
STM32_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800b6b8  0800b6b8  0001b6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbc4  0800bbc4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800bbc4  0800bbc4  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bbc4  0800bbc4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbc4  0800bbc4  0001bbc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbc8  0800bbc8  0001bbc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800bbcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200001e8  0800bdb4  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  0800bdb4  00020428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011b7c  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003286  00000000  00000000  00031d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00035018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  00036138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b12f  00000000  00000000  000370d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152f1  00000000  00000000  00052207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000947be  00000000  00000000  000674f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fbcb6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005acc  00000000  00000000  000fbd08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b69c 	.word	0x0800b69c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b69c 	.word	0x0800b69c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be8:	4b3c      	ldr	r3, [pc, #240]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000bea:	4a3d      	ldr	r2, [pc, #244]	; (8000ce0 <MX_ADC1_Init+0x108>)
 8000bec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bee:	4b3b      	ldr	r3, [pc, #236]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bf4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bf6:	4b39      	ldr	r3, [pc, #228]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bfc:	4b37      	ldr	r3, [pc, #220]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c02:	4b36      	ldr	r3, [pc, #216]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c04:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000c08:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c0a:	4b34      	ldr	r3, [pc, #208]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 8000c10:	4b32      	ldr	r3, [pc, #200]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c12:	2206      	movs	r2, #6
 8000c14:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c16:	4831      	ldr	r0, [pc, #196]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c18:	f002 f8ee 	bl	8002df8 <HAL_ADC_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000c22:	f001 fd09 	bl	8002638 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000c2e:	2305      	movs	r3, #5
 8000c30:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	4619      	mov	r1, r3
 8000c36:	4829      	ldr	r0, [pc, #164]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c38:	f002 fbbe 	bl	80033b8 <HAL_ADC_ConfigChannel>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c42:	f001 fcf9 	bl	8002638 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	4619      	mov	r1, r3
 8000c52:	4822      	ldr	r0, [pc, #136]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c54:	f002 fbb0 	bl	80033b8 <HAL_ADC_ConfigChannel>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000c5e:	f001 fceb 	bl	8002638 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c62:	2302      	movs	r3, #2
 8000c64:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c66:	2303      	movs	r3, #3
 8000c68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6a:	1d3b      	adds	r3, r7, #4
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	481b      	ldr	r0, [pc, #108]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c70:	f002 fba2 	bl	80033b8 <HAL_ADC_ConfigChannel>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000c7a:	f001 fcdd 	bl	8002638 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c82:	2304      	movs	r3, #4
 8000c84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4814      	ldr	r0, [pc, #80]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000c8c:	f002 fb94 	bl	80033b8 <HAL_ADC_ConfigChannel>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000c96:	f001 fccf 	bl	8002638 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c9e:	2305      	movs	r3, #5
 8000ca0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	480d      	ldr	r0, [pc, #52]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000ca8:	f002 fb86 	bl	80033b8 <HAL_ADC_ConfigChannel>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000cb2:	f001 fcc1 	bl	8002638 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cb6:	2305      	movs	r3, #5
 8000cb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000cba:	2306      	movs	r3, #6
 8000cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4806      	ldr	r0, [pc, #24]	; (8000cdc <MX_ADC1_Init+0x104>)
 8000cc4:	f002 fb78 	bl	80033b8 <HAL_ADC_ConfigChannel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000cce:	f001 fcb3 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000208 	.word	0x20000208
 8000ce0:	40012400 	.word	0x40012400

08000ce4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b088      	sub	sp, #32
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	f107 0310 	add.w	r3, r7, #16
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a2d      	ldr	r2, [pc, #180]	; (8000db4 <HAL_ADC_MspInit+0xd0>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d152      	bne.n	8000daa <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d04:	4b2c      	ldr	r3, [pc, #176]	; (8000db8 <HAL_ADC_MspInit+0xd4>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	4a2b      	ldr	r2, [pc, #172]	; (8000db8 <HAL_ADC_MspInit+0xd4>)
 8000d0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0e:	6193      	str	r3, [r2, #24]
 8000d10:	4b29      	ldr	r3, [pc, #164]	; (8000db8 <HAL_ADC_MspInit+0xd4>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1c:	4b26      	ldr	r3, [pc, #152]	; (8000db8 <HAL_ADC_MspInit+0xd4>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	4a25      	ldr	r2, [pc, #148]	; (8000db8 <HAL_ADC_MspInit+0xd4>)
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	6193      	str	r3, [r2, #24]
 8000d28:	4b23      	ldr	r3, [pc, #140]	; (8000db8 <HAL_ADC_MspInit+0xd4>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	f003 0304 	and.w	r3, r3, #4
 8000d30:	60bb      	str	r3, [r7, #8]
 8000d32:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d34:	233f      	movs	r3, #63	; 0x3f
 8000d36:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3c:	f107 0310 	add.w	r3, r7, #16
 8000d40:	4619      	mov	r1, r3
 8000d42:	481e      	ldr	r0, [pc, #120]	; (8000dbc <HAL_ADC_MspInit+0xd8>)
 8000d44:	f004 f802 	bl	8004d4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d48:	4b1d      	ldr	r3, [pc, #116]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d4a:	4a1e      	ldr	r2, [pc, #120]	; (8000dc4 <HAL_ADC_MspInit+0xe0>)
 8000d4c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d54:	4b1a      	ldr	r3, [pc, #104]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d5a:	4b19      	ldr	r3, [pc, #100]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d5c:	2280      	movs	r2, #128	; 0x80
 8000d5e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d60:	4b17      	ldr	r3, [pc, #92]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d66:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d68:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d6e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d70:	4b13      	ldr	r3, [pc, #76]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d72:	2220      	movs	r2, #32
 8000d74:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000d76:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d7c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d7e:	4810      	ldr	r0, [pc, #64]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d80:	f003 fd46 	bl	8004810 <HAL_DMA_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000d8a:	f001 fc55 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a0b      	ldr	r2, [pc, #44]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d92:	621a      	str	r2, [r3, #32]
 8000d94:	4a0a      	ldr	r2, [pc, #40]	; (8000dc0 <HAL_ADC_MspInit+0xdc>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2102      	movs	r1, #2
 8000d9e:	2012      	movs	r0, #18
 8000da0:	f003 fcff 	bl	80047a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000da4:	2012      	movs	r0, #18
 8000da6:	f003 fd18 	bl	80047da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40012400 	.word	0x40012400
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	20000238 	.word	0x20000238
 8000dc4:	40020008 	.word	0x40020008

08000dc8 <get_bar>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
uint32_t get_bar(uint32_t value, uint32_t flag) { // 0.01bar flag=0 air, flag=1 oil
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
	if (!flag)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10b      	bne.n	8000df0 <get_bar+0x28>
		return (uint32_t)(value * 202 / 819);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	22ca      	movs	r2, #202	; 0xca
 8000ddc:	fb03 f202 	mul.w	r2, r3, r2
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <get_bar+0x4c>)
 8000de2:	fba3 1302 	umull	r1, r3, r3, r2
 8000de6:	1ad2      	subs	r2, r2, r3
 8000de8:	0852      	lsrs	r2, r2, #1
 8000dea:	4413      	add	r3, r2
 8000dec:	0a5b      	lsrs	r3, r3, #9
 8000dee:	e00b      	b.n	8000e08 <get_bar+0x40>
	else
		return (uint32_t)(value * 1100 / 819);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f240 424c 	movw	r2, #1100	; 0x44c
 8000df6:	fb03 f202 	mul.w	r2, r3, r2
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <get_bar+0x4c>)
 8000dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8000e00:	1ad2      	subs	r2, r2, r3
 8000e02:	0852      	lsrs	r2, r2, #1
 8000e04:	4413      	add	r3, r2
 8000e06:	0a5b      	lsrs	r3, r3, #9
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	40140141 	.word	0x40140141

08000e18 <ADC_Mean_Filtering>:
void ADC_Mean_Filtering() {
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
	for (int16_t i = 0; i < ADC1_CHANNEL_CNT; ++i)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	80fb      	strh	r3, [r7, #6]
 8000e22:	e009      	b.n	8000e38 <ADC_Mean_Filtering+0x20>
		adc1_ave_val[i] = 0;
 8000e24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e28:	4a2d      	ldr	r2, [pc, #180]	; (8000ee0 <ADC_Mean_Filtering+0xc8>)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int16_t i = 0; i < ADC1_CHANNEL_CNT; ++i)
 8000e30:	88fb      	ldrh	r3, [r7, #6]
 8000e32:	3301      	adds	r3, #1
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	80fb      	strh	r3, [r7, #6]
 8000e38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e3c:	2b05      	cmp	r3, #5
 8000e3e:	ddf1      	ble.n	8000e24 <ADC_Mean_Filtering+0xc>
	for (int16_t i = 0; i < ADC1_CHANNEL_FRE; ++i)
 8000e40:	2300      	movs	r3, #0
 8000e42:	80bb      	strh	r3, [r7, #4]
 8000e44:	e027      	b.n	8000e96 <ADC_Mean_Filtering+0x7e>
		for (int16_t j = 0; j <ADC1_CHANNEL_CNT; ++j)
 8000e46:	2300      	movs	r3, #0
 8000e48:	807b      	strh	r3, [r7, #2]
 8000e4a:	e01c      	b.n	8000e86 <ADC_Mean_Filtering+0x6e>
			adc1_ave_val[j] += adc1_val_buf[i * ADC1_CHANNEL_CNT + j];
 8000e4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e50:	4a23      	ldr	r2, [pc, #140]	; (8000ee0 <ADC_Mean_Filtering+0xc8>)
 8000e52:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000e56:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	4413      	add	r3, r2
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	461a      	mov	r2, r3
 8000e64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e68:	4413      	add	r3, r2
 8000e6a:	4a1e      	ldr	r2, [pc, #120]	; (8000ee4 <ADC_Mean_Filtering+0xcc>)
 8000e6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e70:	461a      	mov	r2, r3
 8000e72:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e76:	440a      	add	r2, r1
 8000e78:	4919      	ldr	r1, [pc, #100]	; (8000ee0 <ADC_Mean_Filtering+0xc8>)
 8000e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int16_t j = 0; j <ADC1_CHANNEL_CNT; ++j)
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	3301      	adds	r3, #1
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	807b      	strh	r3, [r7, #2]
 8000e86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e8a:	2b05      	cmp	r3, #5
 8000e8c:	ddde      	ble.n	8000e4c <ADC_Mean_Filtering+0x34>
	for (int16_t i = 0; i < ADC1_CHANNEL_FRE; ++i)
 8000e8e:	88bb      	ldrh	r3, [r7, #4]
 8000e90:	3301      	adds	r3, #1
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	80bb      	strh	r3, [r7, #4]
 8000e96:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	ddd3      	ble.n	8000e46 <ADC_Mean_Filtering+0x2e>
	for (int16_t i = 0; i < ADC1_CHANNEL_CNT; ++i)
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	803b      	strh	r3, [r7, #0]
 8000ea2:	e012      	b.n	8000eca <ADC_Mean_Filtering+0xb2>
		value[i] = adc1_ave_val[i] / ADC1_CHANNEL_FRE;
 8000ea4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	; (8000ee0 <ADC_Mean_Filtering+0xc8>)
 8000eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eae:	4a0e      	ldr	r2, [pc, #56]	; (8000ee8 <ADC_Mean_Filtering+0xd0>)
 8000eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000eb4:	085a      	lsrs	r2, r3, #1
 8000eb6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000eba:	b291      	uxth	r1, r2
 8000ebc:	4a0b      	ldr	r2, [pc, #44]	; (8000eec <ADC_Mean_Filtering+0xd4>)
 8000ebe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int16_t i = 0; i < ADC1_CHANNEL_CNT; ++i)
 8000ec2:	883b      	ldrh	r3, [r7, #0]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	803b      	strh	r3, [r7, #0]
 8000eca:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000ece:	2b05      	cmp	r3, #5
 8000ed0:	dde8      	ble.n	8000ea4 <ADC_Mean_Filtering+0x8c>
}
 8000ed2:	bf00      	nop
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000354 	.word	0x20000354
 8000ee4:	20000330 	.word	0x20000330
 8000ee8:	aaaaaaab 	.word	0xaaaaaaab
 8000eec:	2000036c 	.word	0x2000036c

08000ef0 <HAL_ADC_ConvCpltCallback>:
			bp_lose[i] = 1;
			EBS_error = 1;
		}
	}
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == hadc1.Instance) {
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b22      	ldr	r3, [pc, #136]	; (8000f88 <HAL_ADC_ConvCpltCallback+0x98>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d13d      	bne.n	8000f80 <HAL_ADC_ConvCpltCallback+0x90>
		adc_f = 1;
 8000f04:	4b21      	ldr	r3, [pc, #132]	; (8000f8c <HAL_ADC_ConvCpltCallback+0x9c>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Stop_DMA(&hadc1);
 8000f0a:	481f      	ldr	r0, [pc, #124]	; (8000f88 <HAL_ADC_ConvCpltCallback+0x98>)
 8000f0c:	f002 f92a 	bl	8003164 <HAL_ADC_Stop_DMA>
		ADC_Mean_Filtering();
 8000f10:	f7ff ff82 	bl	8000e18 <ADC_Mean_Filtering>
		bp[1] = get_bar(value[AIR1], 0);
 8000f14:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8000f16:	895b      	ldrh	r3, [r3, #10]
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ff54 	bl	8000dc8 <get_bar>
 8000f20:	4603      	mov	r3, r0
 8000f22:	4a1c      	ldr	r2, [pc, #112]	; (8000f94 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000f24:	6053      	str	r3, [r2, #4]
		bp[2] = get_bar(value[AIR2], 0);
 8000f26:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8000f28:	881b      	ldrh	r3, [r3, #0]
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff4b 	bl	8000dc8 <get_bar>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4a17      	ldr	r2, [pc, #92]	; (8000f94 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000f36:	6093      	str	r3, [r2, #8]
		bp[3] = get_bar(value[LF_OIL], 1);
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8000f3a:	885b      	ldrh	r3, [r3, #2]
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff ff42 	bl	8000dc8 <get_bar>
 8000f44:	4603      	mov	r3, r0
 8000f46:	4a13      	ldr	r2, [pc, #76]	; (8000f94 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000f48:	60d3      	str	r3, [r2, #12]
		bp[4] = get_bar(value[RF_OIL], 1);
 8000f4a:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8000f4c:	88db      	ldrh	r3, [r3, #6]
 8000f4e:	2101      	movs	r1, #1
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ff39 	bl	8000dc8 <get_bar>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4a0e      	ldr	r2, [pc, #56]	; (8000f94 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000f5a:	6113      	str	r3, [r2, #16]
		bp[5] = get_bar(value[LB_OIL], 1);
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8000f5e:	889b      	ldrh	r3, [r3, #4]
 8000f60:	2101      	movs	r1, #1
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff ff30 	bl	8000dc8 <get_bar>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	; (8000f94 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000f6c:	6153      	str	r3, [r2, #20]
		bp[6] = get_bar(value[RB_OIL], 1);
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8000f70:	891b      	ldrh	r3, [r3, #8]
 8000f72:	2101      	movs	r1, #1
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff ff27 	bl	8000dc8 <get_bar>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000f7e:	6193      	str	r3, [r2, #24]
#ifndef EBS_TEST
//		Bplosefun();
#endif
	}
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000208 	.word	0x20000208
 8000f8c:	20000204 	.word	0x20000204
 8000f90:	2000036c 	.word	0x2000036c
 8000f94:	20000304 	.word	0x20000304

08000f98 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000f9c:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <MX_CAN_Init+0x64>)
 8000f9e:	4a18      	ldr	r2, [pc, #96]	; (8001000 <MX_CAN_Init+0x68>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000fa2:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <MX_CAN_Init+0x64>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fae:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fb6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000fba:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fbe:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8000fc2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000fca:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000fdc:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_CAN_Init+0x64>)
 8000fea:	f002 fc94 	bl	8003916 <HAL_CAN_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000ff4:	f001 fb20 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200002c4 	.word	0x200002c4
 8001000:	40006400 	.word	0x40006400

08001004 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0310 	add.w	r3, r7, #16
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a20      	ldr	r2, [pc, #128]	; (80010a0 <HAL_CAN_MspInit+0x9c>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d139      	bne.n	8001098 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <HAL_CAN_MspInit+0xa0>)
 8001026:	69db      	ldr	r3, [r3, #28]
 8001028:	4a1e      	ldr	r2, [pc, #120]	; (80010a4 <HAL_CAN_MspInit+0xa0>)
 800102a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800102e:	61d3      	str	r3, [r2, #28]
 8001030:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <HAL_CAN_MspInit+0xa0>)
 8001032:	69db      	ldr	r3, [r3, #28]
 8001034:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103c:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <HAL_CAN_MspInit+0xa0>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a18      	ldr	r2, [pc, #96]	; (80010a4 <HAL_CAN_MspInit+0xa0>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6193      	str	r3, [r2, #24]
 8001048:	4b16      	ldr	r3, [pc, #88]	; (80010a4 <HAL_CAN_MspInit+0xa0>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	f003 0304 	and.w	r3, r3, #4
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001054:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001058:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	4619      	mov	r1, r3
 8001068:	480f      	ldr	r0, [pc, #60]	; (80010a8 <HAL_CAN_MspInit+0xa4>)
 800106a:	f003 fe6f 	bl	8004d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800106e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	4619      	mov	r1, r3
 8001082:	4809      	ldr	r0, [pc, #36]	; (80010a8 <HAL_CAN_MspInit+0xa4>)
 8001084:	f003 fe62 	bl	8004d4c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 1, 2);
 8001088:	2202      	movs	r2, #2
 800108a:	2101      	movs	r1, #1
 800108c:	2014      	movs	r0, #20
 800108e:	f003 fb88 	bl	80047a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001092:	2014      	movs	r0, #20
 8001094:	f003 fba1 	bl	80047da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001098:	bf00      	nop
 800109a:	3720      	adds	r7, #32
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40006400 	.word	0x40006400
 80010a4:	40021000 	.word	0x40021000
 80010a8:	40010800 	.word	0x40010800

080010ac <CAN_Filter_Init>:
  /* USER CODE END CAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter1;
	filter1.FilterBank = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
	filter1.FilterMode = CAN_FILTERMODE_IDLIST;
 80010b6:	2301      	movs	r3, #1
 80010b8:	61bb      	str	r3, [r7, #24]
	filter1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
	filter1.FilterActivation = CAN_FILTER_ENABLE;
 80010be:	2301      	movs	r3, #1
 80010c0:	623b      	str	r3, [r7, #32]
	filter1.FilterScale = CAN_FILTERSCALE_32BIT;
 80010c2:	2301      	movs	r3, #1
 80010c4:	61fb      	str	r3, [r7, #28]
	filter1.FilterIdHigh = 0x20; // 0x001
 80010c6:	2320      	movs	r3, #32
 80010c8:	603b      	str	r3, [r7, #0]
	filter1.FilterIdLow = 0x0000;
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
	filter1.FilterMaskIdHigh = 0x2AC0;
 80010ce:	f44f 532b 	mov.w	r3, #10944	; 0x2ac0
 80010d2:	60bb      	str	r3, [r7, #8]
	filter1.FilterMaskIdLow = 0x0000;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60fb      	str	r3, [r7, #12]

	if (HAL_CAN_ConfigFilter(&hcan, &filter1) != HAL_OK)
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	4805      	ldr	r0, [pc, #20]	; (80010f4 <CAN_Filter_Init+0x48>)
 80010de:	f002 fd15 	bl	8003b0c <HAL_CAN_ConfigFilter>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <CAN_Filter_Init+0x40>
		Error_Handler();
 80010e8:	f001 faa6 	bl	8002638 <Error_Handler>
}
 80010ec:	bf00      	nop
 80010ee:	3728      	adds	r7, #40	; 0x28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200002c4 	.word	0x200002c4

080010f8 <CAN_Send_Msg_Init>:

void CAN_Send_Msg_Init(uint32_t a_StdId, uint32_t a_ExtId, uint32_t a_IDE, uint32_t a_RTR, uint8_t len) {
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
 8001104:	603b      	str	r3, [r7, #0]
	can_s_tx_temp.can_tx_temp.StdId = a_StdId;
 8001106:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <CAN_Send_Msg_Init+0x3c>)
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6013      	str	r3, [r2, #0]
	can_s_tx_temp.can_tx_temp.ExtId = a_ExtId;
 800110c:	4a09      	ldr	r2, [pc, #36]	; (8001134 <CAN_Send_Msg_Init+0x3c>)
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	6053      	str	r3, [r2, #4]
	can_s_tx_temp.can_tx_temp.IDE   = a_IDE;
 8001112:	4a08      	ldr	r2, [pc, #32]	; (8001134 <CAN_Send_Msg_Init+0x3c>)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6093      	str	r3, [r2, #8]
	can_s_tx_temp.can_tx_temp.RTR   = a_RTR;
 8001118:	4a06      	ldr	r2, [pc, #24]	; (8001134 <CAN_Send_Msg_Init+0x3c>)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	60d3      	str	r3, [r2, #12]
	can_s_tx_temp.can_tx_temp.DLC   = len;
 800111e:	7e3b      	ldrb	r3, [r7, #24]
 8001120:	4a04      	ldr	r2, [pc, #16]	; (8001134 <CAN_Send_Msg_Init+0x3c>)
 8001122:	6113      	str	r3, [r2, #16]
	can_s_tx_temp.can_tx_temp.TransmitGlobalTime = DISABLE;
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <CAN_Send_Msg_Init+0x3c>)
 8001126:	2200      	movs	r2, #0
 8001128:	751a      	strb	r2, [r3, #20]
}
 800112a:	bf00      	nop
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr
 8001134:	200002a0 	.word	0x200002a0

08001138 <CAN_Send_Msg>:
void CAN_Send_Msg(uint32_t a_StdId, uint32_t a_ExtId, uint8_t len) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af02      	add	r7, sp, #8
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	4613      	mov	r3, r2
 8001144:	71fb      	strb	r3, [r7, #7]
	uint8_t brake1_control = 0, brake2_control = 0, sdc_as;
 8001146:	2300      	movs	r3, #0
 8001148:	75fb      	strb	r3, [r7, #23]
 800114a:	2300      	movs	r3, #0
 800114c:	75bb      	strb	r3, [r7, #22]
	uint8_t FreeTxNum = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	757b      	strb	r3, [r7, #21]
	CAN_Send_Msg_Init(a_StdId, a_ExtId, CAN_ID_STD, CAN_RTR_DATA, len);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2300      	movs	r3, #0
 8001158:	2200      	movs	r2, #0
 800115a:	68b9      	ldr	r1, [r7, #8]
 800115c:	68f8      	ldr	r0, [r7, #12]
 800115e:	f7ff ffcb 	bl	80010f8 <CAN_Send_Msg_Init>
	switch(a_StdId) {
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	f240 4282 	movw	r2, #1154	; 0x482
 8001168:	4293      	cmp	r3, r2
 800116a:	f000 80d7 	beq.w	800131c <CAN_Send_Msg+0x1e4>
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f240 4282 	movw	r2, #1154	; 0x482
 8001174:	4293      	cmp	r3, r2
 8001176:	f200 80ef 	bhi.w	8001358 <CAN_Send_Msg+0x220>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f240 4202 	movw	r2, #1026	; 0x402
 8001180:	4293      	cmp	r3, r2
 8001182:	f000 809e 	beq.w	80012c2 <CAN_Send_Msg+0x18a>
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f240 4202 	movw	r2, #1026	; 0x402
 800118c:	4293      	cmp	r3, r2
 800118e:	f200 80e3 	bhi.w	8001358 <CAN_Send_Msg+0x220>
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d004      	beq.n	80011a2 <CAN_Send_Msg+0x6a>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b05      	cmp	r3, #5
 800119c:	f000 80d5 	beq.w	800134a <CAN_Send_Msg+0x212>
 80011a0:	e0da      	b.n	8001358 <CAN_Send_Msg+0x220>
	case 0x002:

		brake1_control = HAL_GPIO_ReadPin(brake_Control1_PORT, brake_Control1_PIN);
 80011a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011a6:	4878      	ldr	r0, [pc, #480]	; (8001388 <CAN_Send_Msg+0x250>)
 80011a8:	f003 ff54 	bl	8005054 <HAL_GPIO_ReadPin>
 80011ac:	4603      	mov	r3, r0
 80011ae:	75fb      	strb	r3, [r7, #23]
		brake2_control = HAL_GPIO_ReadPin(brake_Control2_PORT, brake_Control2_PIN);
 80011b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b4:	4874      	ldr	r0, [pc, #464]	; (8001388 <CAN_Send_Msg+0x250>)
 80011b6:	f003 ff4d 	bl	8005054 <HAL_GPIO_ReadPin>
 80011ba:	4603      	mov	r3, r0
 80011bc:	75bb      	strb	r3, [r7, #22]
		sdc_as = HAL_GPIO_ReadPin(SDC_AS_PORT, SDC_AS_PIN);
 80011be:	2140      	movs	r1, #64	; 0x40
 80011c0:	4871      	ldr	r0, [pc, #452]	; (8001388 <CAN_Send_Msg+0x250>)
 80011c2:	f003 ff47 	bl	8005054 <HAL_GPIO_ReadPin>
 80011c6:	4603      	mov	r3, r0
 80011c8:	753b      	strb	r3, [r7, #20]
#ifdef EBS_TEST
		ebs_ready = 1;
#endif
		can_s_tx_temp.can_tx_arry[0] = EBS_error | (brake1_control << 1) | (brake2_control << 2) | (sdc_as << 3) | (ebs_ready << 4) ;
 80011ca:	7dfb      	ldrb	r3, [r7, #23]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	b25a      	sxtb	r2, r3
 80011d0:	4b6e      	ldr	r3, [pc, #440]	; (800138c <CAN_Send_Msg+0x254>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b25a      	sxtb	r2, r3
 80011da:	7dbb      	ldrb	r3, [r7, #22]
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b25a      	sxtb	r2, r3
 80011e4:	7d3b      	ldrb	r3, [r7, #20]
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	b25b      	sxtb	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b25a      	sxtb	r2, r3
 80011ee:	4b68      	ldr	r3, [pc, #416]	; (8001390 <CAN_Send_Msg+0x258>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	011b      	lsls	r3, r3, #4
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b25b      	sxtb	r3, r3
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	4b65      	ldr	r3, [pc, #404]	; (8001394 <CAN_Send_Msg+0x25c>)
 80011fe:	761a      	strb	r2, [r3, #24]
		can_s_tx_temp.can_tx_arry[1] = pre_AS_state | (error_state_transition << 4);
 8001200:	4b65      	ldr	r3, [pc, #404]	; (8001398 <CAN_Send_Msg+0x260>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	011b      	lsls	r3, r3, #4
 8001206:	b25a      	sxtb	r2, r3
 8001208:	4b64      	ldr	r3, [pc, #400]	; (800139c <CAN_Send_Msg+0x264>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b25b      	sxtb	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	b25b      	sxtb	r3, r3
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b5f      	ldr	r3, [pc, #380]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001216:	765a      	strb	r2, [r3, #25]
		can_s_tx_temp.can_tx_arry[2] = bp_lose[1] | (bp_lose[2] << 1) | (bp_lose[3] << 2) | (bp_lose[4] << 3)
 8001218:	4b61      	ldr	r3, [pc, #388]	; (80013a0 <CAN_Send_Msg+0x268>)
 800121a:	785b      	ldrb	r3, [r3, #1]
 800121c:	b25a      	sxtb	r2, r3
 800121e:	4b60      	ldr	r3, [pc, #384]	; (80013a0 <CAN_Send_Msg+0x268>)
 8001220:	789b      	ldrb	r3, [r3, #2]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	b25b      	sxtb	r3, r3
 8001226:	4313      	orrs	r3, r2
 8001228:	b25a      	sxtb	r2, r3
 800122a:	4b5d      	ldr	r3, [pc, #372]	; (80013a0 <CAN_Send_Msg+0x268>)
 800122c:	78db      	ldrb	r3, [r3, #3]
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	b25b      	sxtb	r3, r3
 8001232:	4313      	orrs	r3, r2
 8001234:	b25a      	sxtb	r2, r3
 8001236:	4b5a      	ldr	r3, [pc, #360]	; (80013a0 <CAN_Send_Msg+0x268>)
 8001238:	791b      	ldrb	r3, [r3, #4]
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	b25b      	sxtb	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	b25a      	sxtb	r2, r3
				| (bp_lose[5] << 4) | (bp_lose[6] << 5);
 8001242:	4b57      	ldr	r3, [pc, #348]	; (80013a0 <CAN_Send_Msg+0x268>)
 8001244:	795b      	ldrb	r3, [r3, #5]
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	b25b      	sxtb	r3, r3
 800124a:	4313      	orrs	r3, r2
 800124c:	b25a      	sxtb	r2, r3
 800124e:	4b54      	ldr	r3, [pc, #336]	; (80013a0 <CAN_Send_Msg+0x268>)
 8001250:	799b      	ldrb	r3, [r3, #6]
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	b25b      	sxtb	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	b25b      	sxtb	r3, r3
 800125a:	b2da      	uxtb	r2, r3
		can_s_tx_temp.can_tx_arry[2] = bp_lose[1] | (bp_lose[2] << 1) | (bp_lose[3] << 2) | (bp_lose[4] << 3)
 800125c:	4b4d      	ldr	r3, [pc, #308]	; (8001394 <CAN_Send_Msg+0x25c>)
 800125e:	769a      	strb	r2, [r3, #26]
		can_s_tx_temp.can_tx_arry[3] = air1_insufficient | (air2_insufficient << 1) | (air1_overpressure << 2) | (air2_overpressure << 3)
 8001260:	4b50      	ldr	r3, [pc, #320]	; (80013a4 <CAN_Send_Msg+0x26c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	b25a      	sxtb	r2, r3
 8001268:	4b4f      	ldr	r3, [pc, #316]	; (80013a8 <CAN_Send_Msg+0x270>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b25b      	sxtb	r3, r3
 800126e:	4313      	orrs	r3, r2
 8001270:	b25a      	sxtb	r2, r3
 8001272:	4b4e      	ldr	r3, [pc, #312]	; (80013ac <CAN_Send_Msg+0x274>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	b25b      	sxtb	r3, r3
 800127a:	4313      	orrs	r3, r2
 800127c:	b25a      	sxtb	r2, r3
 800127e:	4b4c      	ldr	r3, [pc, #304]	; (80013b0 <CAN_Send_Msg+0x278>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	b25b      	sxtb	r3, r3
 8001286:	4313      	orrs	r3, r2
 8001288:	b25a      	sxtb	r2, r3
				| (air1_path_failure << 4) | (air2_path_failure << 5) | (circuit_error << 6) | (timeout << 7);
 800128a:	4b4a      	ldr	r3, [pc, #296]	; (80013b4 <CAN_Send_Msg+0x27c>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	b25b      	sxtb	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b25a      	sxtb	r2, r3
 8001296:	4b48      	ldr	r3, [pc, #288]	; (80013b8 <CAN_Send_Msg+0x280>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	015b      	lsls	r3, r3, #5
 800129c:	b25b      	sxtb	r3, r3
 800129e:	4313      	orrs	r3, r2
 80012a0:	b25a      	sxtb	r2, r3
 80012a2:	4b46      	ldr	r3, [pc, #280]	; (80013bc <CAN_Send_Msg+0x284>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	019b      	lsls	r3, r3, #6
 80012a8:	b25b      	sxtb	r3, r3
 80012aa:	4313      	orrs	r3, r2
 80012ac:	b25a      	sxtb	r2, r3
 80012ae:	4b44      	ldr	r3, [pc, #272]	; (80013c0 <CAN_Send_Msg+0x288>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	01db      	lsls	r3, r3, #7
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	4313      	orrs	r3, r2
 80012b8:	b25b      	sxtb	r3, r3
 80012ba:	b2da      	uxtb	r2, r3
		can_s_tx_temp.can_tx_arry[3] = air1_insufficient | (air2_insufficient << 1) | (air1_overpressure << 2) | (air2_overpressure << 3)
 80012bc:	4b35      	ldr	r3, [pc, #212]	; (8001394 <CAN_Send_Msg+0x25c>)
 80012be:	76da      	strb	r2, [r3, #27]

		break;
 80012c0:	e04a      	b.n	8001358 <CAN_Send_Msg+0x220>
	case 0x402: // 
		can_s_tx_temp.can_tx_arry[0] = bp[3] & 0xFF;
 80012c2:	4b40      	ldr	r3, [pc, #256]	; (80013c4 <CAN_Send_Msg+0x28c>)
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b32      	ldr	r3, [pc, #200]	; (8001394 <CAN_Send_Msg+0x25c>)
 80012ca:	761a      	strb	r2, [r3, #24]
		can_s_tx_temp.can_tx_arry[1] = (bp[3] & 0xFF00) >> 8;
 80012cc:	4b3d      	ldr	r3, [pc, #244]	; (80013c4 <CAN_Send_Msg+0x28c>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <CAN_Send_Msg+0x25c>)
 80012d6:	765a      	strb	r2, [r3, #25]
		can_s_tx_temp.can_tx_arry[2] = bp[4] & 0xFF;
 80012d8:	4b3a      	ldr	r3, [pc, #232]	; (80013c4 <CAN_Send_Msg+0x28c>)
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <CAN_Send_Msg+0x25c>)
 80012e0:	769a      	strb	r2, [r3, #26]
		can_s_tx_temp.can_tx_arry[3] = (bp[4] & 0xFF00) >> 8;
 80012e2:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <CAN_Send_Msg+0x28c>)
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	0a1b      	lsrs	r3, r3, #8
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <CAN_Send_Msg+0x25c>)
 80012ec:	76da      	strb	r2, [r3, #27]
		can_s_tx_temp.can_tx_arry[4] = bp[5] & 0xFF;
 80012ee:	4b35      	ldr	r3, [pc, #212]	; (80013c4 <CAN_Send_Msg+0x28c>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4b27      	ldr	r3, [pc, #156]	; (8001394 <CAN_Send_Msg+0x25c>)
 80012f6:	771a      	strb	r2, [r3, #28]
		can_s_tx_temp.can_tx_arry[5] = (bp[5] & 0xFF00) >> 8;
 80012f8:	4b32      	ldr	r3, [pc, #200]	; (80013c4 <CAN_Send_Msg+0x28c>)
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	0a1b      	lsrs	r3, r3, #8
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b24      	ldr	r3, [pc, #144]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001302:	775a      	strb	r2, [r3, #29]
		can_s_tx_temp.can_tx_arry[6] = bp[6] & 0xFF;
 8001304:	4b2f      	ldr	r3, [pc, #188]	; (80013c4 <CAN_Send_Msg+0x28c>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4b22      	ldr	r3, [pc, #136]	; (8001394 <CAN_Send_Msg+0x25c>)
 800130c:	779a      	strb	r2, [r3, #30]
		can_s_tx_temp.can_tx_arry[7] = (bp[6] & 0xFF00) >> 8;
 800130e:	4b2d      	ldr	r3, [pc, #180]	; (80013c4 <CAN_Send_Msg+0x28c>)
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	0a1b      	lsrs	r3, r3, #8
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001318:	77da      	strb	r2, [r3, #31]

		break;
 800131a:	e01d      	b.n	8001358 <CAN_Send_Msg+0x220>
	case 0x482: // 
		can_s_tx_temp.can_tx_arry[0] = bp[1] & 0xFF;
 800131c:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <CAN_Send_Msg+0x28c>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4b1c      	ldr	r3, [pc, #112]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001324:	761a      	strb	r2, [r3, #24]
		can_s_tx_temp.can_tx_arry[1] = (bp[1] & 0xFF00) >> 8;
 8001326:	4b27      	ldr	r3, [pc, #156]	; (80013c4 <CAN_Send_Msg+0x28c>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	0a1b      	lsrs	r3, r3, #8
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b19      	ldr	r3, [pc, #100]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001330:	765a      	strb	r2, [r3, #25]
		can_s_tx_temp.can_tx_arry[2] = bp[2] & 0xFF;
 8001332:	4b24      	ldr	r3, [pc, #144]	; (80013c4 <CAN_Send_Msg+0x28c>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	b2da      	uxtb	r2, r3
 8001338:	4b16      	ldr	r3, [pc, #88]	; (8001394 <CAN_Send_Msg+0x25c>)
 800133a:	769a      	strb	r2, [r3, #26]
		can_s_tx_temp.can_tx_arry[3] = (bp[2] & 0xFF00) >> 8;
 800133c:	4b21      	ldr	r3, [pc, #132]	; (80013c4 <CAN_Send_Msg+0x28c>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	0a1b      	lsrs	r3, r3, #8
 8001342:	b2da      	uxtb	r2, r3
 8001344:	4b13      	ldr	r3, [pc, #76]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001346:	76da      	strb	r2, [r3, #27]

		break;
 8001348:	e006      	b.n	8001358 <CAN_Send_Msg+0x220>
	case 0x005:
		can_s_tx_temp.can_tx_arry[0] =emit;
 800134a:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <CAN_Send_Msg+0x290>)
 800134c:	781a      	ldrb	r2, [r3, #0]
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <CAN_Send_Msg+0x25c>)
 8001350:	761a      	strb	r2, [r3, #24]

		break;
 8001352:	bf00      	nop
 8001354:	e000      	b.n	8001358 <CAN_Send_Msg+0x220>
	}
	//u3_printf("123132\r\n");
	do {
 8001356:	bf00      	nop
		FreeTxNum=HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8001358:	481c      	ldr	r0, [pc, #112]	; (80013cc <CAN_Send_Msg+0x294>)
 800135a:	f002 fdbe 	bl	8003eda <HAL_CAN_GetTxMailboxesFreeLevel>
 800135e:	4603      	mov	r3, r0
 8001360:	757b      	strb	r3, [r7, #21]
	} while(0 == FreeTxNum);
 8001362:	7d7b      	ldrb	r3, [r7, #21]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0f6      	beq.n	8001356 <CAN_Send_Msg+0x21e>
	if (HAL_CAN_AddTxMessage(&hcan, &can_s_tx_temp.can_tx_temp, can_s_tx_temp.can_tx_arry, &can_s_tx_temp.mailbox) != HAL_OK)
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <CAN_Send_Msg+0x298>)
 800136a:	4a1a      	ldr	r2, [pc, #104]	; (80013d4 <CAN_Send_Msg+0x29c>)
 800136c:	4909      	ldr	r1, [pc, #36]	; (8001394 <CAN_Send_Msg+0x25c>)
 800136e:	4817      	ldr	r0, [pc, #92]	; (80013cc <CAN_Send_Msg+0x294>)
 8001370:	f002 fcd9 	bl	8003d26 <HAL_CAN_AddTxMessage>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <CAN_Send_Msg+0x246>
		Error_Handler();
 800137a:	f001 f95d 	bl	8002638 <Error_Handler>
}
 800137e:	bf00      	nop
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40010c00 	.word	0x40010c00
 800138c:	200002f6 	.word	0x200002f6
 8001390:	2000032f 	.word	0x2000032f
 8001394:	200002a0 	.word	0x200002a0
 8001398:	20000000 	.word	0x20000000
 800139c:	200002f8 	.word	0x200002f8
 80013a0:	200002ec 	.word	0x200002ec
 80013a4:	200002fe 	.word	0x200002fe
 80013a8:	200002fb 	.word	0x200002fb
 80013ac:	200002fc 	.word	0x200002fc
 80013b0:	200002ff 	.word	0x200002ff
 80013b4:	200002fa 	.word	0x200002fa
 80013b8:	200002fd 	.word	0x200002fd
 80013bc:	200002f9 	.word	0x200002f9
 80013c0:	20000301 	.word	0x20000301
 80013c4:	20000304 	.word	0x20000304
 80013c8:	20000378 	.word	0x20000378
 80013cc:	200002c4 	.word	0x200002c4
 80013d0:	200002c0 	.word	0x200002c0
 80013d4:	200002b8 	.word	0x200002b8

080013d8 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcanx) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	if (hcanx->Instance == hcan.Instance) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d12e      	bne.n	800144a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
		if (HAL_CAN_GetRxMessage(hcanx, CAN_RX_FIFO0, &can_s_rx_temp.can_rx_temp, can_s_rx_temp.can_rx_arry) != HAL_OK)
 80013ec:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013ee:	4a1b      	ldr	r2, [pc, #108]	; (800145c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80013f0:	2100      	movs	r1, #0
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f002 fda5 	bl	8003f42 <HAL_CAN_GetRxMessage>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
			Error_Handler();
 80013fe:	f001 f91b 	bl	8002638 <Error_Handler>
		if (can_s_rx_temp.can_rx_temp.StdId == 0x156) {
 8001402:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f5b3 7fab 	cmp.w	r3, #342	; 0x156
 800140a:	d11e      	bne.n	800144a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
			ASMS = (can_s_rx_temp.can_rx_arry[0] >> 3) & 1;
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 800140e:	7f1b      	ldrb	r3, [r3, #28]
 8001410:	08db      	lsrs	r3, r3, #3
 8001412:	b2db      	uxtb	r3, r3
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4b11      	ldr	r3, [pc, #68]	; (8001460 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800141c:	701a      	strb	r2, [r3, #0]
			if (pre_AS_state != AS_Emergency && new_state == 0xFF) {
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b06      	cmp	r3, #6
 8001424:	d011      	beq.n	800144a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2bff      	cmp	r3, #255	; 0xff
 800142c:	d10d      	bne.n	800144a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
				new_state = can_s_rx_temp.can_rx_arry[0] & 7; // get can_rx_arry[0][2:0]
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001430:	7f1b      	ldrb	r3, [r3, #28]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 800143a:	701a      	strb	r2, [r3, #0]
				//u3_printf("AS_state:%d\r\n", new_state);
				if(new_state == AS_Emergency ){
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b06      	cmp	r3, #6
 8001442:	d102      	bne.n	800144a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
					emit=1;
 8001444:	4b09      	ldr	r3, [pc, #36]	; (800146c <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		//HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
	}
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200002c4 	.word	0x200002c4
 8001458:	20000298 	.word	0x20000298
 800145c:	2000027c 	.word	0x2000027c
 8001460:	20000302 	.word	0x20000302
 8001464:	200002f8 	.word	0x200002f8
 8001468:	200002f7 	.word	0x200002f7
 800146c:	20000378 	.word	0x20000378

08001470 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001476:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <MX_DMA_Init+0x38>)
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <MX_DMA_Init+0x38>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6153      	str	r3, [r2, #20]
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <MX_DMA_Init+0x38>)
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	200b      	movs	r0, #11
 8001494:	f003 f985 	bl	80047a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001498:	200b      	movs	r0, #11
 800149a:	f003 f99e 	bl	80047da <HAL_NVIC_EnableIRQ>

}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40021000 	.word	0x40021000

080014ac <MIN>:
uint8_t as_hv_air_check_flag = 0;
uint8_t as_ready_air_check_flag = 0;
uint8_t lv_air_check_flag = 0;
uint8_t ebs_ready = 0;

uint32_t MIN(uint32_t x, uint32_t y) {
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
	return x < y ? x : y;
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4293      	cmp	r3, r2
 80014bc:	bf28      	it	cs
 80014be:	4613      	movcs	r3, r2
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr

080014ca <MAX>:
uint32_t MAX(uint32_t x, uint32_t y) {
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	6039      	str	r1, [r7, #0]
	return x > y ? x : y;
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4293      	cmp	r3, r2
 80014da:	bf38      	it	cc
 80014dc:	4613      	movcc	r3, r2
}
 80014de:	4618      	mov	r0, r3
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr

080014e8 <error_state_judge>:
uint32_t MAX4(uint32_t x, uint32_t y, uint32_t u, int32_t v) {
	uint32_t x1 = MAX(x, y);
	uint32_t y1 = MAX(u, v);
	return x1 > y1 ?  x1 : y1;
}
void error_state_judge() {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	if (error_state_cnt < _error_max_cnt)
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <error_state_judge+0x54>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <error_state_judge+0x58>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	da05      	bge.n	8001506 <error_state_judge+0x1e>
		error_state_cnt++;
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <error_state_judge+0x54>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <error_state_judge+0x54>)
 8001504:	701a      	strb	r2, [r3, #0]
	if (error_state_cnt >= _error_max_cnt && error_state_transition != 0x0F) {
 8001506:	4b0d      	ldr	r3, [pc, #52]	; (800153c <error_state_judge+0x54>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	461a      	mov	r2, r3
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <error_state_judge+0x58>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	429a      	cmp	r2, r3
 8001512:	db0e      	blt.n	8001532 <error_state_judge+0x4a>
 8001514:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <error_state_judge+0x5c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d00a      	beq.n	8001532 <error_state_judge+0x4a>
		error_state_transition = new_state;
 800151c:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <error_state_judge+0x60>)
 800151e:	781a      	ldrb	r2, [r3, #0]
 8001520:	4b08      	ldr	r3, [pc, #32]	; (8001544 <error_state_judge+0x5c>)
 8001522:	701a      	strb	r2, [r3, #0]
    	EBS_FSM_Event(new_state);
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <error_state_judge+0x60>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fd9f 	bl	800206c <EBS_FSM_Event>
    	ebs_emergency();
 800152e:	f000 fd91 	bl	8002054 <ebs_emergency>
	}
	new_state = 0xFF;
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <error_state_judge+0x60>)
 8001534:	22ff      	movs	r2, #255	; 0xff
 8001536:	701a      	strb	r2, [r3, #0]
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000300 	.word	0x20000300
 8001540:	0800b700 	.word	0x0800b700
 8001544:	20000000 	.word	0x20000000
 8001548:	200002f7 	.word	0x200002f7

0800154c <EBS_FSM>:
void EBS_FSM() {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
    switch(pre_AS_state) {
 8001552:	4b9c      	ldr	r3, [pc, #624]	; (80017c4 <EBS_FSM+0x278>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b06      	cmp	r3, #6
 8001558:	f200 8560 	bhi.w	800201c <EBS_FSM+0xad0>
 800155c:	a201      	add	r2, pc, #4	; (adr r2, 8001564 <EBS_FSM+0x18>)
 800155e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001562:	bf00      	nop
 8001564:	08001581 	.word	0x08001581
 8001568:	08001833 	.word	0x08001833
 800156c:	080018bf 	.word	0x080018bf
 8001570:	08001cb9 	.word	0x08001cb9
 8001574:	08001e07 	.word	0x08001e07
 8001578:	08001fb1 	.word	0x08001fb1
 800157c:	08002003 	.word	0x08002003
    case LV:
        if (ASMS == 1 && adc_f) {
 8001580:	4b91      	ldr	r3, [pc, #580]	; (80017c8 <EBS_FSM+0x27c>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b01      	cmp	r3, #1
 8001586:	f040 8086 	bne.w	8001696 <EBS_FSM+0x14a>
 800158a:	4b90      	ldr	r3, [pc, #576]	; (80017cc <EBS_FSM+0x280>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	f000 8081 	beq.w	8001696 <EBS_FSM+0x14a>
            adc_f = 0;
 8001594:	4b8d      	ldr	r3, [pc, #564]	; (80017cc <EBS_FSM+0x280>)
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
            if (lv_air_check_flag == 0) {
 800159a:	4b8d      	ldr	r3, [pc, #564]	; (80017d0 <EBS_FSM+0x284>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d109      	bne.n	80015b6 <EBS_FSM+0x6a>
                lv_air_check_flag = 1;
 80015a2:	4b8b      	ldr	r3, [pc, #556]	; (80017d0 <EBS_FSM+0x284>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	701a      	strb	r2, [r3, #0]
                air_time_flag = 1;
 80015a8:	4b8a      	ldr	r3, [pc, #552]	; (80017d4 <EBS_FSM+0x288>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	701a      	strb	r2, [r3, #0]
                air_time = 0;
 80015ae:	4b8a      	ldr	r3, [pc, #552]	; (80017d8 <EBS_FSM+0x28c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	801a      	strh	r2, [r3, #0]
 80015b4:	e06f      	b.n	8001696 <EBS_FSM+0x14a>
            }
            else if (lv_air_check_flag == 1) {
 80015b6:	4b86      	ldr	r3, [pc, #536]	; (80017d0 <EBS_FSM+0x284>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d119      	bne.n	80015f2 <EBS_FSM+0xa6>
            	uint8_t flag1 = 1, flag2 = 1;
 80015be:	2301      	movs	r3, #1
 80015c0:	70bb      	strb	r3, [r7, #2]
 80015c2:	2301      	movs	r3, #1
 80015c4:	71fb      	strb	r3, [r7, #7]
            	if (bp[1] < _min_air) {
            		flag1 = 0;
            	}
#endif
#ifdef BACK_AIR
            	if (bp[2] < _min_air) {
 80015c6:	4b85      	ldr	r3, [pc, #532]	; (80017dc <EBS_FSM+0x290>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	4a85      	ldr	r2, [pc, #532]	; (80017e0 <EBS_FSM+0x294>)
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d201      	bcs.n	80015d6 <EBS_FSM+0x8a>
            		flag2 = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	71fb      	strb	r3, [r7, #7]
            	}
#endif
            	if (flag1 && flag2 && air_time > 5) {
 80015d6:	78bb      	ldrb	r3, [r7, #2]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d05c      	beq.n	8001696 <EBS_FSM+0x14a>
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d059      	beq.n	8001696 <EBS_FSM+0x14a>
 80015e2:	4b7d      	ldr	r3, [pc, #500]	; (80017d8 <EBS_FSM+0x28c>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	2b05      	cmp	r3, #5
 80015e8:	d955      	bls.n	8001696 <EBS_FSM+0x14a>
            		lv_air_check_flag = 2;
 80015ea:	4b79      	ldr	r3, [pc, #484]	; (80017d0 <EBS_FSM+0x284>)
 80015ec:	2202      	movs	r2, #2
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	e051      	b.n	8001696 <EBS_FSM+0x14a>
            	}
            }
            else if (lv_air_check_flag == 2) {
 80015f2:	4b77      	ldr	r3, [pc, #476]	; (80017d0 <EBS_FSM+0x284>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d14d      	bne.n	8001696 <EBS_FSM+0x14a>
                air_time_flag = air_time = 0;
 80015fa:	4b77      	ldr	r3, [pc, #476]	; (80017d8 <EBS_FSM+0x28c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	801a      	strh	r2, [r3, #0]
 8001600:	4b74      	ldr	r3, [pc, #464]	; (80017d4 <EBS_FSM+0x288>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
                	if (bp[1] > _max_air) air1_overpressure = 1;
                	if (MIN(bp[3], bp[4]) < _oa_ratio * bp[1]) air1_path_failure = 1;
                }
#endif
#ifdef BACK_AIR
                if (bp[2] < _min_air || bp[2] > _max_air || MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) {
 8001606:	4b75      	ldr	r3, [pc, #468]	; (80017dc <EBS_FSM+0x290>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	4a75      	ldr	r2, [pc, #468]	; (80017e0 <EBS_FSM+0x294>)
 800160c:	6812      	ldr	r2, [r2, #0]
 800160e:	4293      	cmp	r3, r2
 8001610:	d317      	bcc.n	8001642 <EBS_FSM+0xf6>
 8001612:	4b72      	ldr	r3, [pc, #456]	; (80017dc <EBS_FSM+0x290>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	4a73      	ldr	r2, [pc, #460]	; (80017e4 <EBS_FSM+0x298>)
 8001618:	6812      	ldr	r2, [r2, #0]
 800161a:	4293      	cmp	r3, r2
 800161c:	d811      	bhi.n	8001642 <EBS_FSM+0xf6>
 800161e:	4b6f      	ldr	r3, [pc, #444]	; (80017dc <EBS_FSM+0x290>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	4a6e      	ldr	r2, [pc, #440]	; (80017dc <EBS_FSM+0x290>)
 8001624:	6992      	ldr	r2, [r2, #24]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff3f 	bl	80014ac <MIN>
 800162e:	4602      	mov	r2, r0
 8001630:	4b6d      	ldr	r3, [pc, #436]	; (80017e8 <EBS_FSM+0x29c>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	4619      	mov	r1, r3
 8001636:	4b69      	ldr	r3, [pc, #420]	; (80017dc <EBS_FSM+0x290>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	fb01 f303 	mul.w	r3, r1, r3
 800163e:	429a      	cmp	r2, r3
 8001640:	d229      	bcs.n	8001696 <EBS_FSM+0x14a>
                	EBS_error = 1;
 8001642:	4b6a      	ldr	r3, [pc, #424]	; (80017ec <EBS_FSM+0x2a0>)
 8001644:	2201      	movs	r2, #1
 8001646:	701a      	strb	r2, [r3, #0]
                	if (bp[2] < _min_air) air2_insufficient = 1;
 8001648:	4b64      	ldr	r3, [pc, #400]	; (80017dc <EBS_FSM+0x290>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	4a64      	ldr	r2, [pc, #400]	; (80017e0 <EBS_FSM+0x294>)
 800164e:	6812      	ldr	r2, [r2, #0]
 8001650:	4293      	cmp	r3, r2
 8001652:	d202      	bcs.n	800165a <EBS_FSM+0x10e>
 8001654:	4b66      	ldr	r3, [pc, #408]	; (80017f0 <EBS_FSM+0x2a4>)
 8001656:	2201      	movs	r2, #1
 8001658:	701a      	strb	r2, [r3, #0]
                	if (bp[2] > _max_air) air2_overpressure = 1;
 800165a:	4b60      	ldr	r3, [pc, #384]	; (80017dc <EBS_FSM+0x290>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	4a61      	ldr	r2, [pc, #388]	; (80017e4 <EBS_FSM+0x298>)
 8001660:	6812      	ldr	r2, [r2, #0]
 8001662:	4293      	cmp	r3, r2
 8001664:	d902      	bls.n	800166c <EBS_FSM+0x120>
 8001666:	4b63      	ldr	r3, [pc, #396]	; (80017f4 <EBS_FSM+0x2a8>)
 8001668:	2201      	movs	r2, #1
 800166a:	701a      	strb	r2, [r3, #0]
                	if (MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) air2_path_failure = 1;
 800166c:	4b5b      	ldr	r3, [pc, #364]	; (80017dc <EBS_FSM+0x290>)
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	4a5a      	ldr	r2, [pc, #360]	; (80017dc <EBS_FSM+0x290>)
 8001672:	6992      	ldr	r2, [r2, #24]
 8001674:	4611      	mov	r1, r2
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff ff18 	bl	80014ac <MIN>
 800167c:	4602      	mov	r2, r0
 800167e:	4b5a      	ldr	r3, [pc, #360]	; (80017e8 <EBS_FSM+0x29c>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	4619      	mov	r1, r3
 8001684:	4b55      	ldr	r3, [pc, #340]	; (80017dc <EBS_FSM+0x290>)
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	fb01 f303 	mul.w	r3, r1, r3
 800168c:	429a      	cmp	r2, r3
 800168e:	d202      	bcs.n	8001696 <EBS_FSM+0x14a>
 8001690:	4b59      	ldr	r3, [pc, #356]	; (80017f8 <EBS_FSM+0x2ac>)
 8001692:	2201      	movs	r2, #1
 8001694:	701a      	strb	r2, [r3, #0]
                }
#endif
            }
        }
        if (air_time > 10 && air_time_flag) { // 5s
 8001696:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <EBS_FSM+0x28c>)
 8001698:	881b      	ldrh	r3, [r3, #0]
 800169a:	2b0a      	cmp	r3, #10
 800169c:	d939      	bls.n	8001712 <EBS_FSM+0x1c6>
 800169e:	4b4d      	ldr	r3, [pc, #308]	; (80017d4 <EBS_FSM+0x288>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d035      	beq.n	8001712 <EBS_FSM+0x1c6>
            air_time = air_time_flag = 0;
 80016a6:	4b4b      	ldr	r3, [pc, #300]	; (80017d4 <EBS_FSM+0x288>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
 80016ac:	4b4a      	ldr	r3, [pc, #296]	; (80017d8 <EBS_FSM+0x28c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	801a      	strh	r2, [r3, #0]
            lv_air_check_flag = 2;
 80016b2:	4b47      	ldr	r3, [pc, #284]	; (80017d0 <EBS_FSM+0x284>)
 80016b4:	2202      	movs	r2, #2
 80016b6:	701a      	strb	r2, [r3, #0]
            EBS_error = 1;
 80016b8:	4b4c      	ldr	r3, [pc, #304]	; (80017ec <EBS_FSM+0x2a0>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
            timeout = 1;
 80016be:	4b4f      	ldr	r3, [pc, #316]	; (80017fc <EBS_FSM+0x2b0>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]
        	if (bp[1] < _min_air) air1_insufficient = 1;
        	if (bp[1] > _max_air) air1_overpressure = 1;
        	if (MIN(bp[3], bp[4]) < _oa_ratio * bp[1]) air1_path_failure = 1;
#endif
#ifdef BACK_AIR
        	if (bp[2] < _min_air) air2_insufficient = 1;
 80016c4:	4b45      	ldr	r3, [pc, #276]	; (80017dc <EBS_FSM+0x290>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	4a45      	ldr	r2, [pc, #276]	; (80017e0 <EBS_FSM+0x294>)
 80016ca:	6812      	ldr	r2, [r2, #0]
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d202      	bcs.n	80016d6 <EBS_FSM+0x18a>
 80016d0:	4b47      	ldr	r3, [pc, #284]	; (80017f0 <EBS_FSM+0x2a4>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	701a      	strb	r2, [r3, #0]
        	if (bp[2] > _max_air) air2_overpressure = 1;
 80016d6:	4b41      	ldr	r3, [pc, #260]	; (80017dc <EBS_FSM+0x290>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	4a42      	ldr	r2, [pc, #264]	; (80017e4 <EBS_FSM+0x298>)
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	4293      	cmp	r3, r2
 80016e0:	d902      	bls.n	80016e8 <EBS_FSM+0x19c>
 80016e2:	4b44      	ldr	r3, [pc, #272]	; (80017f4 <EBS_FSM+0x2a8>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	701a      	strb	r2, [r3, #0]
        	if (MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) air2_path_failure = 1;
 80016e8:	4b3c      	ldr	r3, [pc, #240]	; (80017dc <EBS_FSM+0x290>)
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	4a3b      	ldr	r2, [pc, #236]	; (80017dc <EBS_FSM+0x290>)
 80016ee:	6992      	ldr	r2, [r2, #24]
 80016f0:	4611      	mov	r1, r2
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff feda 	bl	80014ac <MIN>
 80016f8:	4602      	mov	r2, r0
 80016fa:	4b3b      	ldr	r3, [pc, #236]	; (80017e8 <EBS_FSM+0x29c>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	4619      	mov	r1, r3
 8001700:	4b36      	ldr	r3, [pc, #216]	; (80017dc <EBS_FSM+0x290>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	fb01 f303 	mul.w	r3, r1, r3
 8001708:	429a      	cmp	r2, r3
 800170a:	d202      	bcs.n	8001712 <EBS_FSM+0x1c6>
 800170c:	4b3a      	ldr	r3, [pc, #232]	; (80017f8 <EBS_FSM+0x2ac>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
#endif
        }
        if(new_state == Manual_HV) {
 8001712:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <EBS_FSM+0x2b4>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d11c      	bne.n	8001754 <EBS_FSM+0x208>
        	error_state_cnt = 0;
 800171a:	4b3a      	ldr	r3, [pc, #232]	; (8001804 <EBS_FSM+0x2b8>)
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
        	EBS_FSM_Event(new_state);
 8001720:	4b37      	ldr	r3, [pc, #220]	; (8001800 <EBS_FSM+0x2b4>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f000 fca1 	bl	800206c <EBS_FSM_Event>
            pre_AS_state = new_state;
 800172a:	4b35      	ldr	r3, [pc, #212]	; (8001800 <EBS_FSM+0x2b4>)
 800172c:	781a      	ldrb	r2, [r3, #0]
 800172e:	4b25      	ldr	r3, [pc, #148]	; (80017c4 <EBS_FSM+0x278>)
 8001730:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001732:	4b33      	ldr	r3, [pc, #204]	; (8001800 <EBS_FSM+0x2b4>)
 8001734:	22ff      	movs	r2, #255	; 0xff
 8001736:	701a      	strb	r2, [r3, #0]
            EBS_error = 0;
 8001738:	4b2c      	ldr	r3, [pc, #176]	; (80017ec <EBS_FSM+0x2a0>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
            lv_air_check_flag = 0;
 800173e:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <EBS_FSM+0x284>)
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
            air_time = air_time_flag = 0;
 8001744:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <EBS_FSM+0x288>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
 800174a:	4b23      	ldr	r3, [pc, #140]	; (80017d8 <EBS_FSM+0x28c>)
 800174c:	2200      	movs	r2, #0
 800174e:	801a      	strh	r2, [r3, #0]
        else if (new_state != 0xFF){
        	if (error_state_cnt < 10)
        		error_state_cnt++;
        	new_state = 0xFF;
        }
        break;
 8001750:	f000 bc59 	b.w	8002006 <EBS_FSM+0xaba>
        else if (new_state == AS_HV) {
 8001754:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <EBS_FSM+0x2b4>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b02      	cmp	r3, #2
 800175a:	d127      	bne.n	80017ac <EBS_FSM+0x260>
        	error_state_cnt = 0;
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <EBS_FSM+0x2b8>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
        	if (lv_air_check_flag == 2) {
 8001762:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <EBS_FSM+0x284>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b02      	cmp	r3, #2
 8001768:	d119      	bne.n	800179e <EBS_FSM+0x252>
				EBS_FSM_Event(new_state);
 800176a:	4b25      	ldr	r3, [pc, #148]	; (8001800 <EBS_FSM+0x2b4>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fc7c 	bl	800206c <EBS_FSM_Event>
				pre_AS_state = new_state;
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <EBS_FSM+0x2b4>)
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <EBS_FSM+0x278>)
 800177a:	701a      	strb	r2, [r3, #0]
				new_state = 0xFF;
 800177c:	4b20      	ldr	r3, [pc, #128]	; (8001800 <EBS_FSM+0x2b4>)
 800177e:	22ff      	movs	r2, #255	; 0xff
 8001780:	701a      	strb	r2, [r3, #0]
				lv_air_check_flag = 0;
 8001782:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <EBS_FSM+0x284>)
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
				air_time = air_time_flag = 0;
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <EBS_FSM+0x288>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <EBS_FSM+0x28c>)
 8001790:	2200      	movs	r2, #0
 8001792:	801a      	strh	r2, [r3, #0]
				as_hv_air_check_flag = 0;
 8001794:	4b1c      	ldr	r3, [pc, #112]	; (8001808 <EBS_FSM+0x2bc>)
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]
        break;
 800179a:	f000 bc34 	b.w	8002006 <EBS_FSM+0xaba>
        		ebs_emergency();
 800179e:	f000 fc59 	bl	8002054 <ebs_emergency>
        		EBS_error = 1;
 80017a2:	4b12      	ldr	r3, [pc, #72]	; (80017ec <EBS_FSM+0x2a0>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	701a      	strb	r2, [r3, #0]
        break;
 80017a8:	f000 bc2d 	b.w	8002006 <EBS_FSM+0xaba>
        else if (new_state == LV) {
 80017ac:	4b14      	ldr	r3, [pc, #80]	; (8001800 <EBS_FSM+0x2b4>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d12b      	bne.n	800180c <EBS_FSM+0x2c0>
        	error_state_cnt = 0;
 80017b4:	4b13      	ldr	r3, [pc, #76]	; (8001804 <EBS_FSM+0x2b8>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 80017ba:	4b11      	ldr	r3, [pc, #68]	; (8001800 <EBS_FSM+0x2b4>)
 80017bc:	22ff      	movs	r2, #255	; 0xff
 80017be:	701a      	strb	r2, [r3, #0]
        break;
 80017c0:	f000 bc21 	b.w	8002006 <EBS_FSM+0xaba>
 80017c4:	200002f8 	.word	0x200002f8
 80017c8:	20000302 	.word	0x20000302
 80017cc:	20000204 	.word	0x20000204
 80017d0:	2000032e 	.word	0x2000032e
 80017d4:	20000384 	.word	0x20000384
 80017d8:	20000386 	.word	0x20000386
 80017dc:	20000304 	.word	0x20000304
 80017e0:	0800b6fc 	.word	0x0800b6fc
 80017e4:	0800b6f8 	.word	0x0800b6f8
 80017e8:	0800b6f0 	.word	0x0800b6f0
 80017ec:	200002f6 	.word	0x200002f6
 80017f0:	200002fe 	.word	0x200002fe
 80017f4:	200002ff 	.word	0x200002ff
 80017f8:	200002fd 	.word	0x200002fd
 80017fc:	20000301 	.word	0x20000301
 8001800:	200002f7 	.word	0x200002f7
 8001804:	20000300 	.word	0x20000300
 8001808:	2000032d 	.word	0x2000032d
        else if (new_state != 0xFF){
 800180c:	4b89      	ldr	r3, [pc, #548]	; (8001a34 <EBS_FSM+0x4e8>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2bff      	cmp	r3, #255	; 0xff
 8001812:	f000 83f8 	beq.w	8002006 <EBS_FSM+0xaba>
        	if (error_state_cnt < 10)
 8001816:	4b88      	ldr	r3, [pc, #544]	; (8001a38 <EBS_FSM+0x4ec>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b09      	cmp	r3, #9
 800181c:	d805      	bhi.n	800182a <EBS_FSM+0x2de>
        		error_state_cnt++;
 800181e:	4b86      	ldr	r3, [pc, #536]	; (8001a38 <EBS_FSM+0x4ec>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4b84      	ldr	r3, [pc, #528]	; (8001a38 <EBS_FSM+0x4ec>)
 8001828:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 800182a:	4b82      	ldr	r3, [pc, #520]	; (8001a34 <EBS_FSM+0x4e8>)
 800182c:	22ff      	movs	r2, #255	; 0xff
 800182e:	701a      	strb	r2, [r3, #0]
        break;
 8001830:	e3e9      	b.n	8002006 <EBS_FSM+0xaba>
    case Manual_HV:
        if (new_state == LV) {
 8001832:	4b80      	ldr	r3, [pc, #512]	; (8001a34 <EBS_FSM+0x4e8>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10f      	bne.n	800185a <EBS_FSM+0x30e>
        	error_state_cnt = 0;
 800183a:	4b7f      	ldr	r3, [pc, #508]	; (8001a38 <EBS_FSM+0x4ec>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
        	EBS_FSM_Event(new_state);
 8001840:	4b7c      	ldr	r3, [pc, #496]	; (8001a34 <EBS_FSM+0x4e8>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f000 fc11 	bl	800206c <EBS_FSM_Event>
            pre_AS_state = new_state;
 800184a:	4b7a      	ldr	r3, [pc, #488]	; (8001a34 <EBS_FSM+0x4e8>)
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	4b7b      	ldr	r3, [pc, #492]	; (8001a3c <EBS_FSM+0x4f0>)
 8001850:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001852:	4b78      	ldr	r3, [pc, #480]	; (8001a34 <EBS_FSM+0x4e8>)
 8001854:	22ff      	movs	r2, #255	; 0xff
 8001856:	701a      	strb	r2, [r3, #0]
        else if (new_state != 0xFF){
        	if (error_state_cnt < 10)
        		error_state_cnt++;
        	new_state = 0xFF;
        }
        break;
 8001858:	e3d7      	b.n	800200a <EBS_FSM+0xabe>
        else if (new_state == Manual_HV) {
 800185a:	4b76      	ldr	r3, [pc, #472]	; (8001a34 <EBS_FSM+0x4e8>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d106      	bne.n	8001870 <EBS_FSM+0x324>
        	error_state_cnt = 0;
 8001862:	4b75      	ldr	r3, [pc, #468]	; (8001a38 <EBS_FSM+0x4ec>)
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 8001868:	4b72      	ldr	r3, [pc, #456]	; (8001a34 <EBS_FSM+0x4e8>)
 800186a:	22ff      	movs	r2, #255	; 0xff
 800186c:	701a      	strb	r2, [r3, #0]
        break;
 800186e:	e3cc      	b.n	800200a <EBS_FSM+0xabe>
        else if (new_state == AS_HV) {
 8001870:	4b70      	ldr	r3, [pc, #448]	; (8001a34 <EBS_FSM+0x4e8>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d10f      	bne.n	8001898 <EBS_FSM+0x34c>
        	error_state_cnt = 0;
 8001878:	4b6f      	ldr	r3, [pc, #444]	; (8001a38 <EBS_FSM+0x4ec>)
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
        	EBS_FSM_Event(new_state);
 800187e:	4b6d      	ldr	r3, [pc, #436]	; (8001a34 <EBS_FSM+0x4e8>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f000 fbf2 	bl	800206c <EBS_FSM_Event>
            pre_AS_state = new_state;
 8001888:	4b6a      	ldr	r3, [pc, #424]	; (8001a34 <EBS_FSM+0x4e8>)
 800188a:	781a      	ldrb	r2, [r3, #0]
 800188c:	4b6b      	ldr	r3, [pc, #428]	; (8001a3c <EBS_FSM+0x4f0>)
 800188e:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001890:	4b68      	ldr	r3, [pc, #416]	; (8001a34 <EBS_FSM+0x4e8>)
 8001892:	22ff      	movs	r2, #255	; 0xff
 8001894:	701a      	strb	r2, [r3, #0]
        break;
 8001896:	e3b8      	b.n	800200a <EBS_FSM+0xabe>
        else if (new_state != 0xFF){
 8001898:	4b66      	ldr	r3, [pc, #408]	; (8001a34 <EBS_FSM+0x4e8>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2bff      	cmp	r3, #255	; 0xff
 800189e:	f000 83b4 	beq.w	800200a <EBS_FSM+0xabe>
        	if (error_state_cnt < 10)
 80018a2:	4b65      	ldr	r3, [pc, #404]	; (8001a38 <EBS_FSM+0x4ec>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b09      	cmp	r3, #9
 80018a8:	d805      	bhi.n	80018b6 <EBS_FSM+0x36a>
        		error_state_cnt++;
 80018aa:	4b63      	ldr	r3, [pc, #396]	; (8001a38 <EBS_FSM+0x4ec>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	3301      	adds	r3, #1
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4b61      	ldr	r3, [pc, #388]	; (8001a38 <EBS_FSM+0x4ec>)
 80018b4:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 80018b6:	4b5f      	ldr	r3, [pc, #380]	; (8001a34 <EBS_FSM+0x4e8>)
 80018b8:	22ff      	movs	r2, #255	; 0xff
 80018ba:	701a      	strb	r2, [r3, #0]
        break;
 80018bc:	e3a5      	b.n	800200a <EBS_FSM+0xabe>
    case AS_HV:
        if (adc_f) {
 80018be:	4b60      	ldr	r3, [pc, #384]	; (8001a40 <EBS_FSM+0x4f4>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 818e 	beq.w	8001be4 <EBS_FSM+0x698>
            adc_f = 0;
 80018c8:	4b5d      	ldr	r3, [pc, #372]	; (8001a40 <EBS_FSM+0x4f4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
            if (as_hv_air_check_flag == 0) {
 80018ce:	4b5d      	ldr	r3, [pc, #372]	; (8001a44 <EBS_FSM+0x4f8>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d114      	bne.n	8001900 <EBS_FSM+0x3b4>
                brake1_OFF;
 80018d6:	2200      	movs	r2, #0
 80018d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018dc:	485a      	ldr	r0, [pc, #360]	; (8001a48 <EBS_FSM+0x4fc>)
 80018de:	f003 fbd0 	bl	8005082 <HAL_GPIO_WritePin>
                brake2_ON; // 1
 80018e2:	2201      	movs	r2, #1
 80018e4:	2180      	movs	r1, #128	; 0x80
 80018e6:	4859      	ldr	r0, [pc, #356]	; (8001a4c <EBS_FSM+0x500>)
 80018e8:	f003 fbcb 	bl	8005082 <HAL_GPIO_WritePin>
                as_hv_air_check_flag = 1;
 80018ec:	4b55      	ldr	r3, [pc, #340]	; (8001a44 <EBS_FSM+0x4f8>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
                air_time_flag = 1;
 80018f2:	4b57      	ldr	r3, [pc, #348]	; (8001a50 <EBS_FSM+0x504>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
                air_time = 0;
 80018f8:	4b56      	ldr	r3, [pc, #344]	; (8001a54 <EBS_FSM+0x508>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	801a      	strh	r2, [r3, #0]
 80018fe:	e171      	b.n	8001be4 <EBS_FSM+0x698>
            }
            else if (as_hv_air_check_flag == 1) {
 8001900:	4b50      	ldr	r3, [pc, #320]	; (8001a44 <EBS_FSM+0x4f8>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d10e      	bne.n	8001926 <EBS_FSM+0x3da>
                   if (bp[1] < _min_air) air1_insufficient = 1;
                   if (MAX(bp[5], bp[6]) >= _release_max_oil) air2_path_failure = 1;
                   if (MIN(bp[3], bp[4]) < bp[1] * _oa_ratio) air1_path_failure = 1;
        		}
#else
            	as_hv_air_check_flag = 2;
 8001908:	4b4e      	ldr	r3, [pc, #312]	; (8001a44 <EBS_FSM+0x4f8>)
 800190a:	2202      	movs	r2, #2
 800190c:	701a      	strb	r2, [r3, #0]
            	brake2_OFF; brake1_ON;
 800190e:	2200      	movs	r2, #0
 8001910:	2180      	movs	r1, #128	; 0x80
 8001912:	484e      	ldr	r0, [pc, #312]	; (8001a4c <EBS_FSM+0x500>)
 8001914:	f003 fbb5 	bl	8005082 <HAL_GPIO_WritePin>
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191e:	484a      	ldr	r0, [pc, #296]	; (8001a48 <EBS_FSM+0x4fc>)
 8001920:	f003 fbaf 	bl	8005082 <HAL_GPIO_WritePin>
 8001924:	e15e      	b.n	8001be4 <EBS_FSM+0x698>
#endif
            }
            else if (as_hv_air_check_flag == 2) {
 8001926:	4b47      	ldr	r3, [pc, #284]	; (8001a44 <EBS_FSM+0x4f8>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b02      	cmp	r3, #2
 800192c:	f040 80a6 	bne.w	8001a7c <EBS_FSM+0x530>
#ifdef BACK_AIR
            	if (air_time > 10 && air_time_flag) {
 8001930:	4b48      	ldr	r3, [pc, #288]	; (8001a54 <EBS_FSM+0x508>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	2b0a      	cmp	r3, #10
 8001936:	d93b      	bls.n	80019b0 <EBS_FSM+0x464>
 8001938:	4b45      	ldr	r3, [pc, #276]	; (8001a50 <EBS_FSM+0x504>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d037      	beq.n	80019b0 <EBS_FSM+0x464>
            		if (bp[2] >= _min_air && MAX(bp[3], bp[4]) < _release_max_oil && MIN(bp[5], bp[6]) >= bp[2] * _oa_ratio) {
 8001940:	4b45      	ldr	r3, [pc, #276]	; (8001a58 <EBS_FSM+0x50c>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	4a45      	ldr	r2, [pc, #276]	; (8001a5c <EBS_FSM+0x510>)
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	4293      	cmp	r3, r2
 800194a:	d331      	bcc.n	80019b0 <EBS_FSM+0x464>
 800194c:	4b42      	ldr	r3, [pc, #264]	; (8001a58 <EBS_FSM+0x50c>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	4a41      	ldr	r2, [pc, #260]	; (8001a58 <EBS_FSM+0x50c>)
 8001952:	6912      	ldr	r2, [r2, #16]
 8001954:	4611      	mov	r1, r2
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fdb7 	bl	80014ca <MAX>
 800195c:	4603      	mov	r3, r0
 800195e:	4a40      	ldr	r2, [pc, #256]	; (8001a60 <EBS_FSM+0x514>)
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	4293      	cmp	r3, r2
 8001964:	d224      	bcs.n	80019b0 <EBS_FSM+0x464>
 8001966:	4b3c      	ldr	r3, [pc, #240]	; (8001a58 <EBS_FSM+0x50c>)
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	4a3b      	ldr	r2, [pc, #236]	; (8001a58 <EBS_FSM+0x50c>)
 800196c:	6992      	ldr	r2, [r2, #24]
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff fd9b 	bl	80014ac <MIN>
 8001976:	4602      	mov	r2, r0
 8001978:	4b37      	ldr	r3, [pc, #220]	; (8001a58 <EBS_FSM+0x50c>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	4939      	ldr	r1, [pc, #228]	; (8001a64 <EBS_FSM+0x518>)
 800197e:	7809      	ldrb	r1, [r1, #0]
 8001980:	fb01 f303 	mul.w	r3, r1, r3
 8001984:	429a      	cmp	r2, r3
 8001986:	d313      	bcc.n	80019b0 <EBS_FSM+0x464>
                		air_time = 0;
 8001988:	4b32      	ldr	r3, [pc, #200]	; (8001a54 <EBS_FSM+0x508>)
 800198a:	2200      	movs	r2, #0
 800198c:	801a      	strh	r2, [r3, #0]
                		air_time_flag = 1;
 800198e:	4b30      	ldr	r3, [pc, #192]	; (8001a50 <EBS_FSM+0x504>)
 8001990:	2201      	movs	r2, #1
 8001992:	701a      	strb	r2, [r3, #0]
                		as_hv_air_check_flag = 3;
 8001994:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <EBS_FSM+0x4f8>)
 8001996:	2203      	movs	r2, #3
 8001998:	701a      	strb	r2, [r3, #0]
                		brake1_OFF; brake2_OFF;
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019a0:	4829      	ldr	r0, [pc, #164]	; (8001a48 <EBS_FSM+0x4fc>)
 80019a2:	f003 fb6e 	bl	8005082 <HAL_GPIO_WritePin>
 80019a6:	2200      	movs	r2, #0
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	4828      	ldr	r0, [pc, #160]	; (8001a4c <EBS_FSM+0x500>)
 80019ac:	f003 fb69 	bl	8005082 <HAL_GPIO_WritePin>
            		}
            	}
        		if (air_time > 50) {
 80019b0:	4b28      	ldr	r3, [pc, #160]	; (8001a54 <EBS_FSM+0x508>)
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	2b32      	cmp	r3, #50	; 0x32
 80019b6:	f240 8115 	bls.w	8001be4 <EBS_FSM+0x698>
                   air_time = air_time_flag = 0;
 80019ba:	4b25      	ldr	r3, [pc, #148]	; (8001a50 <EBS_FSM+0x504>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
 80019c0:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <EBS_FSM+0x508>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	801a      	strh	r2, [r3, #0]
                   ebs_emergency();
 80019c6:	f000 fb45 	bl	8002054 <ebs_emergency>
                   EBS_error = 1;
 80019ca:	4b27      	ldr	r3, [pc, #156]	; (8001a68 <EBS_FSM+0x51c>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
                   timeout = 1;
 80019d0:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <EBS_FSM+0x520>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	701a      	strb	r2, [r3, #0]
                   if (bp[2] < _min_air) air2_insufficient = 1;
 80019d6:	4b20      	ldr	r3, [pc, #128]	; (8001a58 <EBS_FSM+0x50c>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	4a20      	ldr	r2, [pc, #128]	; (8001a5c <EBS_FSM+0x510>)
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	4293      	cmp	r3, r2
 80019e0:	d202      	bcs.n	80019e8 <EBS_FSM+0x49c>
 80019e2:	4b23      	ldr	r3, [pc, #140]	; (8001a70 <EBS_FSM+0x524>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
                   if (MAX(bp[3], bp[4]) >= _release_max_oil) air1_path_failure = 1;
 80019e8:	4b1b      	ldr	r3, [pc, #108]	; (8001a58 <EBS_FSM+0x50c>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	4a1a      	ldr	r2, [pc, #104]	; (8001a58 <EBS_FSM+0x50c>)
 80019ee:	6912      	ldr	r2, [r2, #16]
 80019f0:	4611      	mov	r1, r2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fd69 	bl	80014ca <MAX>
 80019f8:	4603      	mov	r3, r0
 80019fa:	4a19      	ldr	r2, [pc, #100]	; (8001a60 <EBS_FSM+0x514>)
 80019fc:	6812      	ldr	r2, [r2, #0]
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d302      	bcc.n	8001a08 <EBS_FSM+0x4bc>
 8001a02:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <EBS_FSM+0x528>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	701a      	strb	r2, [r3, #0]
                   if (MIN(bp[5], bp[6]) < bp[2] * _oa_ratio) air2_path_failure = 1;
 8001a08:	4b13      	ldr	r3, [pc, #76]	; (8001a58 <EBS_FSM+0x50c>)
 8001a0a:	695b      	ldr	r3, [r3, #20]
 8001a0c:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <EBS_FSM+0x50c>)
 8001a0e:	6992      	ldr	r2, [r2, #24]
 8001a10:	4611      	mov	r1, r2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fd4a 	bl	80014ac <MIN>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <EBS_FSM+0x50c>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	4911      	ldr	r1, [pc, #68]	; (8001a64 <EBS_FSM+0x518>)
 8001a20:	7809      	ldrb	r1, [r1, #0]
 8001a22:	fb01 f303 	mul.w	r3, r1, r3
 8001a26:	429a      	cmp	r2, r3
 8001a28:	f080 80dc 	bcs.w	8001be4 <EBS_FSM+0x698>
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <EBS_FSM+0x52c>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	e0d7      	b.n	8001be4 <EBS_FSM+0x698>
 8001a34:	200002f7 	.word	0x200002f7
 8001a38:	20000300 	.word	0x20000300
 8001a3c:	200002f8 	.word	0x200002f8
 8001a40:	20000204 	.word	0x20000204
 8001a44:	2000032d 	.word	0x2000032d
 8001a48:	40011000 	.word	0x40011000
 8001a4c:	40010c00 	.word	0x40010c00
 8001a50:	20000384 	.word	0x20000384
 8001a54:	20000386 	.word	0x20000386
 8001a58:	20000304 	.word	0x20000304
 8001a5c:	0800b6fc 	.word	0x0800b6fc
 8001a60:	0800b6f4 	.word	0x0800b6f4
 8001a64:	0800b6f0 	.word	0x0800b6f0
 8001a68:	200002f6 	.word	0x200002f6
 8001a6c:	20000301 	.word	0x20000301
 8001a70:	200002fe 	.word	0x200002fe
 8001a74:	200002fa 	.word	0x200002fa
 8001a78:	200002fd 	.word	0x200002fd
#else
            	as_hv_air_check_flag = 3;
            	brake1_OFF; brake2_OFF;
#endif
            }
            else if (as_hv_air_check_flag == 3) {
 8001a7c:	4b7d      	ldr	r3, [pc, #500]	; (8001c74 <EBS_FSM+0x728>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d15e      	bne.n	8001b42 <EBS_FSM+0x5f6>
            	if (air_time > 10 && air_time_flag) {
 8001a84:	4b7c      	ldr	r3, [pc, #496]	; (8001c78 <EBS_FSM+0x72c>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	2b0a      	cmp	r3, #10
 8001a8a:	d929      	bls.n	8001ae0 <EBS_FSM+0x594>
 8001a8c:	4b7b      	ldr	r3, [pc, #492]	; (8001c7c <EBS_FSM+0x730>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d025      	beq.n	8001ae0 <EBS_FSM+0x594>
            		uint8_t flag1 = 1, flag2 = 1;
 8001a94:	2301      	movs	r3, #1
 8001a96:	70fb      	strb	r3, [r7, #3]
 8001a98:	2301      	movs	r3, #1
 8001a9a:	71bb      	strb	r3, [r7, #6]
            		if (MIN(bp[3], bp[4]) < bp[1] * _oa_ratio) {
            			flag1 = 0;
            		}
#endif
#ifdef BACK_AIR
            		if (MIN(bp[5], bp[6]) < bp[2] * _oa_ratio) {
 8001a9c:	4b78      	ldr	r3, [pc, #480]	; (8001c80 <EBS_FSM+0x734>)
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	4a77      	ldr	r2, [pc, #476]	; (8001c80 <EBS_FSM+0x734>)
 8001aa2:	6992      	ldr	r2, [r2, #24]
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fd00 	bl	80014ac <MIN>
 8001aac:	4602      	mov	r2, r0
 8001aae:	4b74      	ldr	r3, [pc, #464]	; (8001c80 <EBS_FSM+0x734>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	4974      	ldr	r1, [pc, #464]	; (8001c84 <EBS_FSM+0x738>)
 8001ab4:	7809      	ldrb	r1, [r1, #0]
 8001ab6:	fb01 f303 	mul.w	r3, r1, r3
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d201      	bcs.n	8001ac2 <EBS_FSM+0x576>
            			flag2 = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	71bb      	strb	r3, [r7, #6]
            		}
#endif
            		if (flag1 && flag2) {
 8001ac2:	78fb      	ldrb	r3, [r7, #3]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00b      	beq.n	8001ae0 <EBS_FSM+0x594>
 8001ac8:	79bb      	ldrb	r3, [r7, #6]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d008      	beq.n	8001ae0 <EBS_FSM+0x594>
                		air_time = 0;
 8001ace:	4b6a      	ldr	r3, [pc, #424]	; (8001c78 <EBS_FSM+0x72c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	801a      	strh	r2, [r3, #0]
                		air_time_flag = 0;
 8001ad4:	4b69      	ldr	r3, [pc, #420]	; (8001c7c <EBS_FSM+0x730>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
                		as_hv_air_check_flag = 4;
 8001ada:	4b66      	ldr	r3, [pc, #408]	; (8001c74 <EBS_FSM+0x728>)
 8001adc:	2204      	movs	r2, #4
 8001ade:	701a      	strb	r2, [r3, #0]
            		}
            	}
                if (air_time > 50 && air_time_flag) {
 8001ae0:	4b65      	ldr	r3, [pc, #404]	; (8001c78 <EBS_FSM+0x72c>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	2b32      	cmp	r3, #50	; 0x32
 8001ae6:	d97d      	bls.n	8001be4 <EBS_FSM+0x698>
 8001ae8:	4b64      	ldr	r3, [pc, #400]	; (8001c7c <EBS_FSM+0x730>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d079      	beq.n	8001be4 <EBS_FSM+0x698>
                     air_time = air_time_flag = 0;
 8001af0:	4b62      	ldr	r3, [pc, #392]	; (8001c7c <EBS_FSM+0x730>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
 8001af6:	4b60      	ldr	r3, [pc, #384]	; (8001c78 <EBS_FSM+0x72c>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	801a      	strh	r2, [r3, #0]
                    ebs_emergency();
 8001afc:	f000 faaa 	bl	8002054 <ebs_emergency>
                    EBS_error = 1;
 8001b00:	4b61      	ldr	r3, [pc, #388]	; (8001c88 <EBS_FSM+0x73c>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	701a      	strb	r2, [r3, #0]
#ifdef FRONT_AIR
                	if (bp[1] < _min_air) air1_insufficient = 1;
                    if (MAX(bp[3], bp[4]) < bp[1] * _oa_ratio) air1_path_failure = 1;
#endif
#ifdef BACK_AIR
                	if (bp[2] < _min_air) air2_insufficient = 1;
 8001b06:	4b5e      	ldr	r3, [pc, #376]	; (8001c80 <EBS_FSM+0x734>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	4a60      	ldr	r2, [pc, #384]	; (8001c8c <EBS_FSM+0x740>)
 8001b0c:	6812      	ldr	r2, [r2, #0]
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d202      	bcs.n	8001b18 <EBS_FSM+0x5cc>
 8001b12:	4b5f      	ldr	r3, [pc, #380]	; (8001c90 <EBS_FSM+0x744>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
                    if (MAX(bp[5], bp[6]) < bp[2] * _oa_ratio) air2_path_failure = 1;
 8001b18:	4b59      	ldr	r3, [pc, #356]	; (8001c80 <EBS_FSM+0x734>)
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	4a58      	ldr	r2, [pc, #352]	; (8001c80 <EBS_FSM+0x734>)
 8001b1e:	6992      	ldr	r2, [r2, #24]
 8001b20:	4611      	mov	r1, r2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fcd1 	bl	80014ca <MAX>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	4b55      	ldr	r3, [pc, #340]	; (8001c80 <EBS_FSM+0x734>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	4955      	ldr	r1, [pc, #340]	; (8001c84 <EBS_FSM+0x738>)
 8001b30:	7809      	ldrb	r1, [r1, #0]
 8001b32:	fb01 f303 	mul.w	r3, r1, r3
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d254      	bcs.n	8001be4 <EBS_FSM+0x698>
 8001b3a:	4b56      	ldr	r3, [pc, #344]	; (8001c94 <EBS_FSM+0x748>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	701a      	strb	r2, [r3, #0]
 8001b40:	e050      	b.n	8001be4 <EBS_FSM+0x698>
#endif
                }
            }
            else if (as_hv_air_check_flag == 4) {
 8001b42:	4b4c      	ldr	r3, [pc, #304]	; (8001c74 <EBS_FSM+0x728>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	d14c      	bne.n	8001be4 <EBS_FSM+0x698>
            	ebs_ready = 1;
 8001b4a:	4b53      	ldr	r3, [pc, #332]	; (8001c98 <EBS_FSM+0x74c>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
		        	if (MIN(bp[3], bp[4]) < _oa_ratio * bp[1]) air1_path_failure = 1;

            	}
#endif
#ifdef BACK_AIR
            	if (bp[2] < _min_air || bp[2] > _max_air || MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) {
 8001b50:	4b4b      	ldr	r3, [pc, #300]	; (8001c80 <EBS_FSM+0x734>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4a4d      	ldr	r2, [pc, #308]	; (8001c8c <EBS_FSM+0x740>)
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d317      	bcc.n	8001b8c <EBS_FSM+0x640>
 8001b5c:	4b48      	ldr	r3, [pc, #288]	; (8001c80 <EBS_FSM+0x734>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4a4e      	ldr	r2, [pc, #312]	; (8001c9c <EBS_FSM+0x750>)
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d811      	bhi.n	8001b8c <EBS_FSM+0x640>
 8001b68:	4b45      	ldr	r3, [pc, #276]	; (8001c80 <EBS_FSM+0x734>)
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	4a44      	ldr	r2, [pc, #272]	; (8001c80 <EBS_FSM+0x734>)
 8001b6e:	6992      	ldr	r2, [r2, #24]
 8001b70:	4611      	mov	r1, r2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fc9a 	bl	80014ac <MIN>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4b42      	ldr	r3, [pc, #264]	; (8001c84 <EBS_FSM+0x738>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4b3f      	ldr	r3, [pc, #252]	; (8001c80 <EBS_FSM+0x734>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	fb01 f303 	mul.w	r3, r1, r3
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d22b      	bcs.n	8001be4 <EBS_FSM+0x698>
					ebs_emergency();
 8001b8c:	f000 fa62 	bl	8002054 <ebs_emergency>
					EBS_error = 1;
 8001b90:	4b3d      	ldr	r3, [pc, #244]	; (8001c88 <EBS_FSM+0x73c>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	701a      	strb	r2, [r3, #0]
		        	if (bp[2] < _min_air) air2_insufficient = 1;
 8001b96:	4b3a      	ldr	r3, [pc, #232]	; (8001c80 <EBS_FSM+0x734>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	4a3c      	ldr	r2, [pc, #240]	; (8001c8c <EBS_FSM+0x740>)
 8001b9c:	6812      	ldr	r2, [r2, #0]
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d202      	bcs.n	8001ba8 <EBS_FSM+0x65c>
 8001ba2:	4b3b      	ldr	r3, [pc, #236]	; (8001c90 <EBS_FSM+0x744>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	701a      	strb	r2, [r3, #0]
		        	if (bp[2] > _max_air) air2_overpressure = 1;
 8001ba8:	4b35      	ldr	r3, [pc, #212]	; (8001c80 <EBS_FSM+0x734>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	4a3b      	ldr	r2, [pc, #236]	; (8001c9c <EBS_FSM+0x750>)
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d902      	bls.n	8001bba <EBS_FSM+0x66e>
 8001bb4:	4b3a      	ldr	r3, [pc, #232]	; (8001ca0 <EBS_FSM+0x754>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]
		        	if (MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) air2_path_failure = 1;
 8001bba:	4b31      	ldr	r3, [pc, #196]	; (8001c80 <EBS_FSM+0x734>)
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	4a30      	ldr	r2, [pc, #192]	; (8001c80 <EBS_FSM+0x734>)
 8001bc0:	6992      	ldr	r2, [r2, #24]
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff fc71 	bl	80014ac <MIN>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	4b2d      	ldr	r3, [pc, #180]	; (8001c84 <EBS_FSM+0x738>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4b2b      	ldr	r3, [pc, #172]	; (8001c80 <EBS_FSM+0x734>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	fb01 f303 	mul.w	r3, r1, r3
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d202      	bcs.n	8001be4 <EBS_FSM+0x698>
 8001bde:	4b2d      	ldr	r3, [pc, #180]	; (8001c94 <EBS_FSM+0x748>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	701a      	strb	r2, [r3, #0]
            	}
#endif
            }
        }
        if (new_state == AS_Emergency) {
 8001be4:	4b2f      	ldr	r3, [pc, #188]	; (8001ca4 <EBS_FSM+0x758>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b06      	cmp	r3, #6
 8001bea:	d105      	bne.n	8001bf8 <EBS_FSM+0x6ac>
        	error_state_cnt = 0;
 8001bec:	4b2e      	ldr	r3, [pc, #184]	; (8001ca8 <EBS_FSM+0x75c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
        	ebs_emergency();
 8001bf2:	f000 fa2f 	bl	8002054 <ebs_emergency>
        	new_state = 0xFF;
        }
        else if (new_state != 0xFF){
        	error_state_judge();
        }
        break;
 8001bf6:	e20a      	b.n	800200e <EBS_FSM+0xac2>
        else if (new_state == AS_Ready) {
 8001bf8:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <EBS_FSM+0x758>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d125      	bne.n	8001c4c <EBS_FSM+0x700>
        	error_state_cnt = 0;
 8001c00:	4b29      	ldr	r3, [pc, #164]	; (8001ca8 <EBS_FSM+0x75c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
        	if (as_hv_air_check_flag == 4) {
 8001c06:	4b1b      	ldr	r3, [pc, #108]	; (8001c74 <EBS_FSM+0x728>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	f040 81ff 	bne.w	800200e <EBS_FSM+0xac2>
            	EBS_FSM_Event(new_state);
 8001c10:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <EBS_FSM+0x758>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 fa29 	bl	800206c <EBS_FSM_Event>
                brake1_OFF; brake2_OFF;
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c20:	4822      	ldr	r0, [pc, #136]	; (8001cac <EBS_FSM+0x760>)
 8001c22:	f003 fa2e 	bl	8005082 <HAL_GPIO_WritePin>
 8001c26:	2200      	movs	r2, #0
 8001c28:	2180      	movs	r1, #128	; 0x80
 8001c2a:	4821      	ldr	r0, [pc, #132]	; (8001cb0 <EBS_FSM+0x764>)
 8001c2c:	f003 fa29 	bl	8005082 <HAL_GPIO_WritePin>
                air_time = 0;
 8001c30:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <EBS_FSM+0x72c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	801a      	strh	r2, [r3, #0]
                air_time_flag = 0;
 8001c36:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <EBS_FSM+0x730>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
                pre_AS_state = new_state;
 8001c3c:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <EBS_FSM+0x758>)
 8001c3e:	781a      	ldrb	r2, [r3, #0]
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <EBS_FSM+0x768>)
 8001c42:	701a      	strb	r2, [r3, #0]
                new_state = 0xFF;
 8001c44:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <EBS_FSM+0x758>)
 8001c46:	22ff      	movs	r2, #255	; 0xff
 8001c48:	701a      	strb	r2, [r3, #0]
        break;
 8001c4a:	e1e0      	b.n	800200e <EBS_FSM+0xac2>
        else if (new_state == AS_HV) {
 8001c4c:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <EBS_FSM+0x758>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d106      	bne.n	8001c62 <EBS_FSM+0x716>
        	error_state_cnt = 0;
 8001c54:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <EBS_FSM+0x75c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <EBS_FSM+0x758>)
 8001c5c:	22ff      	movs	r2, #255	; 0xff
 8001c5e:	701a      	strb	r2, [r3, #0]
        break;
 8001c60:	e1d5      	b.n	800200e <EBS_FSM+0xac2>
        else if (new_state != 0xFF){
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <EBS_FSM+0x758>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2bff      	cmp	r3, #255	; 0xff
 8001c68:	f000 81d1 	beq.w	800200e <EBS_FSM+0xac2>
        	error_state_judge();
 8001c6c:	f7ff fc3c 	bl	80014e8 <error_state_judge>
        break;
 8001c70:	e1cd      	b.n	800200e <EBS_FSM+0xac2>
 8001c72:	bf00      	nop
 8001c74:	2000032d 	.word	0x2000032d
 8001c78:	20000386 	.word	0x20000386
 8001c7c:	20000384 	.word	0x20000384
 8001c80:	20000304 	.word	0x20000304
 8001c84:	0800b6f0 	.word	0x0800b6f0
 8001c88:	200002f6 	.word	0x200002f6
 8001c8c:	0800b6fc 	.word	0x0800b6fc
 8001c90:	200002fe 	.word	0x200002fe
 8001c94:	200002fd 	.word	0x200002fd
 8001c98:	2000032f 	.word	0x2000032f
 8001c9c:	0800b6f8 	.word	0x0800b6f8
 8001ca0:	200002ff 	.word	0x200002ff
 8001ca4:	200002f7 	.word	0x200002f7
 8001ca8:	20000300 	.word	0x20000300
 8001cac:	40011000 	.word	0x40011000
 8001cb0:	40010c00 	.word	0x40010c00
 8001cb4:	200002f8 	.word	0x200002f8
    case AS_Ready:
        if (adc_f) {
 8001cb8:	4b7e      	ldr	r3, [pc, #504]	; (8001eb4 <EBS_FSM+0x968>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d04c      	beq.n	8001d5a <EBS_FSM+0x80e>
            adc_f = 0;
 8001cc0:	4b7c      	ldr	r3, [pc, #496]	; (8001eb4 <EBS_FSM+0x968>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
	        	if (bp[1] > _max_air) air1_overpressure = 1;
	        	if (MIN(bp[3], bp[4]) < _oa_ratio * bp[1]) air1_path_failure = 1;
        	}
#endif
#ifdef BACK_AIR
        	if (bp[2] < _min_air || bp[2] > _max_air || MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) {
 8001cc6:	4b7c      	ldr	r3, [pc, #496]	; (8001eb8 <EBS_FSM+0x96c>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	4a7c      	ldr	r2, [pc, #496]	; (8001ebc <EBS_FSM+0x970>)
 8001ccc:	6812      	ldr	r2, [r2, #0]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d317      	bcc.n	8001d02 <EBS_FSM+0x7b6>
 8001cd2:	4b79      	ldr	r3, [pc, #484]	; (8001eb8 <EBS_FSM+0x96c>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	4a7a      	ldr	r2, [pc, #488]	; (8001ec0 <EBS_FSM+0x974>)
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d811      	bhi.n	8001d02 <EBS_FSM+0x7b6>
 8001cde:	4b76      	ldr	r3, [pc, #472]	; (8001eb8 <EBS_FSM+0x96c>)
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	4a75      	ldr	r2, [pc, #468]	; (8001eb8 <EBS_FSM+0x96c>)
 8001ce4:	6992      	ldr	r2, [r2, #24]
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff fbdf 	bl	80014ac <MIN>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	4b74      	ldr	r3, [pc, #464]	; (8001ec4 <EBS_FSM+0x978>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4b70      	ldr	r3, [pc, #448]	; (8001eb8 <EBS_FSM+0x96c>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	fb01 f303 	mul.w	r3, r1, r3
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d22b      	bcs.n	8001d5a <EBS_FSM+0x80e>
				ebs_emergency();
 8001d02:	f000 f9a7 	bl	8002054 <ebs_emergency>
				EBS_error = 1;
 8001d06:	4b70      	ldr	r3, [pc, #448]	; (8001ec8 <EBS_FSM+0x97c>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	701a      	strb	r2, [r3, #0]
	        	if (bp[2] < _min_air) air2_insufficient = 1;
 8001d0c:	4b6a      	ldr	r3, [pc, #424]	; (8001eb8 <EBS_FSM+0x96c>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	4a6a      	ldr	r2, [pc, #424]	; (8001ebc <EBS_FSM+0x970>)
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d202      	bcs.n	8001d1e <EBS_FSM+0x7d2>
 8001d18:	4b6c      	ldr	r3, [pc, #432]	; (8001ecc <EBS_FSM+0x980>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
	        	if (bp[2] > _max_air) air2_overpressure = 1;
 8001d1e:	4b66      	ldr	r3, [pc, #408]	; (8001eb8 <EBS_FSM+0x96c>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	4a67      	ldr	r2, [pc, #412]	; (8001ec0 <EBS_FSM+0x974>)
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d902      	bls.n	8001d30 <EBS_FSM+0x7e4>
 8001d2a:	4b69      	ldr	r3, [pc, #420]	; (8001ed0 <EBS_FSM+0x984>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	701a      	strb	r2, [r3, #0]
	        	if (MIN(bp[5], bp[6]) < _oa_ratio * bp[2]) air2_path_failure = 1;
 8001d30:	4b61      	ldr	r3, [pc, #388]	; (8001eb8 <EBS_FSM+0x96c>)
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	4a60      	ldr	r2, [pc, #384]	; (8001eb8 <EBS_FSM+0x96c>)
 8001d36:	6992      	ldr	r2, [r2, #24]
 8001d38:	4611      	mov	r1, r2
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fbb6 	bl	80014ac <MIN>
 8001d40:	4602      	mov	r2, r0
 8001d42:	4b60      	ldr	r3, [pc, #384]	; (8001ec4 <EBS_FSM+0x978>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4b5b      	ldr	r3, [pc, #364]	; (8001eb8 <EBS_FSM+0x96c>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	fb01 f303 	mul.w	r3, r1, r3
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d202      	bcs.n	8001d5a <EBS_FSM+0x80e>
 8001d54:	4b5f      	ldr	r3, [pc, #380]	; (8001ed4 <EBS_FSM+0x988>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]
        	}
#endif
        }
        if (new_state == AS_Emergency) {
 8001d5a:	4b5f      	ldr	r3, [pc, #380]	; (8001ed8 <EBS_FSM+0x98c>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b06      	cmp	r3, #6
 8001d60:	d115      	bne.n	8001d8e <EBS_FSM+0x842>
        	error_state_cnt = 0;
 8001d62:	4b5e      	ldr	r3, [pc, #376]	; (8001edc <EBS_FSM+0x990>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
        	EBS_FSM_Event(new_state);
 8001d68:	4b5b      	ldr	r3, [pc, #364]	; (8001ed8 <EBS_FSM+0x98c>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 f97d 	bl	800206c <EBS_FSM_Event>
            pre_AS_state = new_state;
 8001d72:	4b59      	ldr	r3, [pc, #356]	; (8001ed8 <EBS_FSM+0x98c>)
 8001d74:	781a      	ldrb	r2, [r3, #0]
 8001d76:	4b5a      	ldr	r3, [pc, #360]	; (8001ee0 <EBS_FSM+0x994>)
 8001d78:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001d7a:	4b57      	ldr	r3, [pc, #348]	; (8001ed8 <EBS_FSM+0x98c>)
 8001d7c:	22ff      	movs	r2, #255	; 0xff
 8001d7e:	701a      	strb	r2, [r3, #0]
            air_time = air_time_flag = 0;
 8001d80:	4b58      	ldr	r3, [pc, #352]	; (8001ee4 <EBS_FSM+0x998>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
 8001d86:	4b58      	ldr	r3, [pc, #352]	; (8001ee8 <EBS_FSM+0x99c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	801a      	strh	r2, [r3, #0]
        	new_state = 0xFF;
        }
        else if (new_state != 0xFF){
        	error_state_judge();
        }
        break;
 8001d8c:	e141      	b.n	8002012 <EBS_FSM+0xac6>
        else if (new_state == AS_Driving || new_state == AS_Driving_Stop) {
 8001d8e:	4b52      	ldr	r3, [pc, #328]	; (8001ed8 <EBS_FSM+0x98c>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	d003      	beq.n	8001d9e <EBS_FSM+0x852>
 8001d96:	4b50      	ldr	r3, [pc, #320]	; (8001ed8 <EBS_FSM+0x98c>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b07      	cmp	r3, #7
 8001d9c:	d120      	bne.n	8001de0 <EBS_FSM+0x894>
        	error_state_cnt = 0;
 8001d9e:	4b4f      	ldr	r3, [pc, #316]	; (8001edc <EBS_FSM+0x990>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	701a      	strb	r2, [r3, #0]
        	EBS_FSM_Event(new_state);
 8001da4:	4b4c      	ldr	r3, [pc, #304]	; (8001ed8 <EBS_FSM+0x98c>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f000 f95f 	bl	800206c <EBS_FSM_Event>
            pre_AS_state = new_state;
 8001dae:	4b4a      	ldr	r3, [pc, #296]	; (8001ed8 <EBS_FSM+0x98c>)
 8001db0:	781a      	ldrb	r2, [r3, #0]
 8001db2:	4b4b      	ldr	r3, [pc, #300]	; (8001ee0 <EBS_FSM+0x994>)
 8001db4:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001db6:	4b48      	ldr	r3, [pc, #288]	; (8001ed8 <EBS_FSM+0x98c>)
 8001db8:	22ff      	movs	r2, #255	; 0xff
 8001dba:	701a      	strb	r2, [r3, #0]
            brake1_ON; brake2_ON;
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dc2:	484a      	ldr	r0, [pc, #296]	; (8001eec <EBS_FSM+0x9a0>)
 8001dc4:	f003 f95d 	bl	8005082 <HAL_GPIO_WritePin>
 8001dc8:	2201      	movs	r2, #1
 8001dca:	2180      	movs	r1, #128	; 0x80
 8001dcc:	4848      	ldr	r0, [pc, #288]	; (8001ef0 <EBS_FSM+0x9a4>)
 8001dce:	f003 f958 	bl	8005082 <HAL_GPIO_WritePin>
            air_time = 0;
 8001dd2:	4b45      	ldr	r3, [pc, #276]	; (8001ee8 <EBS_FSM+0x99c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	801a      	strh	r2, [r3, #0]
            air_time_flag = 1;
 8001dd8:	4b42      	ldr	r3, [pc, #264]	; (8001ee4 <EBS_FSM+0x998>)
 8001dda:	2201      	movs	r2, #1
 8001ddc:	701a      	strb	r2, [r3, #0]
        break;
 8001dde:	e118      	b.n	8002012 <EBS_FSM+0xac6>
        else if (new_state == AS_Ready) {
 8001de0:	4b3d      	ldr	r3, [pc, #244]	; (8001ed8 <EBS_FSM+0x98c>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d106      	bne.n	8001df6 <EBS_FSM+0x8aa>
        	error_state_cnt = 0;
 8001de8:	4b3c      	ldr	r3, [pc, #240]	; (8001edc <EBS_FSM+0x990>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 8001dee:	4b3a      	ldr	r3, [pc, #232]	; (8001ed8 <EBS_FSM+0x98c>)
 8001df0:	22ff      	movs	r2, #255	; 0xff
 8001df2:	701a      	strb	r2, [r3, #0]
        break;
 8001df4:	e10d      	b.n	8002012 <EBS_FSM+0xac6>
        else if (new_state != 0xFF){
 8001df6:	4b38      	ldr	r3, [pc, #224]	; (8001ed8 <EBS_FSM+0x98c>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	2bff      	cmp	r3, #255	; 0xff
 8001dfc:	f000 8109 	beq.w	8002012 <EBS_FSM+0xac6>
        	error_state_judge();
 8001e00:	f7ff fb72 	bl	80014e8 <error_state_judge>
        break;
 8001e04:	e105      	b.n	8002012 <EBS_FSM+0xac6>
    case AS_Driving:
        if (adc_f) {
 8001e06:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <EBS_FSM+0x968>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 809b 	beq.w	8001f46 <EBS_FSM+0x9fa>
            adc_f = 0;
 8001e10:	4b28      	ldr	r3, [pc, #160]	; (8001eb4 <EBS_FSM+0x968>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	701a      	strb	r2, [r3, #0]
            if (as_driving_air_check_flag == 0) {
 8001e16:	4b37      	ldr	r3, [pc, #220]	; (8001ef4 <EBS_FSM+0x9a8>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d16c      	bne.n	8001ef8 <EBS_FSM+0x9ac>
            	if (air_time > 4) {
 8001e1e:	4b32      	ldr	r3, [pc, #200]	; (8001ee8 <EBS_FSM+0x99c>)
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	d920      	bls.n	8001e68 <EBS_FSM+0x91c>
            		uint8_t flag1 = 1, flag2 = 1;
 8001e26:	2301      	movs	r3, #1
 8001e28:	713b      	strb	r3, [r7, #4]
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	717b      	strb	r3, [r7, #5]
            		if (bp[1] < _min_air || bp[1] > _max_air) {
            			flag1 = 0;
            		}
#endif
#ifdef BACK_AIR
            		if (bp[2] < _min_air || bp[2] > _max_air) {
 8001e2e:	4b22      	ldr	r3, [pc, #136]	; (8001eb8 <EBS_FSM+0x96c>)
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	4a22      	ldr	r2, [pc, #136]	; (8001ebc <EBS_FSM+0x970>)
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d305      	bcc.n	8001e46 <EBS_FSM+0x8fa>
 8001e3a:	4b1f      	ldr	r3, [pc, #124]	; (8001eb8 <EBS_FSM+0x96c>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	4a20      	ldr	r2, [pc, #128]	; (8001ec0 <EBS_FSM+0x974>)
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <EBS_FSM+0x8fe>
            			flag2 = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	717b      	strb	r3, [r7, #5]
            		}
#endif
            		if (flag1 && flag2) {
 8001e4a:	793b      	ldrb	r3, [r7, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d00b      	beq.n	8001e68 <EBS_FSM+0x91c>
 8001e50:	797b      	ldrb	r3, [r7, #5]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d008      	beq.n	8001e68 <EBS_FSM+0x91c>
            			as_driving_air_check_flag = 1;
 8001e56:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <EBS_FSM+0x9a8>)
 8001e58:	2201      	movs	r2, #1
 8001e5a:	701a      	strb	r2, [r3, #0]
                		air_time = air_time_flag = 0;
 8001e5c:	4b21      	ldr	r3, [pc, #132]	; (8001ee4 <EBS_FSM+0x998>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	701a      	strb	r2, [r3, #0]
 8001e62:	4b21      	ldr	r3, [pc, #132]	; (8001ee8 <EBS_FSM+0x99c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	801a      	strh	r2, [r3, #0]
            		}

            	}
                if (air_time > 20 && air_time_flag) {
 8001e68:	4b1f      	ldr	r3, [pc, #124]	; (8001ee8 <EBS_FSM+0x99c>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	2b14      	cmp	r3, #20
 8001e6e:	d96a      	bls.n	8001f46 <EBS_FSM+0x9fa>
 8001e70:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <EBS_FSM+0x998>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d066      	beq.n	8001f46 <EBS_FSM+0x9fa>
                    air_time = air_time_flag = 0;
 8001e78:	4b1a      	ldr	r3, [pc, #104]	; (8001ee4 <EBS_FSM+0x998>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ee8 <EBS_FSM+0x99c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	801a      	strh	r2, [r3, #0]
                    ebs_emergency();
 8001e84:	f000 f8e6 	bl	8002054 <ebs_emergency>
                    EBS_error = 1;
 8001e88:	4b0f      	ldr	r3, [pc, #60]	; (8001ec8 <EBS_FSM+0x97c>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
#ifdef FRONT_AIR
    	        	if (bp[1] < _min_air) air1_insufficient = 1;
    	        	if (bp[1] > _max_air) air1_overpressure = 1;
#endif
#ifdef BACK_AIR
    	        	if (bp[2] < _min_air) air2_insufficient = 1;
 8001e8e:	4b0a      	ldr	r3, [pc, #40]	; (8001eb8 <EBS_FSM+0x96c>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	4a0a      	ldr	r2, [pc, #40]	; (8001ebc <EBS_FSM+0x970>)
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d202      	bcs.n	8001ea0 <EBS_FSM+0x954>
 8001e9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <EBS_FSM+0x980>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
    	        	if (bp[2] > _max_air) air2_overpressure = 1;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <EBS_FSM+0x96c>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	4a06      	ldr	r2, [pc, #24]	; (8001ec0 <EBS_FSM+0x974>)
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d94c      	bls.n	8001f46 <EBS_FSM+0x9fa>
 8001eac:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <EBS_FSM+0x984>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	701a      	strb	r2, [r3, #0]
 8001eb2:	e048      	b.n	8001f46 <EBS_FSM+0x9fa>
 8001eb4:	20000204 	.word	0x20000204
 8001eb8:	20000304 	.word	0x20000304
 8001ebc:	0800b6fc 	.word	0x0800b6fc
 8001ec0:	0800b6f8 	.word	0x0800b6f8
 8001ec4:	0800b6f0 	.word	0x0800b6f0
 8001ec8:	200002f6 	.word	0x200002f6
 8001ecc:	200002fe 	.word	0x200002fe
 8001ed0:	200002ff 	.word	0x200002ff
 8001ed4:	200002fd 	.word	0x200002fd
 8001ed8:	200002f7 	.word	0x200002f7
 8001edc:	20000300 	.word	0x20000300
 8001ee0:	200002f8 	.word	0x200002f8
 8001ee4:	20000384 	.word	0x20000384
 8001ee8:	20000386 	.word	0x20000386
 8001eec:	40011000 	.word	0x40011000
 8001ef0:	40010c00 	.word	0x40010c00
 8001ef4:	2000032c 	.word	0x2000032c
#endif
                }
            }
            else if (as_driving_air_check_flag == 1) {
 8001ef8:	4b4a      	ldr	r3, [pc, #296]	; (8002024 <EBS_FSM+0xad8>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d122      	bne.n	8001f46 <EBS_FSM+0x9fa>
    	        	if (bp[1] > _max_air) air1_overpressure = 1;

            	}
#endif
#ifdef BACK_AIR
            	if (bp[2] < _min_air || bp[2] > _max_air) {
 8001f00:	4b49      	ldr	r3, [pc, #292]	; (8002028 <EBS_FSM+0xadc>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	4a49      	ldr	r2, [pc, #292]	; (800202c <EBS_FSM+0xae0>)
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d305      	bcc.n	8001f18 <EBS_FSM+0x9cc>
 8001f0c:	4b46      	ldr	r3, [pc, #280]	; (8002028 <EBS_FSM+0xadc>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	4a47      	ldr	r2, [pc, #284]	; (8002030 <EBS_FSM+0xae4>)
 8001f12:	6812      	ldr	r2, [r2, #0]
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d916      	bls.n	8001f46 <EBS_FSM+0x9fa>
                    ebs_emergency();
 8001f18:	f000 f89c 	bl	8002054 <ebs_emergency>
                    EBS_error = 1;
 8001f1c:	4b45      	ldr	r3, [pc, #276]	; (8002034 <EBS_FSM+0xae8>)
 8001f1e:	2201      	movs	r2, #1
 8001f20:	701a      	strb	r2, [r3, #0]
    	        	if (bp[2] < _min_air) air2_insufficient = 1;
 8001f22:	4b41      	ldr	r3, [pc, #260]	; (8002028 <EBS_FSM+0xadc>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	4a41      	ldr	r2, [pc, #260]	; (800202c <EBS_FSM+0xae0>)
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d202      	bcs.n	8001f34 <EBS_FSM+0x9e8>
 8001f2e:	4b42      	ldr	r3, [pc, #264]	; (8002038 <EBS_FSM+0xaec>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	701a      	strb	r2, [r3, #0]
    	           	if (bp[2] > _max_air) air2_overpressure = 1;
 8001f34:	4b3c      	ldr	r3, [pc, #240]	; (8002028 <EBS_FSM+0xadc>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	4a3d      	ldr	r2, [pc, #244]	; (8002030 <EBS_FSM+0xae4>)
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d902      	bls.n	8001f46 <EBS_FSM+0x9fa>
 8001f40:	4b3e      	ldr	r3, [pc, #248]	; (800203c <EBS_FSM+0xaf0>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	701a      	strb	r2, [r3, #0]
            	}
#endif
            }
        }
        if (new_state == AS_Finished || new_state == AS_Emergency) {
 8001f46:	4b3e      	ldr	r3, [pc, #248]	; (8002040 <EBS_FSM+0xaf4>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b05      	cmp	r3, #5
 8001f4c:	d003      	beq.n	8001f56 <EBS_FSM+0xa0a>
 8001f4e:	4b3c      	ldr	r3, [pc, #240]	; (8002040 <EBS_FSM+0xaf4>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b06      	cmp	r3, #6
 8001f54:	d115      	bne.n	8001f82 <EBS_FSM+0xa36>
        	error_state_cnt = 0;
 8001f56:	4b3b      	ldr	r3, [pc, #236]	; (8002044 <EBS_FSM+0xaf8>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]
        	EBS_FSM_Event(new_state);
 8001f5c:	4b38      	ldr	r3, [pc, #224]	; (8002040 <EBS_FSM+0xaf4>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f000 f883 	bl	800206c <EBS_FSM_Event>
            pre_AS_state = new_state;
 8001f66:	4b36      	ldr	r3, [pc, #216]	; (8002040 <EBS_FSM+0xaf4>)
 8001f68:	781a      	ldrb	r2, [r3, #0]
 8001f6a:	4b37      	ldr	r3, [pc, #220]	; (8002048 <EBS_FSM+0xafc>)
 8001f6c:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001f6e:	4b34      	ldr	r3, [pc, #208]	; (8002040 <EBS_FSM+0xaf4>)
 8001f70:	22ff      	movs	r2, #255	; 0xff
 8001f72:	701a      	strb	r2, [r3, #0]
            air_time = air_time_flag = 0;
 8001f74:	4b35      	ldr	r3, [pc, #212]	; (800204c <EBS_FSM+0xb00>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]
 8001f7a:	4b35      	ldr	r3, [pc, #212]	; (8002050 <EBS_FSM+0xb04>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	801a      	strh	r2, [r3, #0]
 8001f80:	e015      	b.n	8001fae <EBS_FSM+0xa62>
        }
        else if (new_state == AS_Driving || new_state == AS_Driving_Stop) {
 8001f82:	4b2f      	ldr	r3, [pc, #188]	; (8002040 <EBS_FSM+0xaf4>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d003      	beq.n	8001f92 <EBS_FSM+0xa46>
 8001f8a:	4b2d      	ldr	r3, [pc, #180]	; (8002040 <EBS_FSM+0xaf4>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b07      	cmp	r3, #7
 8001f90:	d106      	bne.n	8001fa0 <EBS_FSM+0xa54>
        	error_state_cnt = 0;
 8001f92:	4b2c      	ldr	r3, [pc, #176]	; (8002044 <EBS_FSM+0xaf8>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	701a      	strb	r2, [r3, #0]
        	new_state = 0xFF;
 8001f98:	4b29      	ldr	r3, [pc, #164]	; (8002040 <EBS_FSM+0xaf4>)
 8001f9a:	22ff      	movs	r2, #255	; 0xff
 8001f9c:	701a      	strb	r2, [r3, #0]
 8001f9e:	e006      	b.n	8001fae <EBS_FSM+0xa62>
        }
        else if (new_state != 0xFF){
 8001fa0:	4b27      	ldr	r3, [pc, #156]	; (8002040 <EBS_FSM+0xaf4>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2bff      	cmp	r3, #255	; 0xff
 8001fa6:	d036      	beq.n	8002016 <EBS_FSM+0xaca>
        	error_state_judge();
 8001fa8:	f7ff fa9e 	bl	80014e8 <error_state_judge>
        }
        break;
 8001fac:	e033      	b.n	8002016 <EBS_FSM+0xaca>
 8001fae:	e032      	b.n	8002016 <EBS_FSM+0xaca>
    case AS_Finished:
    	if (new_state == AS_Emergency) {
 8001fb0:	4b23      	ldr	r3, [pc, #140]	; (8002040 <EBS_FSM+0xaf4>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b06      	cmp	r3, #6
 8001fb6:	d112      	bne.n	8001fde <EBS_FSM+0xa92>
    		error_state_cnt = 0;
 8001fb8:	4b22      	ldr	r3, [pc, #136]	; (8002044 <EBS_FSM+0xaf8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]
    		ebs_emergency();
 8001fbe:	f000 f849 	bl	8002054 <ebs_emergency>
            pre_AS_state = new_state;
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <EBS_FSM+0xaf4>)
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	4b20      	ldr	r3, [pc, #128]	; (8002048 <EBS_FSM+0xafc>)
 8001fc8:	701a      	strb	r2, [r3, #0]
            new_state = 0xFF;
 8001fca:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <EBS_FSM+0xaf4>)
 8001fcc:	22ff      	movs	r2, #255	; 0xff
 8001fce:	701a      	strb	r2, [r3, #0]
            air_time = air_time_flag = 0;
 8001fd0:	4b1e      	ldr	r3, [pc, #120]	; (800204c <EBS_FSM+0xb00>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	701a      	strb	r2, [r3, #0]
 8001fd6:	4b1e      	ldr	r3, [pc, #120]	; (8002050 <EBS_FSM+0xb04>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	801a      	strh	r2, [r3, #0]
    		new_state = 0xFF;
    	}
    	else if (new_state != 0xFF) {
    		error_state_judge();
    	}
        break;
 8001fdc:	e01d      	b.n	800201a <EBS_FSM+0xace>
    	else if (new_state == AS_Finished) {
 8001fde:	4b18      	ldr	r3, [pc, #96]	; (8002040 <EBS_FSM+0xaf4>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	2b05      	cmp	r3, #5
 8001fe4:	d106      	bne.n	8001ff4 <EBS_FSM+0xaa8>
    		error_state_cnt = 0;
 8001fe6:	4b17      	ldr	r3, [pc, #92]	; (8002044 <EBS_FSM+0xaf8>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
    		new_state = 0xFF;
 8001fec:	4b14      	ldr	r3, [pc, #80]	; (8002040 <EBS_FSM+0xaf4>)
 8001fee:	22ff      	movs	r2, #255	; 0xff
 8001ff0:	701a      	strb	r2, [r3, #0]
        break;
 8001ff2:	e012      	b.n	800201a <EBS_FSM+0xace>
    	else if (new_state != 0xFF) {
 8001ff4:	4b12      	ldr	r3, [pc, #72]	; (8002040 <EBS_FSM+0xaf4>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2bff      	cmp	r3, #255	; 0xff
 8001ffa:	d00e      	beq.n	800201a <EBS_FSM+0xace>
    		error_state_judge();
 8001ffc:	f7ff fa74 	bl	80014e8 <error_state_judge>
        break;
 8002000:	e00b      	b.n	800201a <EBS_FSM+0xace>
    case AS_Emergency:
        break;
 8002002:	bf00      	nop
 8002004:	e00a      	b.n	800201c <EBS_FSM+0xad0>
        break;
 8002006:	bf00      	nop
 8002008:	e008      	b.n	800201c <EBS_FSM+0xad0>
        break;
 800200a:	bf00      	nop
 800200c:	e006      	b.n	800201c <EBS_FSM+0xad0>
        break;
 800200e:	bf00      	nop
 8002010:	e004      	b.n	800201c <EBS_FSM+0xad0>
        break;
 8002012:	bf00      	nop
 8002014:	e002      	b.n	800201c <EBS_FSM+0xad0>
        break;
 8002016:	bf00      	nop
 8002018:	e000      	b.n	800201c <EBS_FSM+0xad0>
        break;
 800201a:	bf00      	nop
    }
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	2000032c 	.word	0x2000032c
 8002028:	20000304 	.word	0x20000304
 800202c:	0800b6fc 	.word	0x0800b6fc
 8002030:	0800b6f8 	.word	0x0800b6f8
 8002034:	200002f6 	.word	0x200002f6
 8002038:	200002fe 	.word	0x200002fe
 800203c:	200002ff 	.word	0x200002ff
 8002040:	200002f7 	.word	0x200002f7
 8002044:	20000300 	.word	0x20000300
 8002048:	200002f8 	.word	0x200002f8
 800204c:	20000384 	.word	0x20000384
 8002050:	20000386 	.word	0x20000386

08002054 <ebs_emergency>:

void ebs_emergency() {
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
	EBS_FSM_Event(AS_Emergency);
 8002058:	2006      	movs	r0, #6
 800205a:	f000 f807 	bl	800206c <EBS_FSM_Event>
	pre_AS_state = AS_Emergency;
 800205e:	4b02      	ldr	r3, [pc, #8]	; (8002068 <ebs_emergency+0x14>)
 8002060:	2206      	movs	r2, #6
 8002062:	701a      	strb	r2, [r3, #0]
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}
 8002068:	200002f8 	.word	0x200002f8

0800206c <EBS_FSM_Event>:
void EBS_FSM_Event(uint8_t state) {
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
	switch(state) {
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	2b07      	cmp	r3, #7
 800207a:	f200 80bb 	bhi.w	80021f4 <EBS_FSM_Event+0x188>
 800207e:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <EBS_FSM_Event+0x18>)
 8002080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002084:	080020a5 	.word	0x080020a5
 8002088:	080020cf 	.word	0x080020cf
 800208c:	080020f9 	.word	0x080020f9
 8002090:	08002123 	.word	0x08002123
 8002094:	0800214d 	.word	0x0800214d
 8002098:	080021a1 	.word	0x080021a1
 800209c:	08002177 	.word	0x08002177
 80020a0:	080021cb 	.word	0x080021cb
	case LV:
		AS_mode_ON;
 80020a4:	2201      	movs	r2, #1
 80020a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020aa:	485d      	ldr	r0, [pc, #372]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80020ac:	f002 ffe9 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_OFF;
 80020b0:	2200      	movs	r2, #0
 80020b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020b6:	485a      	ldr	r0, [pc, #360]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80020b8:	f002 ffe3 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_OFF;
 80020bc:	2200      	movs	r2, #0
 80020be:	2180      	movs	r1, #128	; 0x80
 80020c0:	4858      	ldr	r0, [pc, #352]	; (8002224 <EBS_FSM_Event+0x1b8>)
 80020c2:	f002 ffde 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 1;
 80020c6:	4b58      	ldr	r3, [pc, #352]	; (8002228 <EBS_FSM_Event+0x1bc>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	701a      	strb	r2, [r3, #0]
		break;
 80020cc:	e0a4      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case Manual_HV:
		AS_mode_ON; // change to manual mode
 80020ce:	2201      	movs	r2, #1
 80020d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020d4:	4852      	ldr	r0, [pc, #328]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80020d6:	f002 ffd4 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_ON;
 80020da:	2201      	movs	r2, #1
 80020dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020e0:	484f      	ldr	r0, [pc, #316]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80020e2:	f002 ffce 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_ON;
 80020e6:	2201      	movs	r2, #1
 80020e8:	2180      	movs	r1, #128	; 0x80
 80020ea:	484e      	ldr	r0, [pc, #312]	; (8002224 <EBS_FSM_Event+0x1b8>)
 80020ec:	f002 ffc9 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 1;
 80020f0:	4b4d      	ldr	r3, [pc, #308]	; (8002228 <EBS_FSM_Event+0x1bc>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	701a      	strb	r2, [r3, #0]
		break;
 80020f6:	e08f      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case AS_HV:
		AS_mode_OFF;
 80020f8:	2200      	movs	r2, #0
 80020fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020fe:	4848      	ldr	r0, [pc, #288]	; (8002220 <EBS_FSM_Event+0x1b4>)
 8002100:	f002 ffbf 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_OFF;
 8002104:	2200      	movs	r2, #0
 8002106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800210a:	4845      	ldr	r0, [pc, #276]	; (8002220 <EBS_FSM_Event+0x1b4>)
 800210c:	f002 ffb9 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_OFF;
 8002110:	2200      	movs	r2, #0
 8002112:	2180      	movs	r1, #128	; 0x80
 8002114:	4843      	ldr	r0, [pc, #268]	; (8002224 <EBS_FSM_Event+0x1b8>)
 8002116:	f002 ffb4 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 1;
 800211a:	4b43      	ldr	r3, [pc, #268]	; (8002228 <EBS_FSM_Event+0x1bc>)
 800211c:	2201      	movs	r2, #1
 800211e:	701a      	strb	r2, [r3, #0]
		break;
 8002120:	e07a      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case AS_Ready:
		AS_mode_OFF;
 8002122:	2200      	movs	r2, #0
 8002124:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002128:	483d      	ldr	r0, [pc, #244]	; (8002220 <EBS_FSM_Event+0x1b4>)
 800212a:	f002 ffaa 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_OFF;
 800212e:	2200      	movs	r2, #0
 8002130:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002134:	483a      	ldr	r0, [pc, #232]	; (8002220 <EBS_FSM_Event+0x1b4>)
 8002136:	f002 ffa4 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_OFF;
 800213a:	2200      	movs	r2, #0
 800213c:	2180      	movs	r1, #128	; 0x80
 800213e:	4839      	ldr	r0, [pc, #228]	; (8002224 <EBS_FSM_Event+0x1b8>)
 8002140:	f002 ff9f 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 1;
 8002144:	4b38      	ldr	r3, [pc, #224]	; (8002228 <EBS_FSM_Event+0x1bc>)
 8002146:	2201      	movs	r2, #1
 8002148:	701a      	strb	r2, [r3, #0]
		break;
 800214a:	e065      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case AS_Driving:
		AS_mode_OFF;
 800214c:	2200      	movs	r2, #0
 800214e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002152:	4833      	ldr	r0, [pc, #204]	; (8002220 <EBS_FSM_Event+0x1b4>)
 8002154:	f002 ff95 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_ON;
 8002158:	2201      	movs	r2, #1
 800215a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800215e:	4830      	ldr	r0, [pc, #192]	; (8002220 <EBS_FSM_Event+0x1b4>)
 8002160:	f002 ff8f 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_ON;
 8002164:	2201      	movs	r2, #1
 8002166:	2180      	movs	r1, #128	; 0x80
 8002168:	482e      	ldr	r0, [pc, #184]	; (8002224 <EBS_FSM_Event+0x1b8>)
 800216a:	f002 ff8a 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 1;
 800216e:	4b2e      	ldr	r3, [pc, #184]	; (8002228 <EBS_FSM_Event+0x1bc>)
 8002170:	2201      	movs	r2, #1
 8002172:	701a      	strb	r2, [r3, #0]
		break;
 8002174:	e050      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case AS_Emergency:
		AS_mode_OFF;
 8002176:	2200      	movs	r2, #0
 8002178:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800217c:	4828      	ldr	r0, [pc, #160]	; (8002220 <EBS_FSM_Event+0x1b4>)
 800217e:	f002 ff80 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_OFF;
 8002182:	2200      	movs	r2, #0
 8002184:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002188:	4825      	ldr	r0, [pc, #148]	; (8002220 <EBS_FSM_Event+0x1b4>)
 800218a:	f002 ff7a 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_OFF;
 800218e:	2200      	movs	r2, #0
 8002190:	2180      	movs	r1, #128	; 0x80
 8002192:	4824      	ldr	r0, [pc, #144]	; (8002224 <EBS_FSM_Event+0x1b8>)
 8002194:	f002 ff75 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 0;
 8002198:	4b23      	ldr	r3, [pc, #140]	; (8002228 <EBS_FSM_Event+0x1bc>)
 800219a:	2200      	movs	r2, #0
 800219c:	701a      	strb	r2, [r3, #0]
		break;
 800219e:	e03b      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case AS_Finished:
		AS_mode_OFF;
 80021a0:	2200      	movs	r2, #0
 80021a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021a6:	481e      	ldr	r0, [pc, #120]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80021a8:	f002 ff6b 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_OFF;
 80021ac:	2200      	movs	r2, #0
 80021ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021b2:	481b      	ldr	r0, [pc, #108]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80021b4:	f002 ff65 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_OFF;
 80021b8:	2200      	movs	r2, #0
 80021ba:	2180      	movs	r1, #128	; 0x80
 80021bc:	4819      	ldr	r0, [pc, #100]	; (8002224 <EBS_FSM_Event+0x1b8>)
 80021be:	f002 ff60 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 0;
 80021c2:	4b19      	ldr	r3, [pc, #100]	; (8002228 <EBS_FSM_Event+0x1bc>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
		break;
 80021c8:	e026      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	case AS_Driving_Stop:
		AS_mode_OFF;
 80021ca:	2200      	movs	r2, #0
 80021cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021d0:	4813      	ldr	r0, [pc, #76]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80021d2:	f002 ff56 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_ON;
 80021d6:	2201      	movs	r2, #1
 80021d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021dc:	4810      	ldr	r0, [pc, #64]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80021de:	f002 ff50 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_ON;
 80021e2:	2201      	movs	r2, #1
 80021e4:	2180      	movs	r1, #128	; 0x80
 80021e6:	480f      	ldr	r0, [pc, #60]	; (8002224 <EBS_FSM_Event+0x1b8>)
 80021e8:	f002 ff4b 	bl	8005082 <HAL_GPIO_WritePin>
		watchdog_f = 1;
 80021ec:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <EBS_FSM_Event+0x1bc>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]
		break;
 80021f2:	e011      	b.n	8002218 <EBS_FSM_Event+0x1ac>
	default:
		AS_mode_OFF;
 80021f4:	2200      	movs	r2, #0
 80021f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021fa:	4809      	ldr	r0, [pc, #36]	; (8002220 <EBS_FSM_Event+0x1b4>)
 80021fc:	f002 ff41 	bl	8005082 <HAL_GPIO_WritePin>
		brake1_OFF;
 8002200:	2200      	movs	r2, #0
 8002202:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002206:	4806      	ldr	r0, [pc, #24]	; (8002220 <EBS_FSM_Event+0x1b4>)
 8002208:	f002 ff3b 	bl	8005082 <HAL_GPIO_WritePin>
		brake2_OFF;
 800220c:	2200      	movs	r2, #0
 800220e:	2180      	movs	r1, #128	; 0x80
 8002210:	4804      	ldr	r0, [pc, #16]	; (8002224 <EBS_FSM_Event+0x1b8>)
 8002212:	f002 ff36 	bl	8005082 <HAL_GPIO_WritePin>
	}
}
 8002216:	bf00      	nop
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40011000 	.word	0x40011000
 8002224:	40010c00 	.word	0x40010c00
 8002228:	20000008 	.word	0x20000008

0800222c <circuit_check>:
void circuit_check() {
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	AS_mode_OFF;
 8002230:	2200      	movs	r2, #0
 8002232:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002236:	480f      	ldr	r0, [pc, #60]	; (8002274 <circuit_check+0x48>)
 8002238:	f002 ff23 	bl	8005082 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800223c:	2064      	movs	r0, #100	; 0x64
 800223e:	f000 fdb7 	bl	8002db0 <HAL_Delay>
	if (HAL_GPIO_ReadPin(SDC_AS_PORT, SDC_AS_PIN) != GPIO_PIN_SET) {
 8002242:	2140      	movs	r1, #64	; 0x40
 8002244:	480c      	ldr	r0, [pc, #48]	; (8002278 <circuit_check+0x4c>)
 8002246:	f002 ff05 	bl	8005054 <HAL_GPIO_ReadPin>
 800224a:	4603      	mov	r3, r0
 800224c:	2b01      	cmp	r3, #1
 800224e:	d005      	beq.n	800225c <circuit_check+0x30>
		circuit_error = 1;
 8002250:	4b0a      	ldr	r3, [pc, #40]	; (800227c <circuit_check+0x50>)
 8002252:	2201      	movs	r2, #1
 8002254:	701a      	strb	r2, [r3, #0]
		EBS_error = 1;
 8002256:	4b0a      	ldr	r3, [pc, #40]	; (8002280 <circuit_check+0x54>)
 8002258:	2201      	movs	r2, #1
 800225a:	701a      	strb	r2, [r3, #0]
	}
	AS_mode_ON;
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002262:	4804      	ldr	r0, [pc, #16]	; (8002274 <circuit_check+0x48>)
 8002264:	f002 ff0d 	bl	8005082 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002268:	2064      	movs	r0, #100	; 0x64
 800226a:	f000 fda1 	bl	8002db0 <HAL_Delay>
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40011000 	.word	0x40011000
 8002278:	40010c00 	.word	0x40010c00
 800227c:	200002f9 	.word	0x200002f9
 8002280:	200002f6 	.word	0x200002f6

08002284 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228a:	f107 0310 	add.w	r3, r7, #16
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	609a      	str	r2, [r3, #8]
 8002296:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002298:	4b47      	ldr	r3, [pc, #284]	; (80023b8 <MX_GPIO_Init+0x134>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	4a46      	ldr	r2, [pc, #280]	; (80023b8 <MX_GPIO_Init+0x134>)
 800229e:	f043 0310 	orr.w	r3, r3, #16
 80022a2:	6193      	str	r3, [r2, #24]
 80022a4:	4b44      	ldr	r3, [pc, #272]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	f003 0310 	and.w	r3, r3, #16
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b0:	4b41      	ldr	r3, [pc, #260]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	4a40      	ldr	r2, [pc, #256]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022b6:	f043 0320 	orr.w	r3, r3, #32
 80022ba:	6193      	str	r3, [r2, #24]
 80022bc:	4b3e      	ldr	r3, [pc, #248]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f003 0320 	and.w	r3, r3, #32
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	4b3b      	ldr	r3, [pc, #236]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	4a3a      	ldr	r2, [pc, #232]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022ce:	f043 0304 	orr.w	r3, r3, #4
 80022d2:	6193      	str	r3, [r2, #24]
 80022d4:	4b38      	ldr	r3, [pc, #224]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e0:	4b35      	ldr	r3, [pc, #212]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	4a34      	ldr	r2, [pc, #208]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022e6:	f043 0308 	orr.w	r3, r3, #8
 80022ea:	6193      	str	r3, [r2, #24]
 80022ec:	4b32      	ldr	r3, [pc, #200]	; (80023b8 <MX_GPIO_Init+0x134>)
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	603b      	str	r3, [r7, #0]
 80022f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80022f8:	2201      	movs	r2, #1
 80022fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022fe:	482f      	ldr	r0, [pc, #188]	; (80023bc <MX_GPIO_Init+0x138>)
 8002300:	f002 febf 	bl	8005082 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002304:	2200      	movs	r2, #0
 8002306:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800230a:	482c      	ldr	r0, [pc, #176]	; (80023bc <MX_GPIO_Init+0x138>)
 800230c:	f002 feb9 	bl	8005082 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_SET);
 8002310:	2201      	movs	r2, #1
 8002312:	f243 01a0 	movw	r1, #12448	; 0x30a0
 8002316:	482a      	ldr	r0, [pc, #168]	; (80023c0 <MX_GPIO_Init+0x13c>)
 8002318:	f002 feb3 	bl	8005082 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800231c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002322:	2301      	movs	r3, #1
 8002324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800232a:	2303      	movs	r3, #3
 800232c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800232e:	f107 0310 	add.w	r3, r7, #16
 8002332:	4619      	mov	r1, r3
 8002334:	4821      	ldr	r0, [pc, #132]	; (80023bc <MX_GPIO_Init+0x138>)
 8002336:	f002 fd09 	bl	8004d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800233a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800233e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002340:	2301      	movs	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002348:	2302      	movs	r3, #2
 800234a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	481a      	ldr	r0, [pc, #104]	; (80023bc <MX_GPIO_Init+0x138>)
 8002354:	f002 fcfa 	bl	8004d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB5 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_5|GPIO_PIN_7;
 8002358:	f44f 5385 	mov.w	r3, #4256	; 0x10a0
 800235c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800235e:	2301      	movs	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002366:	2303      	movs	r3, #3
 8002368:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236a:	f107 0310 	add.w	r3, r7, #16
 800236e:	4619      	mov	r1, r3
 8002370:	4813      	ldr	r0, [pc, #76]	; (80023c0 <MX_GPIO_Init+0x13c>)
 8002372:	f002 fceb 	bl	8004d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800237a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800237c:	2301      	movs	r3, #1
 800237e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002384:	2302      	movs	r3, #2
 8002386:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002388:	f107 0310 	add.w	r3, r7, #16
 800238c:	4619      	mov	r1, r3
 800238e:	480c      	ldr	r0, [pc, #48]	; (80023c0 <MX_GPIO_Init+0x13c>)
 8002390:	f002 fcdc 	bl	8004d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8002394:	f44f 7350 	mov.w	r3, #832	; 0x340
 8002398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a2:	f107 0310 	add.w	r3, r7, #16
 80023a6:	4619      	mov	r1, r3
 80023a8:	4805      	ldr	r0, [pc, #20]	; (80023c0 <MX_GPIO_Init+0x13c>)
 80023aa:	f002 fccf 	bl	8004d4c <HAL_GPIO_Init>

}
 80023ae:	bf00      	nop
 80023b0:	3720      	adds	r7, #32
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40011000 	.word	0x40011000
 80023c0:	40010c00 	.word	0x40010c00

080023c4 <GPIO_Set_Init>:

/* USER CODE BEGIN 2 */
void GPIO_Set_Init(void) {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
	AS_mode_ON;
 80023c8:	2201      	movs	r2, #1
 80023ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023ce:	480f      	ldr	r0, [pc, #60]	; (800240c <GPIO_Set_Init+0x48>)
 80023d0:	f002 fe57 	bl	8005082 <HAL_GPIO_WritePin>
	brake1_OFF;
 80023d4:	2200      	movs	r2, #0
 80023d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023da:	480c      	ldr	r0, [pc, #48]	; (800240c <GPIO_Set_Init+0x48>)
 80023dc:	f002 fe51 	bl	8005082 <HAL_GPIO_WritePin>
	brake2_OFF;
 80023e0:	2200      	movs	r2, #0
 80023e2:	2180      	movs	r1, #128	; 0x80
 80023e4:	480a      	ldr	r0, [pc, #40]	; (8002410 <GPIO_Set_Init+0x4c>)
 80023e6:	f002 fe4c 	bl	8005082 <HAL_GPIO_WritePin>
	EBS_error_ON;
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023f0:	4807      	ldr	r0, [pc, #28]	; (8002410 <GPIO_Set_Init+0x4c>)
 80023f2:	f002 fe46 	bl	8005082 <HAL_GPIO_WritePin>
	ebs_error_init_flag = 1;
 80023f6:	4b07      	ldr	r3, [pc, #28]	; (8002414 <GPIO_Set_Init+0x50>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
	TXS_Control_ON;
 80023fc:	2201      	movs	r2, #1
 80023fe:	2120      	movs	r1, #32
 8002400:	4803      	ldr	r0, [pc, #12]	; (8002410 <GPIO_Set_Init+0x4c>)
 8002402:	f002 fe3e 	bl	8005082 <HAL_GPIO_WritePin>
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40011000 	.word	0x40011000
 8002410:	40010c00 	.word	0x40010c00
 8002414:	20000001 	.word	0x20000001

08002418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800241c:	f000 fc66 	bl	8002cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002420:	f000 f8ae 	bl	8002580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002424:	f7ff ff2e 	bl	8002284 <MX_GPIO_Init>
  MX_DMA_Init();
 8002428:	f7ff f822 	bl	8001470 <MX_DMA_Init>
  MX_ADC1_Init();
 800242c:	f7fe fbd4 	bl	8000bd8 <MX_ADC1_Init>
  MX_CAN_Init();
 8002430:	f7fe fdb2 	bl	8000f98 <MX_CAN_Init>
  MX_USART3_UART_Init();
 8002434:	f000 fb72 	bl	8002b1c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002438:	f000 fa62 	bl	8002900 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  GPIO_Set_Init();
 800243c:	f7ff ffc2 	bl	80023c4 <GPIO_Set_Init>
  HAL_ADCEx_Calibration_Start(&hadc1);//
 8002440:	4847      	ldr	r0, [pc, #284]	; (8002560 <main+0x148>)
 8002442:	f001 f9b3 	bl	80037ac <HAL_ADCEx_Calibration_Start>

  CAN_Filter_Init();
 8002446:	f7fe fe31 	bl	80010ac <CAN_Filter_Init>
  if (HAL_CAN_Start(&hcan) != HAL_OK) Error_Handler();
 800244a:	4846      	ldr	r0, [pc, #280]	; (8002564 <main+0x14c>)
 800244c:	f001 fc27 	bl	8003c9e <HAL_CAN_Start>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <main+0x42>
 8002456:	f000 f8ef 	bl	8002638 <Error_Handler>
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) Error_Handler();
 800245a:	2102      	movs	r1, #2
 800245c:	4841      	ldr	r0, [pc, #260]	; (8002564 <main+0x14c>)
 800245e:	f001 fe81 	bl	8004164 <HAL_CAN_ActivateNotification>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <main+0x54>
 8002468:	f000 f8e6 	bl	8002638 <Error_Handler>
  HAL_Delay(500);
 800246c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002470:	f000 fc9e 	bl	8002db0 <HAL_Delay>
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) Error_Handler();
 8002474:	483c      	ldr	r0, [pc, #240]	; (8002568 <main+0x150>)
 8002476:	f003 fc15 	bl	8005ca4 <HAL_TIM_Base_Start_IT>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <main+0x6c>
 8002480:	f000 f8da 	bl	8002638 <Error_Handler>
#ifndef EBS_TEST
  circuit_check();
 8002484:	f7ff fed2 	bl	800222c <circuit_check>
#endif
  u3_printf("MAINWIHLE START\r\n");
 8002488:	4838      	ldr	r0, [pc, #224]	; (800256c <main+0x154>)
 800248a:	f000 fbcf 	bl	8002c2c <u3_printf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (pre_AS_state >= AS_HV && pre_AS_state != AS_Finished && HAL_GPIO_ReadPin(SDC_AS_PORT, SDC_AS_PIN) == GPIO_PIN_RESET) ebs_emergency();
 800248e:	4b38      	ldr	r3, [pc, #224]	; (8002570 <main+0x158>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d90d      	bls.n	80024b2 <main+0x9a>
 8002496:	4b36      	ldr	r3, [pc, #216]	; (8002570 <main+0x158>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b05      	cmp	r3, #5
 800249c:	d009      	beq.n	80024b2 <main+0x9a>
 800249e:	2140      	movs	r1, #64	; 0x40
 80024a0:	4834      	ldr	r0, [pc, #208]	; (8002574 <main+0x15c>)
 80024a2:	f002 fdd7 	bl	8005054 <HAL_GPIO_ReadPin>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d102      	bne.n	80024b2 <main+0x9a>
 80024ac:	f7ff fdd2 	bl	8002054 <ebs_emergency>
 80024b0:	e009      	b.n	80024c6 <main+0xae>
	  else if (pre_AS_state >= AS_HV && EBS_error) ebs_emergency();
 80024b2:	4b2f      	ldr	r3, [pc, #188]	; (8002570 <main+0x158>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d905      	bls.n	80024c6 <main+0xae>
 80024ba:	4b2f      	ldr	r3, [pc, #188]	; (8002578 <main+0x160>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <main+0xae>
 80024c2:	f7ff fdc7 	bl	8002054 <ebs_emergency>
	  EBS_FSM();
 80024c6:	f7ff f841 	bl	800154c <EBS_FSM>
	  if (code_flag & CAN_0X002_SEND_CODE) { // 20hz
 80024ca:	4b2c      	ldr	r3, [pc, #176]	; (800257c <main+0x164>)
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00b      	beq.n	80024ee <main+0xd6>
		  CAN_Send_Msg(0x2, 0, 4); // 0000 000 0010
 80024d6:	2204      	movs	r2, #4
 80024d8:	2100      	movs	r1, #0
 80024da:	2002      	movs	r0, #2
 80024dc:	f7fe fe2c 	bl	8001138 <CAN_Send_Msg>
		  code_flag &= ~CAN_0X002_SEND_CODE;
 80024e0:	4b26      	ldr	r3, [pc, #152]	; (800257c <main+0x164>)
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	f023 0301 	bic.w	r3, r3, #1
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	4b24      	ldr	r3, [pc, #144]	; (800257c <main+0x164>)
 80024ec:	801a      	strh	r2, [r3, #0]
	  }
	  if (code_flag & CAN_0X482_SEND_CODE) { // 20hz
 80024ee:	4b23      	ldr	r3, [pc, #140]	; (800257c <main+0x164>)
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00c      	beq.n	8002514 <main+0xfc>
	  	  CAN_Send_Msg(0x482, 0, 4); // 100 1000 0010
 80024fa:	2204      	movs	r2, #4
 80024fc:	2100      	movs	r1, #0
 80024fe:	f240 4082 	movw	r0, #1154	; 0x482
 8002502:	f7fe fe19 	bl	8001138 <CAN_Send_Msg>
	  	  code_flag &= ~CAN_0X482_SEND_CODE;
 8002506:	4b1d      	ldr	r3, [pc, #116]	; (800257c <main+0x164>)
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	f023 0304 	bic.w	r3, r3, #4
 800250e:	b29a      	uxth	r2, r3
 8002510:	4b1a      	ldr	r3, [pc, #104]	; (800257c <main+0x164>)
 8002512:	801a      	strh	r2, [r3, #0]
  	  }
	  if (code_flag& CAN_0X402_SEND_CODE) { // 20hz
 8002514:	4b19      	ldr	r3, [pc, #100]	; (800257c <main+0x164>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d00c      	beq.n	800253a <main+0x122>
		  CAN_Send_Msg(0x402, 0, 8); // 100 0000 0010
 8002520:	2208      	movs	r2, #8
 8002522:	2100      	movs	r1, #0
 8002524:	f240 4002 	movw	r0, #1026	; 0x402
 8002528:	f7fe fe06 	bl	8001138 <CAN_Send_Msg>
		  code_flag &= ~CAN_0X402_SEND_CODE;
 800252c:	4b13      	ldr	r3, [pc, #76]	; (800257c <main+0x164>)
 800252e:	881b      	ldrh	r3, [r3, #0]
 8002530:	f023 0302 	bic.w	r3, r3, #2
 8002534:	b29a      	uxth	r2, r3
 8002536:	4b11      	ldr	r3, [pc, #68]	; (800257c <main+0x164>)
 8002538:	801a      	strh	r2, [r3, #0]
	  }
	  if (code_flag& CAN_0X005_SEND_CODE) { // 20hz
 800253a:	4b10      	ldr	r3, [pc, #64]	; (800257c <main+0x164>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0a3      	beq.n	800248e <main+0x76>
	  		  CAN_Send_Msg(0x5, 0, 1); // 100 0000 0010
 8002546:	2201      	movs	r2, #1
 8002548:	2100      	movs	r1, #0
 800254a:	2005      	movs	r0, #5
 800254c:	f7fe fdf4 	bl	8001138 <CAN_Send_Msg>
	  		  code_flag &= ~CAN_0X005_SEND_CODE;
 8002550:	4b0a      	ldr	r3, [pc, #40]	; (800257c <main+0x164>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	f023 0308 	bic.w	r3, r3, #8
 8002558:	b29a      	uxth	r2, r3
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <main+0x164>)
 800255c:	801a      	strh	r2, [r3, #0]
	  if (pre_AS_state >= AS_HV && pre_AS_state != AS_Finished && HAL_GPIO_ReadPin(SDC_AS_PORT, SDC_AS_PIN) == GPIO_PIN_RESET) ebs_emergency();
 800255e:	e796      	b.n	800248e <main+0x76>
 8002560:	20000208 	.word	0x20000208
 8002564:	200002c4 	.word	0x200002c4
 8002568:	20000388 	.word	0x20000388
 800256c:	0800b6b8 	.word	0x0800b6b8
 8002570:	200002f8 	.word	0x200002f8
 8002574:	40010c00 	.word	0x40010c00
 8002578:	200002f6 	.word	0x200002f6
 800257c:	20000382 	.word	0x20000382

08002580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b094      	sub	sp, #80	; 0x50
 8002584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002586:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800258a:	2228      	movs	r2, #40	; 0x28
 800258c:	2100      	movs	r1, #0
 800258e:	4618      	mov	r0, r3
 8002590:	f004 fc2c 	bl	8006dec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a4:	1d3b      	adds	r3, r7, #4
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025b0:	2301      	movs	r3, #1
 80025b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80025ba:	2300      	movs	r3, #0
 80025bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025be:	2301      	movs	r3, #1
 80025c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025c2:	2302      	movs	r3, #2
 80025c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80025cc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80025d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025d6:	4618      	mov	r0, r3
 80025d8:	f002 fd84 	bl	80050e4 <HAL_RCC_OscConfig>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80025e2:	f000 f829 	bl	8002638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025e6:	230f      	movs	r3, #15
 80025e8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025ea:	2302      	movs	r3, #2
 80025ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025f6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025f8:	2300      	movs	r3, #0
 80025fa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	2102      	movs	r1, #2
 8002602:	4618      	mov	r0, r3
 8002604:	f002 fff0 	bl	80055e8 <HAL_RCC_ClockConfig>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800260e:	f000 f813 	bl	8002638 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002612:	2302      	movs	r3, #2
 8002614:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800261a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800261c:	1d3b      	adds	r3, r7, #4
 800261e:	4618      	mov	r0, r3
 8002620:	f003 f97a 	bl	8005918 <HAL_RCCEx_PeriphCLKConfig>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800262a:	f000 f805 	bl	8002638 <Error_Handler>
  }
}
 800262e:	bf00      	nop
 8002630:	3750      	adds	r7, #80	; 0x50
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_UART_Transmit(&huart3, (uint8_t*)"1", 1, 0);
 800263c:	2300      	movs	r3, #0
 800263e:	2201      	movs	r2, #1
 8002640:	4903      	ldr	r1, [pc, #12]	; (8002650 <Error_Handler+0x18>)
 8002642:	4804      	ldr	r0, [pc, #16]	; (8002654 <Error_Handler+0x1c>)
 8002644:	f003 ff25 	bl	8006492 <HAL_UART_Transmit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002648:	b672      	cpsid	i
}
 800264a:	bf00      	nop
  __disable_irq();
  while (1)
 800264c:	e7fe      	b.n	800264c <Error_Handler+0x14>
 800264e:	bf00      	nop
 8002650:	0800b6cc 	.word	0x0800b6cc
 8002654:	200003d0 	.word	0x200003d0

08002658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <HAL_MspInit+0x60>)
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <HAL_MspInit+0x60>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	6193      	str	r3, [r2, #24]
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <HAL_MspInit+0x60>)
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002676:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <HAL_MspInit+0x60>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	4a0f      	ldr	r2, [pc, #60]	; (80026b8 <HAL_MspInit+0x60>)
 800267c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002680:	61d3      	str	r3, [r2, #28]
 8002682:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <HAL_MspInit+0x60>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268a:	607b      	str	r3, [r7, #4]
 800268c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800268e:	2005      	movs	r0, #5
 8002690:	f002 f87c 	bl	800478c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <HAL_MspInit+0x64>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	4a04      	ldr	r2, [pc, #16]	; (80026bc <HAL_MspInit+0x64>)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026b0:	bf00      	nop
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40010000 	.word	0x40010000

080026c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026c4:	e7fe      	b.n	80026c4 <NMI_Handler+0x4>

080026c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026ca:	e7fe      	b.n	80026ca <HardFault_Handler+0x4>

080026cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026d0:	e7fe      	b.n	80026d0 <MemManage_Handler+0x4>

080026d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026d6:	e7fe      	b.n	80026d6 <BusFault_Handler+0x4>

080026d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026dc:	e7fe      	b.n	80026dc <UsageFault_Handler+0x4>

080026de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026de:	b480      	push	{r7}
 80026e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr

080026f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr

08002702 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002706:	f000 fb37 	bl	8002d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002714:	4802      	ldr	r0, [pc, #8]	; (8002720 <DMA1_Channel1_IRQHandler+0x10>)
 8002716:	f002 f9e5 	bl	8004ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000238 	.word	0x20000238

08002724 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002728:	4802      	ldr	r0, [pc, #8]	; (8002734 <ADC1_2_IRQHandler+0x10>)
 800272a:	f000 fd66 	bl	80031fa <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000208 	.word	0x20000208

08002738 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800273c:	4802      	ldr	r0, [pc, #8]	; (8002748 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800273e:	f001 fd36 	bl	80041ae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	200002c4 	.word	0x200002c4

0800274c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002750:	4802      	ldr	r0, [pc, #8]	; (800275c <TIM2_IRQHandler+0x10>)
 8002752:	f003 faf9 	bl	8005d48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000388 	.word	0x20000388

08002760 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002764:	4802      	ldr	r0, [pc, #8]	; (8002770 <USART3_IRQHandler+0x10>)
 8002766:	f003 ff27 	bl	80065b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	200003d0 	.word	0x200003d0

08002774 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
	return 1;
 8002778:	2301      	movs	r3, #1
}
 800277a:	4618      	mov	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <_kill>:

int _kill(int pid, int sig)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800278c:	f004 fb04 	bl	8006d98 <__errno>
 8002790:	4603      	mov	r3, r0
 8002792:	2216      	movs	r2, #22
 8002794:	601a      	str	r2, [r3, #0]
	return -1;
 8002796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <_exit>:

void _exit (int status)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027aa:	f04f 31ff 	mov.w	r1, #4294967295
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ffe7 	bl	8002782 <_kill>
	while (1) {}		/* Make sure we hang here */
 80027b4:	e7fe      	b.n	80027b4 <_exit+0x12>

080027b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	e00a      	b.n	80027de <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027c8:	f3af 8000 	nop.w
 80027cc:	4601      	mov	r1, r0
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	1c5a      	adds	r2, r3, #1
 80027d2:	60ba      	str	r2, [r7, #8]
 80027d4:	b2ca      	uxtb	r2, r1
 80027d6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	3301      	adds	r3, #1
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	dbf0      	blt.n	80027c8 <_read+0x12>
	}

return len;
 80027e6:	687b      	ldr	r3, [r7, #4]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	e009      	b.n	8002816 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	60ba      	str	r2, [r7, #8]
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3301      	adds	r3, #1
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	429a      	cmp	r2, r3
 800281c:	dbf1      	blt.n	8002802 <_write+0x12>
	}
	return len;
 800281e:	687b      	ldr	r3, [r7, #4]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3718      	adds	r7, #24
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <_close>:

int _close(int file)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	return -1;
 8002830:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800284e:	605a      	str	r2, [r3, #4]
	return 0;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <_isatty>:

int _isatty(int file)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
	return 1;
 8002864:	2301      	movs	r3, #1
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
	return 0;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002890:	4a14      	ldr	r2, [pc, #80]	; (80028e4 <_sbrk+0x5c>)
 8002892:	4b15      	ldr	r3, [pc, #84]	; (80028e8 <_sbrk+0x60>)
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800289c:	4b13      	ldr	r3, [pc, #76]	; (80028ec <_sbrk+0x64>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d102      	bne.n	80028aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <_sbrk+0x64>)
 80028a6:	4a12      	ldr	r2, [pc, #72]	; (80028f0 <_sbrk+0x68>)
 80028a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028aa:	4b10      	ldr	r3, [pc, #64]	; (80028ec <_sbrk+0x64>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4413      	add	r3, r2
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d207      	bcs.n	80028c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028b8:	f004 fa6e 	bl	8006d98 <__errno>
 80028bc:	4603      	mov	r3, r0
 80028be:	220c      	movs	r2, #12
 80028c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028c2:	f04f 33ff 	mov.w	r3, #4294967295
 80028c6:	e009      	b.n	80028dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028c8:	4b08      	ldr	r3, [pc, #32]	; (80028ec <_sbrk+0x64>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ce:	4b07      	ldr	r3, [pc, #28]	; (80028ec <_sbrk+0x64>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4413      	add	r3, r2
 80028d6:	4a05      	ldr	r2, [pc, #20]	; (80028ec <_sbrk+0x64>)
 80028d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028da:	68fb      	ldr	r3, [r7, #12]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	20005000 	.word	0x20005000
 80028e8:	00000400 	.word	0x00000400
 80028ec:	2000037c 	.word	0x2000037c
 80028f0:	20000428 	.word	0x20000428

080028f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002906:	f107 0308 	add.w	r3, r7, #8
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	605a      	str	r2, [r3, #4]
 8002910:	609a      	str	r2, [r3, #8]
 8002912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002914:	463b      	mov	r3, r7
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800291c:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <MX_TIM2_Init+0x98>)
 800291e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002922:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8002924:	4b1c      	ldr	r3, [pc, #112]	; (8002998 <MX_TIM2_Init+0x98>)
 8002926:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800292a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800292c:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <MX_TIM2_Init+0x98>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8002932:	4b19      	ldr	r3, [pc, #100]	; (8002998 <MX_TIM2_Init+0x98>)
 8002934:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002938:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800293a:	4b17      	ldr	r3, [pc, #92]	; (8002998 <MX_TIM2_Init+0x98>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002940:	4b15      	ldr	r3, [pc, #84]	; (8002998 <MX_TIM2_Init+0x98>)
 8002942:	2280      	movs	r2, #128	; 0x80
 8002944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002946:	4814      	ldr	r0, [pc, #80]	; (8002998 <MX_TIM2_Init+0x98>)
 8002948:	f003 f95c 	bl	8005c04 <HAL_TIM_Base_Init>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002952:	f7ff fe71 	bl	8002638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800295a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800295c:	f107 0308 	add.w	r3, r7, #8
 8002960:	4619      	mov	r1, r3
 8002962:	480d      	ldr	r0, [pc, #52]	; (8002998 <MX_TIM2_Init+0x98>)
 8002964:	f003 faf8 	bl	8005f58 <HAL_TIM_ConfigClockSource>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800296e:	f7ff fe63 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002972:	2300      	movs	r3, #0
 8002974:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002976:	2300      	movs	r3, #0
 8002978:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800297a:	463b      	mov	r3, r7
 800297c:	4619      	mov	r1, r3
 800297e:	4806      	ldr	r0, [pc, #24]	; (8002998 <MX_TIM2_Init+0x98>)
 8002980:	f003 fcca 	bl	8006318 <HAL_TIMEx_MasterConfigSynchronization>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800298a:	f7ff fe55 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800298e:	bf00      	nop
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000388 	.word	0x20000388

0800299c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ac:	d113      	bne.n	80029d6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ae:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <HAL_TIM_Base_MspInit+0x44>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	4a0b      	ldr	r2, [pc, #44]	; (80029e0 <HAL_TIM_Base_MspInit+0x44>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	61d3      	str	r3, [r2, #28]
 80029ba:	4b09      	ldr	r3, [pc, #36]	; (80029e0 <HAL_TIM_Base_MspInit+0x44>)
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 1);
 80029c6:	2201      	movs	r2, #1
 80029c8:	2101      	movs	r1, #1
 80029ca:	201c      	movs	r0, #28
 80029cc:	f001 fee9 	bl	80047a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029d0:	201c      	movs	r0, #28
 80029d2:	f001 ff02 	bl	80047da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80029d6:	bf00      	nop
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000

080029e4 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END TIM2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { // 0.05s
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
	if (htim == (&htim2)) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a3f      	ldr	r2, [pc, #252]	; (8002aec <HAL_TIM_PeriodElapsedCallback+0x108>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d177      	bne.n	8002ae4 <HAL_TIM_PeriodElapsedCallback+0x100>
		time_cnt++;
 80029f4:	4b3e      	ldr	r3, [pc, #248]	; (8002af0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80029f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	b21a      	sxth	r2, r3
 8002a02:	4b3b      	ldr	r3, [pc, #236]	; (8002af0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002a04:	801a      	strh	r2, [r3, #0]

		if (time_cnt > 19) {
 8002a06:	4b3a      	ldr	r3, [pc, #232]	; (8002af0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002a08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a0c:	2b13      	cmp	r3, #19
 8002a0e:	dd02      	ble.n	8002a16 <HAL_TIM_PeriodElapsedCallback+0x32>
			time_cnt = 0;
 8002a10:	4b37      	ldr	r3, [pc, #220]	; (8002af0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	801a      	strh	r2, [r3, #0]
		}


		if (ebs_error_init_flag) {
 8002a16:	4b37      	ldr	r3, [pc, #220]	; (8002af4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d005      	beq.n	8002a2a <HAL_TIM_PeriodElapsedCallback+0x46>
			ebs_error_init_flag++; // ebs2s
 8002a1e:	4b35      	ldr	r3, [pc, #212]	; (8002af4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	3301      	adds	r3, #1
 8002a24:	b2da      	uxtb	r2, r3
 8002a26:	4b33      	ldr	r3, [pc, #204]	; (8002af4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002a28:	701a      	strb	r2, [r3, #0]
		}
		if (ebs_error_init_flag >= 40) {
 8002a2a:	4b32      	ldr	r3, [pc, #200]	; (8002af4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2b27      	cmp	r3, #39	; 0x27
 8002a30:	d908      	bls.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x60>
			ebs_error_init_flag = 0;
 8002a32:	4b30      	ldr	r3, [pc, #192]	; (8002af4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	701a      	strb	r2, [r3, #0]
			EBS_error_OFF;
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a3e:	482e      	ldr	r0, [pc, #184]	; (8002af8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002a40:	f002 fb1f 	bl	8005082 <HAL_GPIO_WritePin>
		}
		if (!ebs_error_init_flag) {
 8002a44:	4b2b      	ldr	r3, [pc, #172]	; (8002af4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d110      	bne.n	8002a6e <HAL_TIM_PeriodElapsedCallback+0x8a>
			if (EBS_error) {
 8002a4c:	4b2b      	ldr	r3, [pc, #172]	; (8002afc <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d006      	beq.n	8002a62 <HAL_TIM_PeriodElapsedCallback+0x7e>
				EBS_error_ON;
 8002a54:	2201      	movs	r2, #1
 8002a56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a5a:	4827      	ldr	r0, [pc, #156]	; (8002af8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002a5c:	f002 fb11 	bl	8005082 <HAL_GPIO_WritePin>
 8002a60:	e005      	b.n	8002a6e <HAL_TIM_PeriodElapsedCallback+0x8a>
			}
			else {
				EBS_error_OFF;
 8002a62:	2200      	movs	r2, #0
 8002a64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a68:	4823      	ldr	r0, [pc, #140]	; (8002af8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002a6a:	f002 fb0a 	bl	8005082 <HAL_GPIO_WritePin>
			}
		}
	    if (air_time_flag) air_time++;
 8002a6e:	4b24      	ldr	r3, [pc, #144]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d005      	beq.n	8002a82 <HAL_TIM_PeriodElapsedCallback+0x9e>
 8002a76:	4b23      	ldr	r3, [pc, #140]	; (8002b04 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b21      	ldr	r3, [pc, #132]	; (8002b04 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002a80:	801a      	strh	r2, [r3, #0]
	    if (air_time > 128) air_time = 128;
 8002a82:	4b20      	ldr	r3, [pc, #128]	; (8002b04 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	2b80      	cmp	r3, #128	; 0x80
 8002a88:	d902      	bls.n	8002a90 <HAL_TIM_PeriodElapsedCallback+0xac>
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	; (8002b04 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002a8c:	2280      	movs	r2, #128	; 0x80
 8002a8e:	801a      	strh	r2, [r3, #0]

		code_flag |= CAN_0X002_SEND_CODE;
 8002a90:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	4b1b      	ldr	r3, [pc, #108]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a9c:	801a      	strh	r2, [r3, #0]
		code_flag |= CAN_0X402_SEND_CODE;
 8002a9e:	4b1a      	ldr	r3, [pc, #104]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	f043 0302 	orr.w	r3, r3, #2
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	4b17      	ldr	r3, [pc, #92]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002aaa:	801a      	strh	r2, [r3, #0]
		code_flag |= CAN_0X482_SEND_CODE;
 8002aac:	4b16      	ldr	r3, [pc, #88]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002aae:	881b      	ldrh	r3, [r3, #0]
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002ab8:	801a      	strh	r2, [r3, #0]
		code_flag |= CAN_0X005_SEND_CODE;
 8002aba:	4b13      	ldr	r3, [pc, #76]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	f043 0308 	orr.w	r3, r3, #8
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	4b10      	ldr	r3, [pc, #64]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002ac6:	801a      	strh	r2, [r3, #0]
		if (watchdog_f) watchdog_TOGGLE;
 8002ac8:	4b10      	ldr	r3, [pc, #64]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d004      	beq.n	8002ada <HAL_TIM_PeriodElapsedCallback+0xf6>
 8002ad0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ad4:	480e      	ldr	r0, [pc, #56]	; (8002b10 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002ad6:	f002 faec 	bl	80050b2 <HAL_GPIO_TogglePin>

		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_val_buf, 18);
 8002ada:	2212      	movs	r2, #18
 8002adc:	490d      	ldr	r1, [pc, #52]	; (8002b14 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002ade:	480e      	ldr	r0, [pc, #56]	; (8002b18 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002ae0:	f000 fa62 	bl	8002fa8 <HAL_ADC_Start_DMA>
	}
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	20000388 	.word	0x20000388
 8002af0:	20000380 	.word	0x20000380
 8002af4:	20000001 	.word	0x20000001
 8002af8:	40010c00 	.word	0x40010c00
 8002afc:	200002f6 	.word	0x200002f6
 8002b00:	20000384 	.word	0x20000384
 8002b04:	20000386 	.word	0x20000386
 8002b08:	20000382 	.word	0x20000382
 8002b0c:	20000008 	.word	0x20000008
 8002b10:	40011000 	.word	0x40011000
 8002b14:	20000330 	.word	0x20000330
 8002b18:	20000208 	.word	0x20000208

08002b1c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002b20:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b22:	4a12      	ldr	r2, [pc, #72]	; (8002b6c <MX_USART3_UART_Init+0x50>)
 8002b24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b28:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002b2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002b2e:	4b0e      	ldr	r3, [pc, #56]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002b34:	4b0c      	ldr	r3, [pc, #48]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002b3a:	4b0b      	ldr	r3, [pc, #44]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002b40:	4b09      	ldr	r3, [pc, #36]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b42:	220c      	movs	r2, #12
 8002b44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b46:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002b52:	4805      	ldr	r0, [pc, #20]	; (8002b68 <MX_USART3_UART_Init+0x4c>)
 8002b54:	f003 fc50 	bl	80063f8 <HAL_UART_Init>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002b5e:	f7ff fd6b 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200003d0 	.word	0x200003d0
 8002b6c:	40004800 	.word	0x40004800

08002b70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b78:	f107 0310 	add.w	r3, r7, #16
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a20      	ldr	r2, [pc, #128]	; (8002c0c <HAL_UART_MspInit+0x9c>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d139      	bne.n	8002c04 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b90:	4b1f      	ldr	r3, [pc, #124]	; (8002c10 <HAL_UART_MspInit+0xa0>)
 8002b92:	69db      	ldr	r3, [r3, #28]
 8002b94:	4a1e      	ldr	r2, [pc, #120]	; (8002c10 <HAL_UART_MspInit+0xa0>)
 8002b96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b9a:	61d3      	str	r3, [r2, #28]
 8002b9c:	4b1c      	ldr	r3, [pc, #112]	; (8002c10 <HAL_UART_MspInit+0xa0>)
 8002b9e:	69db      	ldr	r3, [r3, #28]
 8002ba0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ba8:	4b19      	ldr	r3, [pc, #100]	; (8002c10 <HAL_UART_MspInit+0xa0>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	4a18      	ldr	r2, [pc, #96]	; (8002c10 <HAL_UART_MspInit+0xa0>)
 8002bae:	f043 0308 	orr.w	r3, r3, #8
 8002bb2:	6193      	str	r3, [r2, #24]
 8002bb4:	4b16      	ldr	r3, [pc, #88]	; (8002c10 <HAL_UART_MspInit+0xa0>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f003 0308 	and.w	r3, r3, #8
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bce:	f107 0310 	add.w	r3, r7, #16
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	480f      	ldr	r0, [pc, #60]	; (8002c14 <HAL_UART_MspInit+0xa4>)
 8002bd6:	f002 f8b9 	bl	8004d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002bda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002bde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be8:	f107 0310 	add.w	r3, r7, #16
 8002bec:	4619      	mov	r1, r3
 8002bee:	4809      	ldr	r0, [pc, #36]	; (8002c14 <HAL_UART_MspInit+0xa4>)
 8002bf0:	f002 f8ac 	bl	8004d4c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2027      	movs	r0, #39	; 0x27
 8002bfa:	f001 fdd2 	bl	80047a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002bfe:	2027      	movs	r0, #39	; 0x27
 8002c00:	f001 fdeb 	bl	80047da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002c04:	bf00      	nop
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40004800 	.word	0x40004800
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40010c00 	.word	0x40010c00

08002c18 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */

//
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)		//
	{

		//HAL_UART_Receive_IT(huart, &x, 1);	//
	}
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr
	...

08002c2c <u3_printf>:

void u3_printf(const char* buf, ...)
{
 8002c2c:	b40f      	push	{r0, r1, r2, r3}
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b0c2      	sub	sp, #264	; 0x108
 8002c32:	af00      	add	r7, sp, #0
  char str[255] = {0};
 8002c34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002c38:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	3304      	adds	r3, #4
 8002c42:	22fb      	movs	r2, #251	; 0xfb
 8002c44:	2100      	movs	r1, #0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f004 f8d0 	bl	8006dec <memset>
  va_list v;
  va_start(v, buf);
 8002c4c:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8002c50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002c54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002c58:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); //sprintf
 8002c5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002c5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002c62:	f107 0008 	add.w	r0, r7, #8
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8002c6c:	f005 fdfe 	bl	800886c <vsiprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen(str), 0xff);
 8002c70:	f107 0308 	add.w	r3, r7, #8
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd fa6b 	bl	8000150 <strlen>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	f107 0108 	add.w	r1, r7, #8
 8002c82:	23ff      	movs	r3, #255	; 0xff
 8002c84:	4805      	ldr	r0, [pc, #20]	; (8002c9c <u3_printf+0x70>)
 8002c86:	f003 fc04 	bl	8006492 <HAL_UART_Transmit>
  va_end(v);
}
 8002c8a:	bf00      	nop
 8002c8c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002c90:	46bd      	mov	sp, r7
 8002c92:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c96:	b004      	add	sp, #16
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	200003d0 	.word	0x200003d0

08002ca0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ca0:	480c      	ldr	r0, [pc, #48]	; (8002cd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ca2:	490d      	ldr	r1, [pc, #52]	; (8002cd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ca4:	4a0d      	ldr	r2, [pc, #52]	; (8002cdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ca6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ca8:	e002      	b.n	8002cb0 <LoopCopyDataInit>

08002caa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002caa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cae:	3304      	adds	r3, #4

08002cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cb4:	d3f9      	bcc.n	8002caa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ce0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002cb8:	4c0a      	ldr	r4, [pc, #40]	; (8002ce4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002cba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cbc:	e001      	b.n	8002cc2 <LoopFillZerobss>

08002cbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cc0:	3204      	adds	r2, #4

08002cc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cc4:	d3fb      	bcc.n	8002cbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cc6:	f7ff fe15 	bl	80028f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cca:	f004 f86b 	bl	8006da4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cce:	f7ff fba3 	bl	8002418 <main>
  bx lr
 8002cd2:	4770      	bx	lr
  ldr r0, =_sdata
 8002cd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cd8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002cdc:	0800bbcc 	.word	0x0800bbcc
  ldr r2, =_sbss
 8002ce0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002ce4:	20000428 	.word	0x20000428

08002ce8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ce8:	e7fe      	b.n	8002ce8 <CAN1_RX1_IRQHandler>
	...

08002cec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cf0:	4b08      	ldr	r3, [pc, #32]	; (8002d14 <HAL_Init+0x28>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a07      	ldr	r2, [pc, #28]	; (8002d14 <HAL_Init+0x28>)
 8002cf6:	f043 0310 	orr.w	r3, r3, #16
 8002cfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cfc:	2003      	movs	r0, #3
 8002cfe:	f001 fd45 	bl	800478c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d02:	2003      	movs	r0, #3
 8002d04:	f000 f808 	bl	8002d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d08:	f7ff fca6 	bl	8002658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40022000 	.word	0x40022000

08002d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d20:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <HAL_InitTick+0x54>)
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b12      	ldr	r3, [pc, #72]	; (8002d70 <HAL_InitTick+0x58>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d36:	4618      	mov	r0, r3
 8002d38:	f001 fd5d 	bl	80047f6 <HAL_SYSTICK_Config>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e00e      	b.n	8002d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b0f      	cmp	r3, #15
 8002d4a:	d80a      	bhi.n	8002d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295
 8002d54:	f001 fd25 	bl	80047a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d58:	4a06      	ldr	r2, [pc, #24]	; (8002d74 <HAL_InitTick+0x5c>)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	e000      	b.n	8002d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000004 	.word	0x20000004
 8002d70:	20000010 	.word	0x20000010
 8002d74:	2000000c 	.word	0x2000000c

08002d78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d7c:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <HAL_IncTick+0x1c>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <HAL_IncTick+0x20>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	4a03      	ldr	r2, [pc, #12]	; (8002d98 <HAL_IncTick+0x20>)
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	20000010 	.word	0x20000010
 8002d98:	20000414 	.word	0x20000414

08002d9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002da0:	4b02      	ldr	r3, [pc, #8]	; (8002dac <HAL_GetTick+0x10>)
 8002da2:	681b      	ldr	r3, [r3, #0]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	20000414 	.word	0x20000414

08002db0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002db8:	f7ff fff0 	bl	8002d9c <HAL_GetTick>
 8002dbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc8:	d005      	beq.n	8002dd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dca:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <HAL_Delay+0x44>)
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002dd6:	bf00      	nop
 8002dd8:	f7ff ffe0 	bl	8002d9c <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d8f7      	bhi.n	8002dd8 <HAL_Delay+0x28>
  {
  }
}
 8002de8:	bf00      	nop
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000010 	.word	0x20000010

08002df8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e04:	2300      	movs	r3, #0
 8002e06:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0be      	b.n	8002f98 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d109      	bne.n	8002e3c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7fd ff54 	bl	8000ce4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fc0d 	bl	800365c <ADC_ConversionStop_Disable>
 8002e42:	4603      	mov	r3, r0
 8002e44:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4a:	f003 0310 	and.w	r3, r3, #16
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f040 8099 	bne.w	8002f86 <HAL_ADC_Init+0x18e>
 8002e54:	7dfb      	ldrb	r3, [r7, #23]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f040 8095 	bne.w	8002f86 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e60:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e64:	f023 0302 	bic.w	r3, r3, #2
 8002e68:	f043 0202 	orr.w	r2, r3, #2
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e78:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	7b1b      	ldrb	r3, [r3, #12]
 8002e7e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e80:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e90:	d003      	beq.n	8002e9a <HAL_ADC_Init+0xa2>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d102      	bne.n	8002ea0 <HAL_ADC_Init+0xa8>
 8002e9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e9e:	e000      	b.n	8002ea2 <HAL_ADC_Init+0xaa>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	7d1b      	ldrb	r3, [r3, #20]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d119      	bne.n	8002ee4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	7b1b      	ldrb	r3, [r3, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d109      	bne.n	8002ecc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	035a      	lsls	r2, r3, #13
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ec8:	613b      	str	r3, [r7, #16]
 8002eca:	e00b      	b.n	8002ee4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed0:	f043 0220 	orr.w	r2, r3, #32
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002edc:	f043 0201 	orr.w	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	4b28      	ldr	r3, [pc, #160]	; (8002fa0 <HAL_ADC_Init+0x1a8>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	68b9      	ldr	r1, [r7, #8]
 8002f08:	430b      	orrs	r3, r1
 8002f0a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f14:	d003      	beq.n	8002f1e <HAL_ADC_Init+0x126>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d104      	bne.n	8002f28 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	051b      	lsls	r3, r3, #20
 8002f26:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	4b18      	ldr	r3, [pc, #96]	; (8002fa4 <HAL_ADC_Init+0x1ac>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d10b      	bne.n	8002f64 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f56:	f023 0303 	bic.w	r3, r3, #3
 8002f5a:	f043 0201 	orr.w	r2, r3, #1
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f62:	e018      	b.n	8002f96 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f68:	f023 0312 	bic.w	r3, r3, #18
 8002f6c:	f043 0210 	orr.w	r2, r3, #16
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f78:	f043 0201 	orr.w	r2, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f84:	e007      	b.n	8002f96 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8a:	f043 0210 	orr.w	r2, r3, #16
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3718      	adds	r7, #24
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	ffe1f7fd 	.word	0xffe1f7fd
 8002fa4:	ff1f0efe 	.word	0xff1f0efe

08002fa8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a64      	ldr	r2, [pc, #400]	; (8003150 <HAL_ADC_Start_DMA+0x1a8>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d004      	beq.n	8002fcc <HAL_ADC_Start_DMA+0x24>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a63      	ldr	r2, [pc, #396]	; (8003154 <HAL_ADC_Start_DMA+0x1ac>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d106      	bne.n	8002fda <HAL_ADC_Start_DMA+0x32>
 8002fcc:	4b60      	ldr	r3, [pc, #384]	; (8003150 <HAL_ADC_Start_DMA+0x1a8>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f040 80b3 	bne.w	8003140 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d101      	bne.n	8002fe8 <HAL_ADC_Start_DMA+0x40>
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	e0ae      	b.n	8003146 <HAL_ADC_Start_DMA+0x19e>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 fad9 	bl	80035a8 <ADC_Enable>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ffa:	7dfb      	ldrb	r3, [r7, #23]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f040 809a 	bne.w	8003136 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003006:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800300a:	f023 0301 	bic.w	r3, r3, #1
 800300e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a4e      	ldr	r2, [pc, #312]	; (8003154 <HAL_ADC_Start_DMA+0x1ac>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d105      	bne.n	800302c <HAL_ADC_Start_DMA+0x84>
 8003020:	4b4b      	ldr	r3, [pc, #300]	; (8003150 <HAL_ADC_Start_DMA+0x1a8>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d115      	bne.n	8003058 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003030:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003042:	2b00      	cmp	r3, #0
 8003044:	d026      	beq.n	8003094 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800304e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003056:	e01d      	b.n	8003094 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a39      	ldr	r2, [pc, #228]	; (8003150 <HAL_ADC_Start_DMA+0x1a8>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d004      	beq.n	8003078 <HAL_ADC_Start_DMA+0xd0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a38      	ldr	r2, [pc, #224]	; (8003154 <HAL_ADC_Start_DMA+0x1ac>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d10d      	bne.n	8003094 <HAL_ADC_Start_DMA+0xec>
 8003078:	4b35      	ldr	r3, [pc, #212]	; (8003150 <HAL_ADC_Start_DMA+0x1a8>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003080:	2b00      	cmp	r3, #0
 8003082:	d007      	beq.n	8003094 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003088:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800308c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003098:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d006      	beq.n	80030ae <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	f023 0206 	bic.w	r2, r3, #6
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80030ac:	e002      	b.n	80030b4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	4a25      	ldr	r2, [pc, #148]	; (8003158 <HAL_ADC_Start_DMA+0x1b0>)
 80030c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	4a24      	ldr	r2, [pc, #144]	; (800315c <HAL_ADC_Start_DMA+0x1b4>)
 80030ca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	4a23      	ldr	r2, [pc, #140]	; (8003160 <HAL_ADC_Start_DMA+0x1b8>)
 80030d2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f06f 0202 	mvn.w	r2, #2
 80030dc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030ec:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6a18      	ldr	r0, [r3, #32]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	334c      	adds	r3, #76	; 0x4c
 80030f8:	4619      	mov	r1, r3
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f001 fbe1 	bl	80048c4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800310c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003110:	d108      	bne.n	8003124 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003120:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003122:	e00f      	b.n	8003144 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689a      	ldr	r2, [r3, #8]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003132:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003134:	e006      	b.n	8003144 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800313e:	e001      	b.n	8003144 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003144:	7dfb      	ldrb	r3, [r7, #23]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40012400 	.word	0x40012400
 8003154:	40012800 	.word	0x40012800
 8003158:	080036df 	.word	0x080036df
 800315c:	0800375b 	.word	0x0800375b
 8003160:	08003777 	.word	0x08003777

08003164 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003176:	2b01      	cmp	r3, #1
 8003178:	d101      	bne.n	800317e <HAL_ADC_Stop_DMA+0x1a>
 800317a:	2302      	movs	r3, #2
 800317c:	e039      	b.n	80031f2 <HAL_ADC_Stop_DMA+0x8e>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fa68 	bl	800365c <ADC_ConversionStop_Disable>
 800318c:	4603      	mov	r3, r0
 800318e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d128      	bne.n	80031e8 <HAL_ADC_Stop_DMA+0x84>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031a4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d11a      	bne.n	80031e8 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f001 fbe3 	bl	8004982 <HAL_DMA_Abort>
 80031bc:	4603      	mov	r3, r0
 80031be:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10a      	bne.n	80031dc <HAL_ADC_Stop_DMA+0x78>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031ce:	f023 0301 	bic.w	r3, r3, #1
 80031d2:	f043 0201 	orr.w	r2, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	629a      	str	r2, [r3, #40]	; 0x28
 80031da:	e005      	b.n	80031e8 <HAL_ADC_Stop_DMA+0x84>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b20      	cmp	r3, #32
 800320e:	d140      	bne.n	8003292 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b02      	cmp	r3, #2
 800321c:	d139      	bne.n	8003292 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	2b00      	cmp	r3, #0
 8003228:	d105      	bne.n	8003236 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003240:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003244:	d11d      	bne.n	8003282 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800324a:	2b00      	cmp	r3, #0
 800324c:	d119      	bne.n	8003282 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0220 	bic.w	r2, r2, #32
 800325c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003262:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d105      	bne.n	8003282 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	f043 0201 	orr.w	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fd fe34 	bl	8000ef0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f06f 0212 	mvn.w	r2, #18
 8003290:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329c:	2b80      	cmp	r3, #128	; 0x80
 800329e:	d14f      	bne.n	8003340 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d148      	bne.n	8003340 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	f003 0310 	and.w	r3, r3, #16
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d105      	bne.n	80032c6 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032be:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80032d0:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80032d4:	d012      	beq.n	80032fc <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d125      	bne.n	8003330 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80032ee:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80032f2:	d11d      	bne.n	8003330 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d119      	bne.n	8003330 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800330a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003320:	2b00      	cmp	r3, #0
 8003322:	d105      	bne.n	8003330 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003328:	f043 0201 	orr.w	r2, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f000 fae7 	bl	8003904 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f06f 020c 	mvn.w	r2, #12
 800333e:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800334a:	2b40      	cmp	r3, #64	; 0x40
 800334c:	d114      	bne.n	8003378 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b01      	cmp	r3, #1
 800335a:	d10d      	bne.n	8003378 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003360:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f812 	bl	8003392 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f06f 0201 	mvn.w	r2, #1
 8003376:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003378:	bf00      	nop
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr

08003392 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc80      	pop	{r7}
 80033a2:	4770      	bx	lr

080033a4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr
	...

080033b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033c2:	2300      	movs	r3, #0
 80033c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x20>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e0dc      	b.n	8003592 <HAL_ADC_ConfigChannel+0x1da>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2b06      	cmp	r3, #6
 80033e6:	d81c      	bhi.n	8003422 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	3b05      	subs	r3, #5
 80033fa:	221f      	movs	r2, #31
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	4019      	ands	r1, r3
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	6818      	ldr	r0, [r3, #0]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	3b05      	subs	r3, #5
 8003414:	fa00 f203 	lsl.w	r2, r0, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	635a      	str	r2, [r3, #52]	; 0x34
 8003420:	e03c      	b.n	800349c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b0c      	cmp	r3, #12
 8003428:	d81c      	bhi.n	8003464 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	3b23      	subs	r3, #35	; 0x23
 800343c:	221f      	movs	r2, #31
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	4019      	ands	r1, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6818      	ldr	r0, [r3, #0]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	4413      	add	r3, r2
 8003454:	3b23      	subs	r3, #35	; 0x23
 8003456:	fa00 f203 	lsl.w	r2, r0, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	631a      	str	r2, [r3, #48]	; 0x30
 8003462:	e01b      	b.n	800349c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	3b41      	subs	r3, #65	; 0x41
 8003476:	221f      	movs	r2, #31
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	4019      	ands	r1, r3
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	6818      	ldr	r0, [r3, #0]
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	3b41      	subs	r3, #65	; 0x41
 8003490:	fa00 f203 	lsl.w	r2, r0, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b09      	cmp	r3, #9
 80034a2:	d91c      	bls.n	80034de <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68d9      	ldr	r1, [r3, #12]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	4613      	mov	r3, r2
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	4413      	add	r3, r2
 80034b4:	3b1e      	subs	r3, #30
 80034b6:	2207      	movs	r2, #7
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	4019      	ands	r1, r3
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	6898      	ldr	r0, [r3, #8]
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	4613      	mov	r3, r2
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	4413      	add	r3, r2
 80034ce:	3b1e      	subs	r3, #30
 80034d0:	fa00 f203 	lsl.w	r2, r0, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	60da      	str	r2, [r3, #12]
 80034dc:	e019      	b.n	8003512 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6919      	ldr	r1, [r3, #16]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	4613      	mov	r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4413      	add	r3, r2
 80034ee:	2207      	movs	r2, #7
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	43db      	mvns	r3, r3
 80034f6:	4019      	ands	r1, r3
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	6898      	ldr	r0, [r3, #8]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	4613      	mov	r3, r2
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	4413      	add	r3, r2
 8003506:	fa00 f203 	lsl.w	r2, r0, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b10      	cmp	r3, #16
 8003518:	d003      	beq.n	8003522 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800351e:	2b11      	cmp	r3, #17
 8003520:	d132      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1d      	ldr	r2, [pc, #116]	; (800359c <HAL_ADC_ConfigChannel+0x1e4>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d125      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d126      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003548:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b10      	cmp	r3, #16
 8003550:	d11a      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003552:	4b13      	ldr	r3, [pc, #76]	; (80035a0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a13      	ldr	r2, [pc, #76]	; (80035a4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	0c9a      	lsrs	r2, r3, #18
 800355e:	4613      	mov	r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	4413      	add	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003568:	e002      	b.n	8003570 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	3b01      	subs	r3, #1
 800356e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f9      	bne.n	800356a <HAL_ADC_ConfigChannel+0x1b2>
 8003576:	e007      	b.n	8003588 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	f043 0220 	orr.w	r2, r3, #32
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003590:	7bfb      	ldrb	r3, [r7, #15]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr
 800359c:	40012400 	.word	0x40012400
 80035a0:	20000004 	.word	0x20000004
 80035a4:	431bde83 	.word	0x431bde83

080035a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035b0:	2300      	movs	r3, #0
 80035b2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d040      	beq.n	8003648 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f042 0201 	orr.w	r2, r2, #1
 80035d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035d6:	4b1f      	ldr	r3, [pc, #124]	; (8003654 <ADC_Enable+0xac>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a1f      	ldr	r2, [pc, #124]	; (8003658 <ADC_Enable+0xb0>)
 80035dc:	fba2 2303 	umull	r2, r3, r2, r3
 80035e0:	0c9b      	lsrs	r3, r3, #18
 80035e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035e4:	e002      	b.n	80035ec <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	3b01      	subs	r3, #1
 80035ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f9      	bne.n	80035e6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035f2:	f7ff fbd3 	bl	8002d9c <HAL_GetTick>
 80035f6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035f8:	e01f      	b.n	800363a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035fa:	f7ff fbcf 	bl	8002d9c <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d918      	bls.n	800363a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b01      	cmp	r3, #1
 8003614:	d011      	beq.n	800363a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361a:	f043 0210 	orr.w	r2, r3, #16
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	f043 0201 	orr.w	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e007      	b.n	800364a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b01      	cmp	r3, #1
 8003646:	d1d8      	bne.n	80035fa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	20000004 	.word	0x20000004
 8003658:	431bde83 	.word	0x431bde83

0800365c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b01      	cmp	r3, #1
 8003674:	d12e      	bne.n	80036d4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 0201 	bic.w	r2, r2, #1
 8003684:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003686:	f7ff fb89 	bl	8002d9c <HAL_GetTick>
 800368a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800368c:	e01b      	b.n	80036c6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800368e:	f7ff fb85 	bl	8002d9c <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d914      	bls.n	80036c6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d10d      	bne.n	80036c6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ae:	f043 0210 	orr.w	r2, r3, #16
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ba:	f043 0201 	orr.w	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e007      	b.n	80036d6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d0dc      	beq.n	800368e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b084      	sub	sp, #16
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d127      	bne.n	8003748 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800370e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003712:	d115      	bne.n	8003740 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003718:	2b00      	cmp	r3, #0
 800371a:	d111      	bne.n	8003740 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003720:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d105      	bne.n	8003740 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003738:	f043 0201 	orr.w	r2, r3, #1
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f7fd fbd5 	bl	8000ef0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003746:	e004      	b.n	8003752 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a1b      	ldr	r3, [r3, #32]
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	4798      	blx	r3
}
 8003752:	bf00      	nop
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f7ff fe09 	bl	8003380 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003776:	b580      	push	{r7, lr}
 8003778:	b084      	sub	sp, #16
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003782:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	f043 0204 	orr.w	r2, r3, #4
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f7ff fe01 	bl	80033a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037a2:	bf00      	nop
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80037ac:	b590      	push	{r4, r7, lr}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d101      	bne.n	80037ca <HAL_ADCEx_Calibration_Start+0x1e>
 80037c6:	2302      	movs	r3, #2
 80037c8:	e095      	b.n	80038f6 <HAL_ADCEx_Calibration_Start+0x14a>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7ff ff42 	bl	800365c <ADC_ConversionStop_Disable>
 80037d8:	4603      	mov	r3, r0
 80037da:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037dc:	7dfb      	ldrb	r3, [r7, #23]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f040 8084 	bne.w	80038ec <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80037ec:	f023 0302 	bic.w	r3, r3, #2
 80037f0:	f043 0202 	orr.w	r2, r3, #2
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80037f8:	4b41      	ldr	r3, [pc, #260]	; (8003900 <HAL_ADCEx_Calibration_Start+0x154>)
 80037fa:	681c      	ldr	r4, [r3, #0]
 80037fc:	2002      	movs	r0, #2
 80037fe:	f002 f941 	bl	8005a84 <HAL_RCCEx_GetPeriphCLKFreq>
 8003802:	4603      	mov	r3, r0
 8003804:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003808:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800380a:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800380c:	e002      	b.n	8003814 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	3b01      	subs	r3, #1
 8003812:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1f9      	bne.n	800380e <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7ff fec4 	bl	80035a8 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0208 	orr.w	r2, r2, #8
 800382e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003830:	f7ff fab4 	bl	8002d9c <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003836:	e01b      	b.n	8003870 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003838:	f7ff fab0 	bl	8002d9c <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b0a      	cmp	r3, #10
 8003844:	d914      	bls.n	8003870 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00d      	beq.n	8003870 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003858:	f023 0312 	bic.w	r3, r3, #18
 800385c:	f043 0210 	orr.w	r2, r3, #16
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e042      	b.n	80038f6 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1dc      	bne.n	8003838 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0204 	orr.w	r2, r2, #4
 800388c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800388e:	f7ff fa85 	bl	8002d9c <HAL_GetTick>
 8003892:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003894:	e01b      	b.n	80038ce <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003896:	f7ff fa81 	bl	8002d9c <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b0a      	cmp	r3, #10
 80038a2:	d914      	bls.n	80038ce <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00d      	beq.n	80038ce <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b6:	f023 0312 	bic.w	r3, r3, #18
 80038ba:	f043 0210 	orr.w	r2, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e013      	b.n	80038f6 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 0304 	and.w	r3, r3, #4
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1dc      	bne.n	8003896 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e0:	f023 0303 	bic.w	r3, r3, #3
 80038e4:	f043 0201 	orr.w	r2, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80038f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	371c      	adds	r7, #28
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd90      	pop	{r4, r7, pc}
 80038fe:	bf00      	nop
 8003900:	20000004 	.word	0x20000004

08003904 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr

08003916 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b084      	sub	sp, #16
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0ed      	b.n	8003b04 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	d102      	bne.n	800393a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7fd fb65 	bl	8001004 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f042 0201 	orr.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800394a:	f7ff fa27 	bl	8002d9c <HAL_GetTick>
 800394e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003950:	e012      	b.n	8003978 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003952:	f7ff fa23 	bl	8002d9c <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b0a      	cmp	r3, #10
 800395e:	d90b      	bls.n	8003978 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2205      	movs	r2, #5
 8003970:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0c5      	b.n	8003b04 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0e5      	beq.n	8003952 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0202 	bic.w	r2, r2, #2
 8003994:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003996:	f7ff fa01 	bl	8002d9c <HAL_GetTick>
 800399a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800399c:	e012      	b.n	80039c4 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800399e:	f7ff f9fd 	bl	8002d9c <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b0a      	cmp	r3, #10
 80039aa:	d90b      	bls.n	80039c4 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2205      	movs	r2, #5
 80039bc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e09f      	b.n	8003b04 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e5      	bne.n	800399e <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	7e1b      	ldrb	r3, [r3, #24]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d108      	bne.n	80039ec <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	e007      	b.n	80039fc <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	7e5b      	ldrb	r3, [r3, #25]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d108      	bne.n	8003a16 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e007      	b.n	8003a26 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7e9b      	ldrb	r3, [r3, #26]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d108      	bne.n	8003a40 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f042 0220 	orr.w	r2, r2, #32
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	e007      	b.n	8003a50 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0220 	bic.w	r2, r2, #32
 8003a4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	7edb      	ldrb	r3, [r3, #27]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d108      	bne.n	8003a6a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0210 	bic.w	r2, r2, #16
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	e007      	b.n	8003a7a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0210 	orr.w	r2, r2, #16
 8003a78:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	7f1b      	ldrb	r3, [r3, #28]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d108      	bne.n	8003a94 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0208 	orr.w	r2, r2, #8
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e007      	b.n	8003aa4 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0208 	bic.w	r2, r2, #8
 8003aa2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	7f5b      	ldrb	r3, [r3, #29]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d108      	bne.n	8003abe <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0204 	orr.w	r2, r2, #4
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	e007      	b.n	8003ace <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0204 	bic.w	r2, r2, #4
 8003acc:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	431a      	orrs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	ea42 0103 	orr.w	r1, r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	1e5a      	subs	r2, r3, #1
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003b02:	2300      	movs	r3, #0
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3710      	adds	r7, #16
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b087      	sub	sp, #28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b22:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003b24:	7cfb      	ldrb	r3, [r7, #19]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d003      	beq.n	8003b32 <HAL_CAN_ConfigFilter+0x26>
 8003b2a:	7cfb      	ldrb	r3, [r7, #19]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	f040 80aa 	bne.w	8003c86 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b38:	f043 0201 	orr.w	r2, r3, #1
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	401a      	ands	r2, r3
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d123      	bne.n	8003bb4 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	43db      	mvns	r3, r3
 8003b76:	401a      	ands	r2, r3
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003b8e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	3248      	adds	r2, #72	; 0x48
 8003b94:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ba8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003baa:	6979      	ldr	r1, [r7, #20]
 8003bac:	3348      	adds	r3, #72	; 0x48
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	440b      	add	r3, r1
 8003bb2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d122      	bne.n	8003c02 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003bdc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	3248      	adds	r2, #72	; 0x48
 8003be2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bf6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bf8:	6979      	ldr	r1, [r7, #20]
 8003bfa:	3348      	adds	r3, #72	; 0x48
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	440b      	add	r3, r1
 8003c00:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d109      	bne.n	8003c1e <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	43db      	mvns	r3, r3
 8003c14:	401a      	ands	r2, r3
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003c1c:	e007      	b.n	8003c2e <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	431a      	orrs	r2, r3
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	401a      	ands	r2, r3
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003c48:	e007      	b.n	8003c5a <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	431a      	orrs	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d107      	bne.n	8003c72 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c78:	f023 0201 	bic.w	r2, r3, #1
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	e006      	b.n	8003c94 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
  }
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	371c      	adds	r7, #28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr

08003c9e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b084      	sub	sp, #16
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d12e      	bne.n	8003d10 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0201 	bic.w	r2, r2, #1
 8003cc8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003cca:	f7ff f867 	bl	8002d9c <HAL_GetTick>
 8003cce:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003cd0:	e012      	b.n	8003cf8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cd2:	f7ff f863 	bl	8002d9c <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b0a      	cmp	r3, #10
 8003cde:	d90b      	bls.n	8003cf8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2205      	movs	r2, #5
 8003cf0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e012      	b.n	8003d1e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1e5      	bne.n	8003cd2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	e006      	b.n	8003d1e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
  }
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b089      	sub	sp, #36	; 0x24
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	60f8      	str	r0, [r7, #12]
 8003d2e:	60b9      	str	r1, [r7, #8]
 8003d30:	607a      	str	r2, [r7, #4]
 8003d32:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d44:	7ffb      	ldrb	r3, [r7, #31]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d003      	beq.n	8003d52 <HAL_CAN_AddTxMessage+0x2c>
 8003d4a:	7ffb      	ldrb	r3, [r7, #31]
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	f040 80b8 	bne.w	8003ec2 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10a      	bne.n	8003d72 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d105      	bne.n	8003d72 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 80a0 	beq.w	8003eb2 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	0e1b      	lsrs	r3, r3, #24
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d907      	bls.n	8003d92 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e09e      	b.n	8003ed0 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003d92:	2201      	movs	r2, #1
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	409a      	lsls	r2, r3
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10d      	bne.n	8003dc0 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003dae:	68f9      	ldr	r1, [r7, #12]
 8003db0:	6809      	ldr	r1, [r1, #0]
 8003db2:	431a      	orrs	r2, r3
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	3318      	adds	r3, #24
 8003db8:	011b      	lsls	r3, r3, #4
 8003dba:	440b      	add	r3, r1
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	e00f      	b.n	8003de0 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dca:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dd0:	68f9      	ldr	r1, [r7, #12]
 8003dd2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003dd4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	3318      	adds	r3, #24
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	440b      	add	r3, r1
 8003dde:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6819      	ldr	r1, [r3, #0]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	691a      	ldr	r2, [r3, #16]
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	3318      	adds	r3, #24
 8003dec:	011b      	lsls	r3, r3, #4
 8003dee:	440b      	add	r3, r1
 8003df0:	3304      	adds	r3, #4
 8003df2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	7d1b      	ldrb	r3, [r3, #20]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d111      	bne.n	8003e20 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	3318      	adds	r3, #24
 8003e04:	011b      	lsls	r3, r3, #4
 8003e06:	4413      	add	r3, r2
 8003e08:	3304      	adds	r3, #4
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	6811      	ldr	r1, [r2, #0]
 8003e10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	3318      	adds	r3, #24
 8003e18:	011b      	lsls	r3, r3, #4
 8003e1a:	440b      	add	r3, r1
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3307      	adds	r3, #7
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	061a      	lsls	r2, r3, #24
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3306      	adds	r3, #6
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	041b      	lsls	r3, r3, #16
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	3305      	adds	r3, #5
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	021b      	lsls	r3, r3, #8
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	3204      	adds	r2, #4
 8003e40:	7812      	ldrb	r2, [r2, #0]
 8003e42:	4610      	mov	r0, r2
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	6811      	ldr	r1, [r2, #0]
 8003e48:	ea43 0200 	orr.w	r2, r3, r0
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	440b      	add	r3, r1
 8003e52:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003e56:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3303      	adds	r3, #3
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	061a      	lsls	r2, r3, #24
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	3302      	adds	r3, #2
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	041b      	lsls	r3, r3, #16
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	021b      	lsls	r3, r3, #8
 8003e72:	4313      	orrs	r3, r2
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	7812      	ldrb	r2, [r2, #0]
 8003e78:	4610      	mov	r0, r2
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	6811      	ldr	r1, [r2, #0]
 8003e7e:	ea43 0200 	orr.w	r2, r3, r0
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	440b      	add	r3, r1
 8003e88:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003e8c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	3318      	adds	r3, #24
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	4413      	add	r3, r2
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	6811      	ldr	r1, [r2, #0]
 8003ea0:	f043 0201 	orr.w	r2, r3, #1
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	3318      	adds	r3, #24
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	440b      	add	r3, r1
 8003eac:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	e00e      	b.n	8003ed0 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e006      	b.n	8003ed0 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
  }
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3724      	adds	r7, #36	; 0x24
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr

08003eda <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b085      	sub	sp, #20
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eec:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003eee:	7afb      	ldrb	r3, [r7, #11]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d002      	beq.n	8003efa <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003ef4:	7afb      	ldrb	r3, [r7, #11]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d11d      	bne.n	8003f36 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d002      	beq.n	8003f22 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	3301      	adds	r3, #1
 8003f20:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	3301      	adds	r3, #1
 8003f34:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003f36:	68fb      	ldr	r3, [r7, #12]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bc80      	pop	{r7}
 8003f40:	4770      	bx	lr

08003f42 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003f42:	b480      	push	{r7}
 8003f44:	b087      	sub	sp, #28
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
 8003f4e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f56:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f58:	7dfb      	ldrb	r3, [r7, #23]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d003      	beq.n	8003f66 <HAL_CAN_GetRxMessage+0x24>
 8003f5e:	7dfb      	ldrb	r3, [r7, #23]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	f040 80f3 	bne.w	800414c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10e      	bne.n	8003f8a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d116      	bne.n	8003fa8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e0e7      	b.n	800415a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	f003 0303 	and.w	r3, r3, #3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d107      	bne.n	8003fa8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0d8      	b.n	800415a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	331b      	adds	r3, #27
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	4413      	add	r3, r2
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0204 	and.w	r2, r3, #4
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	331b      	adds	r3, #27
 8003fce:	011b      	lsls	r3, r3, #4
 8003fd0:	4413      	add	r3, r2
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	0d5b      	lsrs	r3, r3, #21
 8003fd6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	e00b      	b.n	8003ff8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	331b      	adds	r3, #27
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	4413      	add	r3, r2
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	08db      	lsrs	r3, r3, #3
 8003ff0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	331b      	adds	r3, #27
 8004000:	011b      	lsls	r3, r3, #4
 8004002:	4413      	add	r3, r2
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0202 	and.w	r2, r3, #2
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	331b      	adds	r3, #27
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	4413      	add	r3, r2
 800401a:	3304      	adds	r3, #4
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 020f 	and.w	r2, r3, #15
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	331b      	adds	r3, #27
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	4413      	add	r3, r2
 8004032:	3304      	adds	r3, #4
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	0a1b      	lsrs	r3, r3, #8
 8004038:	b2da      	uxtb	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	331b      	adds	r3, #27
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	4413      	add	r3, r2
 800404a:	3304      	adds	r3, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	0c1b      	lsrs	r3, r3, #16
 8004050:	b29a      	uxth	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	4413      	add	r3, r2
 8004060:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	b2da      	uxtb	r2, r3
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	011b      	lsls	r3, r3, #4
 8004074:	4413      	add	r3, r2
 8004076:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	0a1a      	lsrs	r2, r3, #8
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	3301      	adds	r3, #1
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	011b      	lsls	r3, r3, #4
 800408e:	4413      	add	r3, r2
 8004090:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	0c1a      	lsrs	r2, r3, #16
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	3302      	adds	r3, #2
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	4413      	add	r3, r2
 80040aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	0e1a      	lsrs	r2, r3, #24
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	3303      	adds	r3, #3
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	3304      	adds	r3, #4
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	4413      	add	r3, r2
 80040dc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	0a1a      	lsrs	r2, r3, #8
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	3305      	adds	r3, #5
 80040e8:	b2d2      	uxtb	r2, r2
 80040ea:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	011b      	lsls	r3, r3, #4
 80040f4:	4413      	add	r3, r2
 80040f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	0c1a      	lsrs	r2, r3, #16
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	3306      	adds	r3, #6
 8004102:	b2d2      	uxtb	r2, r2
 8004104:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	4413      	add	r3, r2
 8004110:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	0e1a      	lsrs	r2, r3, #24
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	3307      	adds	r3, #7
 800411c:	b2d2      	uxtb	r2, r2
 800411e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d108      	bne.n	8004138 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f042 0220 	orr.w	r2, r2, #32
 8004134:	60da      	str	r2, [r3, #12]
 8004136:	e007      	b.n	8004148 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	691a      	ldr	r2, [r3, #16]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0220 	orr.w	r2, r2, #32
 8004146:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004148:	2300      	movs	r3, #0
 800414a:	e006      	b.n	800415a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
  }
}
 800415a:	4618      	mov	r0, r3
 800415c:	371c      	adds	r7, #28
 800415e:	46bd      	mov	sp, r7
 8004160:	bc80      	pop	{r7}
 8004162:	4770      	bx	lr

08004164 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004174:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004176:	7bfb      	ldrb	r3, [r7, #15]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d002      	beq.n	8004182 <HAL_CAN_ActivateNotification+0x1e>
 800417c:	7bfb      	ldrb	r3, [r7, #15]
 800417e:	2b02      	cmp	r3, #2
 8004180:	d109      	bne.n	8004196 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6959      	ldr	r1, [r3, #20]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	430a      	orrs	r2, r1
 8004190:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004192:	2300      	movs	r3, #0
 8004194:	e006      	b.n	80041a4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
  }
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3714      	adds	r7, #20
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bc80      	pop	{r7}
 80041ac:	4770      	bx	lr

080041ae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b08a      	sub	sp, #40	; 0x28
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80041b6:	2300      	movs	r3, #0
 80041b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80041ea:	6a3b      	ldr	r3, [r7, #32]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d07c      	beq.n	80042ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d023      	beq.n	8004246 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2201      	movs	r2, #1
 8004204:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 f983 	bl	800451c <HAL_CAN_TxMailbox0CompleteCallback>
 8004216:	e016      	b.n	8004246 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b00      	cmp	r3, #0
 8004220:	d004      	beq.n	800422c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
 800422a:	e00c      	b.n	8004246 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b00      	cmp	r3, #0
 8004234:	d004      	beq.n	8004240 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004238:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800423c:	627b      	str	r3, [r7, #36]	; 0x24
 800423e:	e002      	b.n	8004246 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f986 	bl	8004552 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800424c:	2b00      	cmp	r3, #0
 800424e:	d024      	beq.n	800429a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004258:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 f962 	bl	800452e <HAL_CAN_TxMailbox1CompleteCallback>
 800426a:	e016      	b.n	800429a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004272:	2b00      	cmp	r3, #0
 8004274:	d004      	beq.n	8004280 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800427c:	627b      	str	r3, [r7, #36]	; 0x24
 800427e:	e00c      	b.n	800429a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004286:	2b00      	cmp	r3, #0
 8004288:	d004      	beq.n	8004294 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800428a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
 8004292:	e002      	b.n	800429a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f965 	bl	8004564 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d024      	beq.n	80042ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80042ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f941 	bl	8004540 <HAL_CAN_TxMailbox2CompleteCallback>
 80042be:	e016      	b.n	80042ee <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d004      	beq.n	80042d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042d0:	627b      	str	r3, [r7, #36]	; 0x24
 80042d2:	e00c      	b.n	80042ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d004      	beq.n	80042e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e4:	627b      	str	r3, [r7, #36]	; 0x24
 80042e6:	e002      	b.n	80042ee <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 f944 	bl	8004576 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80042ee:	6a3b      	ldr	r3, [r7, #32]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00c      	beq.n	8004312 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f003 0310 	and.w	r3, r3, #16
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d007      	beq.n	8004312 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004304:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004308:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2210      	movs	r2, #16
 8004310:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00b      	beq.n	8004334 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	f003 0308 	and.w	r3, r3, #8
 8004322:	2b00      	cmp	r3, #0
 8004324:	d006      	beq.n	8004334 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2208      	movs	r2, #8
 800432c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 f92a 	bl	8004588 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d009      	beq.n	8004352 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fd f843 	bl	80013d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00c      	beq.n	8004376 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f003 0310 	and.w	r3, r3, #16
 8004362:	2b00      	cmp	r3, #0
 8004364:	d007      	beq.n	8004376 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004368:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800436c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2210      	movs	r2, #16
 8004374:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004376:	6a3b      	ldr	r3, [r7, #32]
 8004378:	f003 0320 	and.w	r3, r3, #32
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00b      	beq.n	8004398 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2208      	movs	r2, #8
 8004390:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f90a 	bl	80045ac <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	f003 0310 	and.w	r3, r3, #16
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f8f2 	bl	800459a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80043b6:	6a3b      	ldr	r3, [r7, #32]
 80043b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00b      	beq.n	80043d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 0310 	and.w	r3, r3, #16
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d006      	beq.n	80043d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2210      	movs	r2, #16
 80043d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f8f3 	bl	80045be <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00b      	beq.n	80043fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d006      	beq.n	80043fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2208      	movs	r2, #8
 80043f2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 f8eb 	bl	80045d0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d07b      	beq.n	80044fc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f003 0304 	and.w	r3, r3, #4
 800440a:	2b00      	cmp	r3, #0
 800440c:	d072      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800440e:	6a3b      	ldr	r3, [r7, #32]
 8004410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004414:	2b00      	cmp	r3, #0
 8004416:	d008      	beq.n	800442a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800443a:	2b00      	cmp	r3, #0
 800443c:	d003      	beq.n	8004446 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	f043 0302 	orr.w	r3, r3, #2
 8004444:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004446:	6a3b      	ldr	r3, [r7, #32]
 8004448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800444c:	2b00      	cmp	r3, #0
 800444e:	d008      	beq.n	8004462 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800445a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445c:	f043 0304 	orr.w	r3, r3, #4
 8004460:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004462:	6a3b      	ldr	r3, [r7, #32]
 8004464:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004468:	2b00      	cmp	r3, #0
 800446a:	d043      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004472:	2b00      	cmp	r3, #0
 8004474:	d03e      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800447c:	2b60      	cmp	r3, #96	; 0x60
 800447e:	d02b      	beq.n	80044d8 <HAL_CAN_IRQHandler+0x32a>
 8004480:	2b60      	cmp	r3, #96	; 0x60
 8004482:	d82e      	bhi.n	80044e2 <HAL_CAN_IRQHandler+0x334>
 8004484:	2b50      	cmp	r3, #80	; 0x50
 8004486:	d022      	beq.n	80044ce <HAL_CAN_IRQHandler+0x320>
 8004488:	2b50      	cmp	r3, #80	; 0x50
 800448a:	d82a      	bhi.n	80044e2 <HAL_CAN_IRQHandler+0x334>
 800448c:	2b40      	cmp	r3, #64	; 0x40
 800448e:	d019      	beq.n	80044c4 <HAL_CAN_IRQHandler+0x316>
 8004490:	2b40      	cmp	r3, #64	; 0x40
 8004492:	d826      	bhi.n	80044e2 <HAL_CAN_IRQHandler+0x334>
 8004494:	2b30      	cmp	r3, #48	; 0x30
 8004496:	d010      	beq.n	80044ba <HAL_CAN_IRQHandler+0x30c>
 8004498:	2b30      	cmp	r3, #48	; 0x30
 800449a:	d822      	bhi.n	80044e2 <HAL_CAN_IRQHandler+0x334>
 800449c:	2b10      	cmp	r3, #16
 800449e:	d002      	beq.n	80044a6 <HAL_CAN_IRQHandler+0x2f8>
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d005      	beq.n	80044b0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80044a4:	e01d      	b.n	80044e2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	f043 0308 	orr.w	r3, r3, #8
 80044ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044ae:	e019      	b.n	80044e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	f043 0310 	orr.w	r3, r3, #16
 80044b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044b8:	e014      	b.n	80044e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	f043 0320 	orr.w	r3, r3, #32
 80044c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044c2:	e00f      	b.n	80044e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80044c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044cc:	e00a      	b.n	80044e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044d6:	e005      	b.n	80044e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80044d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044de:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044e0:	e000      	b.n	80044e4 <HAL_CAN_IRQHandler+0x336>
            break;
 80044e2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80044f2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2204      	movs	r2, #4
 80044fa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	431a      	orrs	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f867 	bl	80045e2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004514:	bf00      	nop
 8004516:	3728      	adds	r7, #40	; 0x28
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr

0800452e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	bc80      	pop	{r7}
 8004550:	4770      	bx	lr

08004552 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004552:	b480      	push	{r7}
 8004554:	b083      	sub	sp, #12
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800455a:	bf00      	nop
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr

08004564 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	bc80      	pop	{r7}
 8004574:	4770      	bx	lr

08004576 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800457e:	bf00      	nop
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr

08004588 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	bc80      	pop	{r7}
 8004598:	4770      	bx	lr

0800459a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800459a:	b480      	push	{r7}
 800459c:	b083      	sub	sp, #12
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80045a2:	bf00      	nop
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr

080045ac <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr

080045be <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bc80      	pop	{r7}
 80045ce:	4770      	bx	lr

080045d0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr

080045e2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80045e2:	b480      	push	{r7}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80045ea:	bf00      	nop
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr

080045f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004604:	4b0c      	ldr	r3, [pc, #48]	; (8004638 <__NVIC_SetPriorityGrouping+0x44>)
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004610:	4013      	ands	r3, r2
 8004612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800461c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004626:	4a04      	ldr	r2, [pc, #16]	; (8004638 <__NVIC_SetPriorityGrouping+0x44>)
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	60d3      	str	r3, [r2, #12]
}
 800462c:	bf00      	nop
 800462e:	3714      	adds	r7, #20
 8004630:	46bd      	mov	sp, r7
 8004632:	bc80      	pop	{r7}
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	e000ed00 	.word	0xe000ed00

0800463c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004640:	4b04      	ldr	r3, [pc, #16]	; (8004654 <__NVIC_GetPriorityGrouping+0x18>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	0a1b      	lsrs	r3, r3, #8
 8004646:	f003 0307 	and.w	r3, r3, #7
}
 800464a:	4618      	mov	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	e000ed00 	.word	0xe000ed00

08004658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	4603      	mov	r3, r0
 8004660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004666:	2b00      	cmp	r3, #0
 8004668:	db0b      	blt.n	8004682 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	f003 021f 	and.w	r2, r3, #31
 8004670:	4906      	ldr	r1, [pc, #24]	; (800468c <__NVIC_EnableIRQ+0x34>)
 8004672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004676:	095b      	lsrs	r3, r3, #5
 8004678:	2001      	movs	r0, #1
 800467a:	fa00 f202 	lsl.w	r2, r0, r2
 800467e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr
 800468c:	e000e100 	.word	0xe000e100

08004690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	6039      	str	r1, [r7, #0]
 800469a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800469c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	db0a      	blt.n	80046ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	490c      	ldr	r1, [pc, #48]	; (80046dc <__NVIC_SetPriority+0x4c>)
 80046aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ae:	0112      	lsls	r2, r2, #4
 80046b0:	b2d2      	uxtb	r2, r2
 80046b2:	440b      	add	r3, r1
 80046b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046b8:	e00a      	b.n	80046d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	4908      	ldr	r1, [pc, #32]	; (80046e0 <__NVIC_SetPriority+0x50>)
 80046c0:	79fb      	ldrb	r3, [r7, #7]
 80046c2:	f003 030f 	and.w	r3, r3, #15
 80046c6:	3b04      	subs	r3, #4
 80046c8:	0112      	lsls	r2, r2, #4
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	440b      	add	r3, r1
 80046ce:	761a      	strb	r2, [r3, #24]
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	e000e100 	.word	0xe000e100
 80046e0:	e000ed00 	.word	0xe000ed00

080046e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b089      	sub	sp, #36	; 0x24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f1c3 0307 	rsb	r3, r3, #7
 80046fe:	2b04      	cmp	r3, #4
 8004700:	bf28      	it	cs
 8004702:	2304      	movcs	r3, #4
 8004704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	3304      	adds	r3, #4
 800470a:	2b06      	cmp	r3, #6
 800470c:	d902      	bls.n	8004714 <NVIC_EncodePriority+0x30>
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	3b03      	subs	r3, #3
 8004712:	e000      	b.n	8004716 <NVIC_EncodePriority+0x32>
 8004714:	2300      	movs	r3, #0
 8004716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004718:	f04f 32ff 	mov.w	r2, #4294967295
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	43da      	mvns	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	401a      	ands	r2, r3
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800472c:	f04f 31ff 	mov.w	r1, #4294967295
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	fa01 f303 	lsl.w	r3, r1, r3
 8004736:	43d9      	mvns	r1, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800473c:	4313      	orrs	r3, r2
         );
}
 800473e:	4618      	mov	r0, r3
 8004740:	3724      	adds	r7, #36	; 0x24
 8004742:	46bd      	mov	sp, r7
 8004744:	bc80      	pop	{r7}
 8004746:	4770      	bx	lr

08004748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3b01      	subs	r3, #1
 8004754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004758:	d301      	bcc.n	800475e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800475a:	2301      	movs	r3, #1
 800475c:	e00f      	b.n	800477e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800475e:	4a0a      	ldr	r2, [pc, #40]	; (8004788 <SysTick_Config+0x40>)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	3b01      	subs	r3, #1
 8004764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004766:	210f      	movs	r1, #15
 8004768:	f04f 30ff 	mov.w	r0, #4294967295
 800476c:	f7ff ff90 	bl	8004690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004770:	4b05      	ldr	r3, [pc, #20]	; (8004788 <SysTick_Config+0x40>)
 8004772:	2200      	movs	r2, #0
 8004774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004776:	4b04      	ldr	r3, [pc, #16]	; (8004788 <SysTick_Config+0x40>)
 8004778:	2207      	movs	r2, #7
 800477a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	e000e010 	.word	0xe000e010

0800478c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7ff ff2d 	bl	80045f4 <__NVIC_SetPriorityGrouping>
}
 800479a:	bf00      	nop
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b086      	sub	sp, #24
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	4603      	mov	r3, r0
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	607a      	str	r2, [r7, #4]
 80047ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047b4:	f7ff ff42 	bl	800463c <__NVIC_GetPriorityGrouping>
 80047b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	68b9      	ldr	r1, [r7, #8]
 80047be:	6978      	ldr	r0, [r7, #20]
 80047c0:	f7ff ff90 	bl	80046e4 <NVIC_EncodePriority>
 80047c4:	4602      	mov	r2, r0
 80047c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ca:	4611      	mov	r1, r2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7ff ff5f 	bl	8004690 <__NVIC_SetPriority>
}
 80047d2:	bf00      	nop
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b082      	sub	sp, #8
 80047de:	af00      	add	r7, sp, #0
 80047e0:	4603      	mov	r3, r0
 80047e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7ff ff35 	bl	8004658 <__NVIC_EnableIRQ>
}
 80047ee:	bf00      	nop
 80047f0:	3708      	adds	r7, #8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047f6:	b580      	push	{r7, lr}
 80047f8:	b082      	sub	sp, #8
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f7ff ffa2 	bl	8004748 <SysTick_Config>
 8004804:	4603      	mov	r3, r0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
	...

08004810 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e043      	b.n	80048ae <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	461a      	mov	r2, r3
 800482c:	4b22      	ldr	r3, [pc, #136]	; (80048b8 <HAL_DMA_Init+0xa8>)
 800482e:	4413      	add	r3, r2
 8004830:	4a22      	ldr	r2, [pc, #136]	; (80048bc <HAL_DMA_Init+0xac>)
 8004832:	fba2 2303 	umull	r2, r3, r2, r3
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	009a      	lsls	r2, r3, #2
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a1f      	ldr	r2, [pc, #124]	; (80048c0 <HAL_DMA_Init+0xb0>)
 8004842:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2202      	movs	r2, #2
 8004848:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800485a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800485e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004868:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004874:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004880:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004888:	68fa      	ldr	r2, [r7, #12]
 800488a:	4313      	orrs	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bc80      	pop	{r7}
 80048b6:	4770      	bx	lr
 80048b8:	bffdfff8 	.word	0xbffdfff8
 80048bc:	cccccccd 	.word	0xcccccccd
 80048c0:	40020000 	.word	0x40020000

080048c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048d2:	2300      	movs	r3, #0
 80048d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d101      	bne.n	80048e4 <HAL_DMA_Start_IT+0x20>
 80048e0:	2302      	movs	r3, #2
 80048e2:	e04a      	b.n	800497a <HAL_DMA_Start_IT+0xb6>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d13a      	bne.n	800496c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2202      	movs	r2, #2
 80048fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0201 	bic.w	r2, r2, #1
 8004912:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	68b9      	ldr	r1, [r7, #8]
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f000 f9e8 	bl	8004cf0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004924:	2b00      	cmp	r3, #0
 8004926:	d008      	beq.n	800493a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 020e 	orr.w	r2, r2, #14
 8004936:	601a      	str	r2, [r3, #0]
 8004938:	e00f      	b.n	800495a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0204 	bic.w	r2, r2, #4
 8004948:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 020a 	orr.w	r2, r2, #10
 8004958:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0201 	orr.w	r2, r2, #1
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	e005      	b.n	8004978 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004974:	2302      	movs	r3, #2
 8004976:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004978:	7dfb      	ldrb	r3, [r7, #23]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3718      	adds	r7, #24
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004982:	b480      	push	{r7}
 8004984:	b085      	sub	sp, #20
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800498a:	2300      	movs	r3, #0
 800498c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004994:	2b02      	cmp	r3, #2
 8004996:	d008      	beq.n	80049aa <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2204      	movs	r2, #4
 800499c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e020      	b.n	80049ec <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 020e 	bic.w	r2, r2, #14
 80049b8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0201 	bic.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d2:	2101      	movs	r1, #1
 80049d4:	fa01 f202 	lsl.w	r2, r1, r2
 80049d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bc80      	pop	{r7}
 80049f4:	4770      	bx	lr
	...

080049f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d005      	beq.n	8004a1a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2204      	movs	r2, #4
 8004a12:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
 8004a18:	e051      	b.n	8004abe <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 020e 	bic.w	r2, r2, #14
 8004a28:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0201 	bic.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a22      	ldr	r2, [pc, #136]	; (8004ac8 <HAL_DMA_Abort_IT+0xd0>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d029      	beq.n	8004a98 <HAL_DMA_Abort_IT+0xa0>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a20      	ldr	r2, [pc, #128]	; (8004acc <HAL_DMA_Abort_IT+0xd4>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d022      	beq.n	8004a94 <HAL_DMA_Abort_IT+0x9c>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a1f      	ldr	r2, [pc, #124]	; (8004ad0 <HAL_DMA_Abort_IT+0xd8>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d01a      	beq.n	8004a8e <HAL_DMA_Abort_IT+0x96>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a1d      	ldr	r2, [pc, #116]	; (8004ad4 <HAL_DMA_Abort_IT+0xdc>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d012      	beq.n	8004a88 <HAL_DMA_Abort_IT+0x90>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a1c      	ldr	r2, [pc, #112]	; (8004ad8 <HAL_DMA_Abort_IT+0xe0>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d00a      	beq.n	8004a82 <HAL_DMA_Abort_IT+0x8a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a1a      	ldr	r2, [pc, #104]	; (8004adc <HAL_DMA_Abort_IT+0xe4>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d102      	bne.n	8004a7c <HAL_DMA_Abort_IT+0x84>
 8004a76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004a7a:	e00e      	b.n	8004a9a <HAL_DMA_Abort_IT+0xa2>
 8004a7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a80:	e00b      	b.n	8004a9a <HAL_DMA_Abort_IT+0xa2>
 8004a82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a86:	e008      	b.n	8004a9a <HAL_DMA_Abort_IT+0xa2>
 8004a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a8c:	e005      	b.n	8004a9a <HAL_DMA_Abort_IT+0xa2>
 8004a8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a92:	e002      	b.n	8004a9a <HAL_DMA_Abort_IT+0xa2>
 8004a94:	2310      	movs	r3, #16
 8004a96:	e000      	b.n	8004a9a <HAL_DMA_Abort_IT+0xa2>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	4a11      	ldr	r2, [pc, #68]	; (8004ae0 <HAL_DMA_Abort_IT+0xe8>)
 8004a9c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	4798      	blx	r3
    } 
  }
  return status;
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40020008 	.word	0x40020008
 8004acc:	4002001c 	.word	0x4002001c
 8004ad0:	40020030 	.word	0x40020030
 8004ad4:	40020044 	.word	0x40020044
 8004ad8:	40020058 	.word	0x40020058
 8004adc:	4002006c 	.word	0x4002006c
 8004ae0:	40020000 	.word	0x40020000

08004ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b00:	2204      	movs	r2, #4
 8004b02:	409a      	lsls	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d04f      	beq.n	8004bac <HAL_DMA_IRQHandler+0xc8>
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f003 0304 	and.w	r3, r3, #4
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d04a      	beq.n	8004bac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0320 	and.w	r3, r3, #32
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d107      	bne.n	8004b34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0204 	bic.w	r2, r2, #4
 8004b32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a66      	ldr	r2, [pc, #408]	; (8004cd4 <HAL_DMA_IRQHandler+0x1f0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d029      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xae>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a65      	ldr	r2, [pc, #404]	; (8004cd8 <HAL_DMA_IRQHandler+0x1f4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d022      	beq.n	8004b8e <HAL_DMA_IRQHandler+0xaa>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a63      	ldr	r2, [pc, #396]	; (8004cdc <HAL_DMA_IRQHandler+0x1f8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d01a      	beq.n	8004b88 <HAL_DMA_IRQHandler+0xa4>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a62      	ldr	r2, [pc, #392]	; (8004ce0 <HAL_DMA_IRQHandler+0x1fc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d012      	beq.n	8004b82 <HAL_DMA_IRQHandler+0x9e>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a60      	ldr	r2, [pc, #384]	; (8004ce4 <HAL_DMA_IRQHandler+0x200>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d00a      	beq.n	8004b7c <HAL_DMA_IRQHandler+0x98>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a5f      	ldr	r2, [pc, #380]	; (8004ce8 <HAL_DMA_IRQHandler+0x204>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d102      	bne.n	8004b76 <HAL_DMA_IRQHandler+0x92>
 8004b70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004b74:	e00e      	b.n	8004b94 <HAL_DMA_IRQHandler+0xb0>
 8004b76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004b7a:	e00b      	b.n	8004b94 <HAL_DMA_IRQHandler+0xb0>
 8004b7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004b80:	e008      	b.n	8004b94 <HAL_DMA_IRQHandler+0xb0>
 8004b82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b86:	e005      	b.n	8004b94 <HAL_DMA_IRQHandler+0xb0>
 8004b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b8c:	e002      	b.n	8004b94 <HAL_DMA_IRQHandler+0xb0>
 8004b8e:	2340      	movs	r3, #64	; 0x40
 8004b90:	e000      	b.n	8004b94 <HAL_DMA_IRQHandler+0xb0>
 8004b92:	2304      	movs	r3, #4
 8004b94:	4a55      	ldr	r2, [pc, #340]	; (8004cec <HAL_DMA_IRQHandler+0x208>)
 8004b96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 8094 	beq.w	8004cca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004baa:	e08e      	b.n	8004cca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb0:	2202      	movs	r2, #2
 8004bb2:	409a      	lsls	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d056      	beq.n	8004c6a <HAL_DMA_IRQHandler+0x186>
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d051      	beq.n	8004c6a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0320 	and.w	r3, r3, #32
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10b      	bne.n	8004bec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 020a 	bic.w	r2, r2, #10
 8004be2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a38      	ldr	r2, [pc, #224]	; (8004cd4 <HAL_DMA_IRQHandler+0x1f0>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d029      	beq.n	8004c4a <HAL_DMA_IRQHandler+0x166>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a37      	ldr	r2, [pc, #220]	; (8004cd8 <HAL_DMA_IRQHandler+0x1f4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d022      	beq.n	8004c46 <HAL_DMA_IRQHandler+0x162>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a35      	ldr	r2, [pc, #212]	; (8004cdc <HAL_DMA_IRQHandler+0x1f8>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d01a      	beq.n	8004c40 <HAL_DMA_IRQHandler+0x15c>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a34      	ldr	r2, [pc, #208]	; (8004ce0 <HAL_DMA_IRQHandler+0x1fc>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d012      	beq.n	8004c3a <HAL_DMA_IRQHandler+0x156>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a32      	ldr	r2, [pc, #200]	; (8004ce4 <HAL_DMA_IRQHandler+0x200>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d00a      	beq.n	8004c34 <HAL_DMA_IRQHandler+0x150>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a31      	ldr	r2, [pc, #196]	; (8004ce8 <HAL_DMA_IRQHandler+0x204>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d102      	bne.n	8004c2e <HAL_DMA_IRQHandler+0x14a>
 8004c28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004c2c:	e00e      	b.n	8004c4c <HAL_DMA_IRQHandler+0x168>
 8004c2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c32:	e00b      	b.n	8004c4c <HAL_DMA_IRQHandler+0x168>
 8004c34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c38:	e008      	b.n	8004c4c <HAL_DMA_IRQHandler+0x168>
 8004c3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c3e:	e005      	b.n	8004c4c <HAL_DMA_IRQHandler+0x168>
 8004c40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c44:	e002      	b.n	8004c4c <HAL_DMA_IRQHandler+0x168>
 8004c46:	2320      	movs	r3, #32
 8004c48:	e000      	b.n	8004c4c <HAL_DMA_IRQHandler+0x168>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	4a27      	ldr	r2, [pc, #156]	; (8004cec <HAL_DMA_IRQHandler+0x208>)
 8004c4e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d034      	beq.n	8004cca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004c68:	e02f      	b.n	8004cca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6e:	2208      	movs	r2, #8
 8004c70:	409a      	lsls	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4013      	ands	r3, r2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d028      	beq.n	8004ccc <HAL_DMA_IRQHandler+0x1e8>
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d023      	beq.n	8004ccc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 020e 	bic.w	r2, r2, #14
 8004c92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8004ca2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d004      	beq.n	8004ccc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	4798      	blx	r3
    }
  }
  return;
 8004cca:	bf00      	nop
 8004ccc:	bf00      	nop
}
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40020008 	.word	0x40020008
 8004cd8:	4002001c 	.word	0x4002001c
 8004cdc:	40020030 	.word	0x40020030
 8004ce0:	40020044 	.word	0x40020044
 8004ce4:	40020058 	.word	0x40020058
 8004ce8:	4002006c 	.word	0x4002006c
 8004cec:	40020000 	.word	0x40020000

08004cf0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
 8004cfc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d06:	2101      	movs	r1, #1
 8004d08:	fa01 f202 	lsl.w	r2, r1, r2
 8004d0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b10      	cmp	r3, #16
 8004d1c:	d108      	bne.n	8004d30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68ba      	ldr	r2, [r7, #8]
 8004d2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d2e:	e007      	b.n	8004d40 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	60da      	str	r2, [r3, #12]
}
 8004d40:	bf00      	nop
 8004d42:	3714      	adds	r7, #20
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bc80      	pop	{r7}
 8004d48:	4770      	bx	lr
	...

08004d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b08b      	sub	sp, #44	; 0x2c
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d56:	2300      	movs	r3, #0
 8004d58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d5e:	e169      	b.n	8005034 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004d60:	2201      	movs	r2, #1
 8004d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69fa      	ldr	r2, [r7, #28]
 8004d70:	4013      	ands	r3, r2
 8004d72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	f040 8158 	bne.w	800502e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	4a9a      	ldr	r2, [pc, #616]	; (8004fec <HAL_GPIO_Init+0x2a0>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d05e      	beq.n	8004e46 <HAL_GPIO_Init+0xfa>
 8004d88:	4a98      	ldr	r2, [pc, #608]	; (8004fec <HAL_GPIO_Init+0x2a0>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d875      	bhi.n	8004e7a <HAL_GPIO_Init+0x12e>
 8004d8e:	4a98      	ldr	r2, [pc, #608]	; (8004ff0 <HAL_GPIO_Init+0x2a4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d058      	beq.n	8004e46 <HAL_GPIO_Init+0xfa>
 8004d94:	4a96      	ldr	r2, [pc, #600]	; (8004ff0 <HAL_GPIO_Init+0x2a4>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d86f      	bhi.n	8004e7a <HAL_GPIO_Init+0x12e>
 8004d9a:	4a96      	ldr	r2, [pc, #600]	; (8004ff4 <HAL_GPIO_Init+0x2a8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d052      	beq.n	8004e46 <HAL_GPIO_Init+0xfa>
 8004da0:	4a94      	ldr	r2, [pc, #592]	; (8004ff4 <HAL_GPIO_Init+0x2a8>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d869      	bhi.n	8004e7a <HAL_GPIO_Init+0x12e>
 8004da6:	4a94      	ldr	r2, [pc, #592]	; (8004ff8 <HAL_GPIO_Init+0x2ac>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d04c      	beq.n	8004e46 <HAL_GPIO_Init+0xfa>
 8004dac:	4a92      	ldr	r2, [pc, #584]	; (8004ff8 <HAL_GPIO_Init+0x2ac>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d863      	bhi.n	8004e7a <HAL_GPIO_Init+0x12e>
 8004db2:	4a92      	ldr	r2, [pc, #584]	; (8004ffc <HAL_GPIO_Init+0x2b0>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d046      	beq.n	8004e46 <HAL_GPIO_Init+0xfa>
 8004db8:	4a90      	ldr	r2, [pc, #576]	; (8004ffc <HAL_GPIO_Init+0x2b0>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d85d      	bhi.n	8004e7a <HAL_GPIO_Init+0x12e>
 8004dbe:	2b12      	cmp	r3, #18
 8004dc0:	d82a      	bhi.n	8004e18 <HAL_GPIO_Init+0xcc>
 8004dc2:	2b12      	cmp	r3, #18
 8004dc4:	d859      	bhi.n	8004e7a <HAL_GPIO_Init+0x12e>
 8004dc6:	a201      	add	r2, pc, #4	; (adr r2, 8004dcc <HAL_GPIO_Init+0x80>)
 8004dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dcc:	08004e47 	.word	0x08004e47
 8004dd0:	08004e21 	.word	0x08004e21
 8004dd4:	08004e33 	.word	0x08004e33
 8004dd8:	08004e75 	.word	0x08004e75
 8004ddc:	08004e7b 	.word	0x08004e7b
 8004de0:	08004e7b 	.word	0x08004e7b
 8004de4:	08004e7b 	.word	0x08004e7b
 8004de8:	08004e7b 	.word	0x08004e7b
 8004dec:	08004e7b 	.word	0x08004e7b
 8004df0:	08004e7b 	.word	0x08004e7b
 8004df4:	08004e7b 	.word	0x08004e7b
 8004df8:	08004e7b 	.word	0x08004e7b
 8004dfc:	08004e7b 	.word	0x08004e7b
 8004e00:	08004e7b 	.word	0x08004e7b
 8004e04:	08004e7b 	.word	0x08004e7b
 8004e08:	08004e7b 	.word	0x08004e7b
 8004e0c:	08004e7b 	.word	0x08004e7b
 8004e10:	08004e29 	.word	0x08004e29
 8004e14:	08004e3d 	.word	0x08004e3d
 8004e18:	4a79      	ldr	r2, [pc, #484]	; (8005000 <HAL_GPIO_Init+0x2b4>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004e1e:	e02c      	b.n	8004e7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	623b      	str	r3, [r7, #32]
          break;
 8004e26:	e029      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	3304      	adds	r3, #4
 8004e2e:	623b      	str	r3, [r7, #32]
          break;
 8004e30:	e024      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	3308      	adds	r3, #8
 8004e38:	623b      	str	r3, [r7, #32]
          break;
 8004e3a:	e01f      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	330c      	adds	r3, #12
 8004e42:	623b      	str	r3, [r7, #32]
          break;
 8004e44:	e01a      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d102      	bne.n	8004e54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004e4e:	2304      	movs	r3, #4
 8004e50:	623b      	str	r3, [r7, #32]
          break;
 8004e52:	e013      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d105      	bne.n	8004e68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004e5c:	2308      	movs	r3, #8
 8004e5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69fa      	ldr	r2, [r7, #28]
 8004e64:	611a      	str	r2, [r3, #16]
          break;
 8004e66:	e009      	b.n	8004e7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004e68:	2308      	movs	r3, #8
 8004e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	69fa      	ldr	r2, [r7, #28]
 8004e70:	615a      	str	r2, [r3, #20]
          break;
 8004e72:	e003      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004e74:	2300      	movs	r3, #0
 8004e76:	623b      	str	r3, [r7, #32]
          break;
 8004e78:	e000      	b.n	8004e7c <HAL_GPIO_Init+0x130>
          break;
 8004e7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2bff      	cmp	r3, #255	; 0xff
 8004e80:	d801      	bhi.n	8004e86 <HAL_GPIO_Init+0x13a>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	e001      	b.n	8004e8a <HAL_GPIO_Init+0x13e>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	3304      	adds	r3, #4
 8004e8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	2bff      	cmp	r3, #255	; 0xff
 8004e90:	d802      	bhi.n	8004e98 <HAL_GPIO_Init+0x14c>
 8004e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	e002      	b.n	8004e9e <HAL_GPIO_Init+0x152>
 8004e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9a:	3b08      	subs	r3, #8
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	210f      	movs	r1, #15
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8004eac:	43db      	mvns	r3, r3
 8004eae:	401a      	ands	r2, r3
 8004eb0:	6a39      	ldr	r1, [r7, #32]
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb8:	431a      	orrs	r2, r3
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 80b1 	beq.w	800502e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004ecc:	4b4d      	ldr	r3, [pc, #308]	; (8005004 <HAL_GPIO_Init+0x2b8>)
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	4a4c      	ldr	r2, [pc, #304]	; (8005004 <HAL_GPIO_Init+0x2b8>)
 8004ed2:	f043 0301 	orr.w	r3, r3, #1
 8004ed6:	6193      	str	r3, [r2, #24]
 8004ed8:	4b4a      	ldr	r3, [pc, #296]	; (8005004 <HAL_GPIO_Init+0x2b8>)
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	60bb      	str	r3, [r7, #8]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004ee4:	4a48      	ldr	r2, [pc, #288]	; (8005008 <HAL_GPIO_Init+0x2bc>)
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee8:	089b      	lsrs	r3, r3, #2
 8004eea:	3302      	adds	r3, #2
 8004eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ef0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	220f      	movs	r2, #15
 8004efc:	fa02 f303 	lsl.w	r3, r2, r3
 8004f00:	43db      	mvns	r3, r3
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	4013      	ands	r3, r2
 8004f06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a40      	ldr	r2, [pc, #256]	; (800500c <HAL_GPIO_Init+0x2c0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d013      	beq.n	8004f38 <HAL_GPIO_Init+0x1ec>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a3f      	ldr	r2, [pc, #252]	; (8005010 <HAL_GPIO_Init+0x2c4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00d      	beq.n	8004f34 <HAL_GPIO_Init+0x1e8>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a3e      	ldr	r2, [pc, #248]	; (8005014 <HAL_GPIO_Init+0x2c8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d007      	beq.n	8004f30 <HAL_GPIO_Init+0x1e4>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a3d      	ldr	r2, [pc, #244]	; (8005018 <HAL_GPIO_Init+0x2cc>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d101      	bne.n	8004f2c <HAL_GPIO_Init+0x1e0>
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e006      	b.n	8004f3a <HAL_GPIO_Init+0x1ee>
 8004f2c:	2304      	movs	r3, #4
 8004f2e:	e004      	b.n	8004f3a <HAL_GPIO_Init+0x1ee>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e002      	b.n	8004f3a <HAL_GPIO_Init+0x1ee>
 8004f34:	2301      	movs	r3, #1
 8004f36:	e000      	b.n	8004f3a <HAL_GPIO_Init+0x1ee>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f3c:	f002 0203 	and.w	r2, r2, #3
 8004f40:	0092      	lsls	r2, r2, #2
 8004f42:	4093      	lsls	r3, r2
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004f4a:	492f      	ldr	r1, [pc, #188]	; (8005008 <HAL_GPIO_Init+0x2bc>)
 8004f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4e:	089b      	lsrs	r3, r3, #2
 8004f50:	3302      	adds	r3, #2
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d006      	beq.n	8004f72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004f64:	4b2d      	ldr	r3, [pc, #180]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	492c      	ldr	r1, [pc, #176]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	600b      	str	r3, [r1, #0]
 8004f70:	e006      	b.n	8004f80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004f72:	4b2a      	ldr	r3, [pc, #168]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	4928      	ldr	r1, [pc, #160]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d006      	beq.n	8004f9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004f8c:	4b23      	ldr	r3, [pc, #140]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	4922      	ldr	r1, [pc, #136]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	604b      	str	r3, [r1, #4]
 8004f98:	e006      	b.n	8004fa8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004f9a:	4b20      	ldr	r3, [pc, #128]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	491e      	ldr	r1, [pc, #120]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d006      	beq.n	8004fc2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004fb4:	4b19      	ldr	r3, [pc, #100]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	4918      	ldr	r1, [pc, #96]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	608b      	str	r3, [r1, #8]
 8004fc0:	e006      	b.n	8004fd0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004fc2:	4b16      	ldr	r3, [pc, #88]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	43db      	mvns	r3, r3
 8004fca:	4914      	ldr	r1, [pc, #80]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d021      	beq.n	8005020 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004fdc:	4b0f      	ldr	r3, [pc, #60]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	490e      	ldr	r1, [pc, #56]	; (800501c <HAL_GPIO_Init+0x2d0>)
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60cb      	str	r3, [r1, #12]
 8004fe8:	e021      	b.n	800502e <HAL_GPIO_Init+0x2e2>
 8004fea:	bf00      	nop
 8004fec:	10320000 	.word	0x10320000
 8004ff0:	10310000 	.word	0x10310000
 8004ff4:	10220000 	.word	0x10220000
 8004ff8:	10210000 	.word	0x10210000
 8004ffc:	10120000 	.word	0x10120000
 8005000:	10110000 	.word	0x10110000
 8005004:	40021000 	.word	0x40021000
 8005008:	40010000 	.word	0x40010000
 800500c:	40010800 	.word	0x40010800
 8005010:	40010c00 	.word	0x40010c00
 8005014:	40011000 	.word	0x40011000
 8005018:	40011400 	.word	0x40011400
 800501c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005020:	4b0b      	ldr	r3, [pc, #44]	; (8005050 <HAL_GPIO_Init+0x304>)
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	43db      	mvns	r3, r3
 8005028:	4909      	ldr	r1, [pc, #36]	; (8005050 <HAL_GPIO_Init+0x304>)
 800502a:	4013      	ands	r3, r2
 800502c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800502e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005030:	3301      	adds	r3, #1
 8005032:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503a:	fa22 f303 	lsr.w	r3, r2, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	f47f ae8e 	bne.w	8004d60 <HAL_GPIO_Init+0x14>
  }
}
 8005044:	bf00      	nop
 8005046:	bf00      	nop
 8005048:	372c      	adds	r7, #44	; 0x2c
 800504a:	46bd      	mov	sp, r7
 800504c:	bc80      	pop	{r7}
 800504e:	4770      	bx	lr
 8005050:	40010400 	.word	0x40010400

08005054 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	460b      	mov	r3, r1
 800505e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	887b      	ldrh	r3, [r7, #2]
 8005066:	4013      	ands	r3, r2
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800506c:	2301      	movs	r3, #1
 800506e:	73fb      	strb	r3, [r7, #15]
 8005070:	e001      	b.n	8005076 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005072:	2300      	movs	r3, #0
 8005074:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005076:	7bfb      	ldrb	r3, [r7, #15]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr

08005082 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
 800508a:	460b      	mov	r3, r1
 800508c:	807b      	strh	r3, [r7, #2]
 800508e:	4613      	mov	r3, r2
 8005090:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005092:	787b      	ldrb	r3, [r7, #1]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005098:	887a      	ldrh	r2, [r7, #2]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800509e:	e003      	b.n	80050a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80050a0:	887b      	ldrh	r3, [r7, #2]
 80050a2:	041a      	lsls	r2, r3, #16
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	611a      	str	r2, [r3, #16]
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bc80      	pop	{r7}
 80050b0:	4770      	bx	lr

080050b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050b2:	b480      	push	{r7}
 80050b4:	b085      	sub	sp, #20
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
 80050ba:	460b      	mov	r3, r1
 80050bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050c4:	887a      	ldrh	r2, [r7, #2]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	4013      	ands	r3, r2
 80050ca:	041a      	lsls	r2, r3, #16
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	43d9      	mvns	r1, r3
 80050d0:	887b      	ldrh	r3, [r7, #2]
 80050d2:	400b      	ands	r3, r1
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	611a      	str	r2, [r3, #16]
}
 80050da:	bf00      	nop
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr

080050e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e272      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f000 8087 	beq.w	8005212 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005104:	4b92      	ldr	r3, [pc, #584]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f003 030c 	and.w	r3, r3, #12
 800510c:	2b04      	cmp	r3, #4
 800510e:	d00c      	beq.n	800512a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005110:	4b8f      	ldr	r3, [pc, #572]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f003 030c 	and.w	r3, r3, #12
 8005118:	2b08      	cmp	r3, #8
 800511a:	d112      	bne.n	8005142 <HAL_RCC_OscConfig+0x5e>
 800511c:	4b8c      	ldr	r3, [pc, #560]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005128:	d10b      	bne.n	8005142 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800512a:	4b89      	ldr	r3, [pc, #548]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d06c      	beq.n	8005210 <HAL_RCC_OscConfig+0x12c>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d168      	bne.n	8005210 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e24c      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800514a:	d106      	bne.n	800515a <HAL_RCC_OscConfig+0x76>
 800514c:	4b80      	ldr	r3, [pc, #512]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a7f      	ldr	r2, [pc, #508]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005156:	6013      	str	r3, [r2, #0]
 8005158:	e02e      	b.n	80051b8 <HAL_RCC_OscConfig+0xd4>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10c      	bne.n	800517c <HAL_RCC_OscConfig+0x98>
 8005162:	4b7b      	ldr	r3, [pc, #492]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a7a      	ldr	r2, [pc, #488]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005168:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	4b78      	ldr	r3, [pc, #480]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a77      	ldr	r2, [pc, #476]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005174:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e01d      	b.n	80051b8 <HAL_RCC_OscConfig+0xd4>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005184:	d10c      	bne.n	80051a0 <HAL_RCC_OscConfig+0xbc>
 8005186:	4b72      	ldr	r3, [pc, #456]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a71      	ldr	r2, [pc, #452]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800518c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	4b6f      	ldr	r3, [pc, #444]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a6e      	ldr	r2, [pc, #440]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800519c:	6013      	str	r3, [r2, #0]
 800519e:	e00b      	b.n	80051b8 <HAL_RCC_OscConfig+0xd4>
 80051a0:	4b6b      	ldr	r3, [pc, #428]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a6a      	ldr	r2, [pc, #424]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80051a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051aa:	6013      	str	r3, [r2, #0]
 80051ac:	4b68      	ldr	r3, [pc, #416]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a67      	ldr	r2, [pc, #412]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80051b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d013      	beq.n	80051e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c0:	f7fd fdec 	bl	8002d9c <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051c8:	f7fd fde8 	bl	8002d9c <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b64      	cmp	r3, #100	; 0x64
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e200      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051da:	4b5d      	ldr	r3, [pc, #372]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d0f0      	beq.n	80051c8 <HAL_RCC_OscConfig+0xe4>
 80051e6:	e014      	b.n	8005212 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7fd fdd8 	bl	8002d9c <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051f0:	f7fd fdd4 	bl	8002d9c <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b64      	cmp	r3, #100	; 0x64
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e1ec      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005202:	4b53      	ldr	r3, [pc, #332]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x10c>
 800520e:	e000      	b.n	8005212 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005210:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d063      	beq.n	80052e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800521e:	4b4c      	ldr	r3, [pc, #304]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f003 030c 	and.w	r3, r3, #12
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00b      	beq.n	8005242 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800522a:	4b49      	ldr	r3, [pc, #292]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f003 030c 	and.w	r3, r3, #12
 8005232:	2b08      	cmp	r3, #8
 8005234:	d11c      	bne.n	8005270 <HAL_RCC_OscConfig+0x18c>
 8005236:	4b46      	ldr	r3, [pc, #280]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d116      	bne.n	8005270 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005242:	4b43      	ldr	r3, [pc, #268]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d005      	beq.n	800525a <HAL_RCC_OscConfig+0x176>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d001      	beq.n	800525a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e1c0      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800525a:	4b3d      	ldr	r3, [pc, #244]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	4939      	ldr	r1, [pc, #228]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800526a:	4313      	orrs	r3, r2
 800526c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800526e:	e03a      	b.n	80052e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d020      	beq.n	80052ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005278:	4b36      	ldr	r3, [pc, #216]	; (8005354 <HAL_RCC_OscConfig+0x270>)
 800527a:	2201      	movs	r2, #1
 800527c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800527e:	f7fd fd8d 	bl	8002d9c <HAL_GetTick>
 8005282:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005284:	e008      	b.n	8005298 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005286:	f7fd fd89 	bl	8002d9c <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d901      	bls.n	8005298 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e1a1      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005298:	4b2d      	ldr	r3, [pc, #180]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0f0      	beq.n	8005286 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052a4:	4b2a      	ldr	r3, [pc, #168]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	00db      	lsls	r3, r3, #3
 80052b2:	4927      	ldr	r1, [pc, #156]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	600b      	str	r3, [r1, #0]
 80052b8:	e015      	b.n	80052e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052ba:	4b26      	ldr	r3, [pc, #152]	; (8005354 <HAL_RCC_OscConfig+0x270>)
 80052bc:	2200      	movs	r2, #0
 80052be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c0:	f7fd fd6c 	bl	8002d9c <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052c8:	f7fd fd68 	bl	8002d9c <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e180      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052da:	4b1d      	ldr	r3, [pc, #116]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f0      	bne.n	80052c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0308 	and.w	r3, r3, #8
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d03a      	beq.n	8005368 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d019      	beq.n	800532e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052fa:	4b17      	ldr	r3, [pc, #92]	; (8005358 <HAL_RCC_OscConfig+0x274>)
 80052fc:	2201      	movs	r2, #1
 80052fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005300:	f7fd fd4c 	bl	8002d9c <HAL_GetTick>
 8005304:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005306:	e008      	b.n	800531a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005308:	f7fd fd48 	bl	8002d9c <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b02      	cmp	r3, #2
 8005314:	d901      	bls.n	800531a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e160      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800531a:	4b0d      	ldr	r3, [pc, #52]	; (8005350 <HAL_RCC_OscConfig+0x26c>)
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	f003 0302 	and.w	r3, r3, #2
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0f0      	beq.n	8005308 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005326:	2001      	movs	r0, #1
 8005328:	f000 fad8 	bl	80058dc <RCC_Delay>
 800532c:	e01c      	b.n	8005368 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800532e:	4b0a      	ldr	r3, [pc, #40]	; (8005358 <HAL_RCC_OscConfig+0x274>)
 8005330:	2200      	movs	r2, #0
 8005332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005334:	f7fd fd32 	bl	8002d9c <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800533a:	e00f      	b.n	800535c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800533c:	f7fd fd2e 	bl	8002d9c <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	2b02      	cmp	r3, #2
 8005348:	d908      	bls.n	800535c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e146      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
 800534e:	bf00      	nop
 8005350:	40021000 	.word	0x40021000
 8005354:	42420000 	.word	0x42420000
 8005358:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800535c:	4b92      	ldr	r3, [pc, #584]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800535e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e9      	bne.n	800533c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0304 	and.w	r3, r3, #4
 8005370:	2b00      	cmp	r3, #0
 8005372:	f000 80a6 	beq.w	80054c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005376:	2300      	movs	r3, #0
 8005378:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800537a:	4b8b      	ldr	r3, [pc, #556]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10d      	bne.n	80053a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005386:	4b88      	ldr	r3, [pc, #544]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	4a87      	ldr	r2, [pc, #540]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800538c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005390:	61d3      	str	r3, [r2, #28]
 8005392:	4b85      	ldr	r3, [pc, #532]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800539a:	60bb      	str	r3, [r7, #8]
 800539c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800539e:	2301      	movs	r3, #1
 80053a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a2:	4b82      	ldr	r3, [pc, #520]	; (80055ac <HAL_RCC_OscConfig+0x4c8>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d118      	bne.n	80053e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053ae:	4b7f      	ldr	r3, [pc, #508]	; (80055ac <HAL_RCC_OscConfig+0x4c8>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a7e      	ldr	r2, [pc, #504]	; (80055ac <HAL_RCC_OscConfig+0x4c8>)
 80053b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ba:	f7fd fcef 	bl	8002d9c <HAL_GetTick>
 80053be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c0:	e008      	b.n	80053d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053c2:	f7fd fceb 	bl	8002d9c <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	2b64      	cmp	r3, #100	; 0x64
 80053ce:	d901      	bls.n	80053d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e103      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053d4:	4b75      	ldr	r3, [pc, #468]	; (80055ac <HAL_RCC_OscConfig+0x4c8>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d0f0      	beq.n	80053c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d106      	bne.n	80053f6 <HAL_RCC_OscConfig+0x312>
 80053e8:	4b6f      	ldr	r3, [pc, #444]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	4a6e      	ldr	r2, [pc, #440]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 80053ee:	f043 0301 	orr.w	r3, r3, #1
 80053f2:	6213      	str	r3, [r2, #32]
 80053f4:	e02d      	b.n	8005452 <HAL_RCC_OscConfig+0x36e>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10c      	bne.n	8005418 <HAL_RCC_OscConfig+0x334>
 80053fe:	4b6a      	ldr	r3, [pc, #424]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	4a69      	ldr	r2, [pc, #420]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005404:	f023 0301 	bic.w	r3, r3, #1
 8005408:	6213      	str	r3, [r2, #32]
 800540a:	4b67      	ldr	r3, [pc, #412]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	4a66      	ldr	r2, [pc, #408]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005410:	f023 0304 	bic.w	r3, r3, #4
 8005414:	6213      	str	r3, [r2, #32]
 8005416:	e01c      	b.n	8005452 <HAL_RCC_OscConfig+0x36e>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	2b05      	cmp	r3, #5
 800541e:	d10c      	bne.n	800543a <HAL_RCC_OscConfig+0x356>
 8005420:	4b61      	ldr	r3, [pc, #388]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	4a60      	ldr	r2, [pc, #384]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005426:	f043 0304 	orr.w	r3, r3, #4
 800542a:	6213      	str	r3, [r2, #32]
 800542c:	4b5e      	ldr	r3, [pc, #376]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	4a5d      	ldr	r2, [pc, #372]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005432:	f043 0301 	orr.w	r3, r3, #1
 8005436:	6213      	str	r3, [r2, #32]
 8005438:	e00b      	b.n	8005452 <HAL_RCC_OscConfig+0x36e>
 800543a:	4b5b      	ldr	r3, [pc, #364]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	4a5a      	ldr	r2, [pc, #360]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005440:	f023 0301 	bic.w	r3, r3, #1
 8005444:	6213      	str	r3, [r2, #32]
 8005446:	4b58      	ldr	r3, [pc, #352]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	4a57      	ldr	r2, [pc, #348]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800544c:	f023 0304 	bic.w	r3, r3, #4
 8005450:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d015      	beq.n	8005486 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800545a:	f7fd fc9f 	bl	8002d9c <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005460:	e00a      	b.n	8005478 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005462:	f7fd fc9b 	bl	8002d9c <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005470:	4293      	cmp	r3, r2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e0b1      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005478:	4b4b      	ldr	r3, [pc, #300]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0ee      	beq.n	8005462 <HAL_RCC_OscConfig+0x37e>
 8005484:	e014      	b.n	80054b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005486:	f7fd fc89 	bl	8002d9c <HAL_GetTick>
 800548a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800548c:	e00a      	b.n	80054a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800548e:	f7fd fc85 	bl	8002d9c <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	f241 3288 	movw	r2, #5000	; 0x1388
 800549c:	4293      	cmp	r3, r2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e09b      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a4:	4b40      	ldr	r3, [pc, #256]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1ee      	bne.n	800548e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054b0:	7dfb      	ldrb	r3, [r7, #23]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d105      	bne.n	80054c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b6:	4b3c      	ldr	r3, [pc, #240]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 80054b8:	69db      	ldr	r3, [r3, #28]
 80054ba:	4a3b      	ldr	r2, [pc, #236]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 80054bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	69db      	ldr	r3, [r3, #28]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f000 8087 	beq.w	80055da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054cc:	4b36      	ldr	r3, [pc, #216]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f003 030c 	and.w	r3, r3, #12
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d061      	beq.n	800559c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	69db      	ldr	r3, [r3, #28]
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d146      	bne.n	800556e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054e0:	4b33      	ldr	r3, [pc, #204]	; (80055b0 <HAL_RCC_OscConfig+0x4cc>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e6:	f7fd fc59 	bl	8002d9c <HAL_GetTick>
 80054ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054ec:	e008      	b.n	8005500 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ee:	f7fd fc55 	bl	8002d9c <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e06d      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005500:	4b29      	ldr	r3, [pc, #164]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1f0      	bne.n	80054ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a1b      	ldr	r3, [r3, #32]
 8005510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005514:	d108      	bne.n	8005528 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005516:	4b24      	ldr	r3, [pc, #144]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	4921      	ldr	r1, [pc, #132]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005524:	4313      	orrs	r3, r2
 8005526:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005528:	4b1f      	ldr	r3, [pc, #124]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a19      	ldr	r1, [r3, #32]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	430b      	orrs	r3, r1
 800553a:	491b      	ldr	r1, [pc, #108]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 800553c:	4313      	orrs	r3, r2
 800553e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005540:	4b1b      	ldr	r3, [pc, #108]	; (80055b0 <HAL_RCC_OscConfig+0x4cc>)
 8005542:	2201      	movs	r2, #1
 8005544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005546:	f7fd fc29 	bl	8002d9c <HAL_GetTick>
 800554a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800554c:	e008      	b.n	8005560 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800554e:	f7fd fc25 	bl	8002d9c <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d901      	bls.n	8005560 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e03d      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005560:	4b11      	ldr	r3, [pc, #68]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0f0      	beq.n	800554e <HAL_RCC_OscConfig+0x46a>
 800556c:	e035      	b.n	80055da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800556e:	4b10      	ldr	r3, [pc, #64]	; (80055b0 <HAL_RCC_OscConfig+0x4cc>)
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005574:	f7fd fc12 	bl	8002d9c <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800557c:	f7fd fc0e 	bl	8002d9c <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e026      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800558e:	4b06      	ldr	r3, [pc, #24]	; (80055a8 <HAL_RCC_OscConfig+0x4c4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1f0      	bne.n	800557c <HAL_RCC_OscConfig+0x498>
 800559a:	e01e      	b.n	80055da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	69db      	ldr	r3, [r3, #28]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d107      	bne.n	80055b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e019      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
 80055a8:	40021000 	.word	0x40021000
 80055ac:	40007000 	.word	0x40007000
 80055b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055b4:	4b0b      	ldr	r3, [pc, #44]	; (80055e4 <HAL_RCC_OscConfig+0x500>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d106      	bne.n	80055d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d001      	beq.n	80055da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40021000 	.word	0x40021000

080055e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e0d0      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055fc:	4b6a      	ldr	r3, [pc, #424]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	683a      	ldr	r2, [r7, #0]
 8005606:	429a      	cmp	r2, r3
 8005608:	d910      	bls.n	800562c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800560a:	4b67      	ldr	r3, [pc, #412]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f023 0207 	bic.w	r2, r3, #7
 8005612:	4965      	ldr	r1, [pc, #404]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	4313      	orrs	r3, r2
 8005618:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800561a:	4b63      	ldr	r3, [pc, #396]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0307 	and.w	r3, r3, #7
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	429a      	cmp	r2, r3
 8005626:	d001      	beq.n	800562c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e0b8      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d020      	beq.n	800567a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b00      	cmp	r3, #0
 8005642:	d005      	beq.n	8005650 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005644:	4b59      	ldr	r3, [pc, #356]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	4a58      	ldr	r2, [pc, #352]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 800564a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800564e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0308 	and.w	r3, r3, #8
 8005658:	2b00      	cmp	r3, #0
 800565a:	d005      	beq.n	8005668 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800565c:	4b53      	ldr	r3, [pc, #332]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	4a52      	ldr	r2, [pc, #328]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005662:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005666:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005668:	4b50      	ldr	r3, [pc, #320]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	494d      	ldr	r1, [pc, #308]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005676:	4313      	orrs	r3, r2
 8005678:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d040      	beq.n	8005708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d107      	bne.n	800569e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800568e:	4b47      	ldr	r3, [pc, #284]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d115      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e07f      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d107      	bne.n	80056b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a6:	4b41      	ldr	r3, [pc, #260]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d109      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e073      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056b6:	4b3d      	ldr	r3, [pc, #244]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e06b      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056c6:	4b39      	ldr	r3, [pc, #228]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f023 0203 	bic.w	r2, r3, #3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	4936      	ldr	r1, [pc, #216]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056d8:	f7fd fb60 	bl	8002d9c <HAL_GetTick>
 80056dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056de:	e00a      	b.n	80056f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e0:	f7fd fb5c 	bl	8002d9c <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e053      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056f6:	4b2d      	ldr	r3, [pc, #180]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f003 020c 	and.w	r2, r3, #12
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	429a      	cmp	r2, r3
 8005706:	d1eb      	bne.n	80056e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005708:	4b27      	ldr	r3, [pc, #156]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d210      	bcs.n	8005738 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005716:	4b24      	ldr	r3, [pc, #144]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f023 0207 	bic.w	r2, r3, #7
 800571e:	4922      	ldr	r1, [pc, #136]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	4313      	orrs	r3, r2
 8005724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005726:	4b20      	ldr	r3, [pc, #128]	; (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0307 	and.w	r3, r3, #7
 800572e:	683a      	ldr	r2, [r7, #0]
 8005730:	429a      	cmp	r2, r3
 8005732:	d001      	beq.n	8005738 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e032      	b.n	800579e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0304 	and.w	r3, r3, #4
 8005740:	2b00      	cmp	r3, #0
 8005742:	d008      	beq.n	8005756 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005744:	4b19      	ldr	r3, [pc, #100]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	4916      	ldr	r1, [pc, #88]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005752:	4313      	orrs	r3, r2
 8005754:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	2b00      	cmp	r3, #0
 8005760:	d009      	beq.n	8005776 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005762:	4b12      	ldr	r3, [pc, #72]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	490e      	ldr	r1, [pc, #56]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	4313      	orrs	r3, r2
 8005774:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005776:	f000 f821 	bl	80057bc <HAL_RCC_GetSysClockFreq>
 800577a:	4602      	mov	r2, r0
 800577c:	4b0b      	ldr	r3, [pc, #44]	; (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	091b      	lsrs	r3, r3, #4
 8005782:	f003 030f 	and.w	r3, r3, #15
 8005786:	490a      	ldr	r1, [pc, #40]	; (80057b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005788:	5ccb      	ldrb	r3, [r1, r3]
 800578a:	fa22 f303 	lsr.w	r3, r2, r3
 800578e:	4a09      	ldr	r2, [pc, #36]	; (80057b4 <HAL_RCC_ClockConfig+0x1cc>)
 8005790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005792:	4b09      	ldr	r3, [pc, #36]	; (80057b8 <HAL_RCC_ClockConfig+0x1d0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4618      	mov	r0, r3
 8005798:	f7fd fabe 	bl	8002d18 <HAL_InitTick>

  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40022000 	.word	0x40022000
 80057ac:	40021000 	.word	0x40021000
 80057b0:	0800b704 	.word	0x0800b704
 80057b4:	20000004 	.word	0x20000004
 80057b8:	2000000c 	.word	0x2000000c

080057bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057bc:	b490      	push	{r4, r7}
 80057be:	b08a      	sub	sp, #40	; 0x28
 80057c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80057c2:	4b29      	ldr	r3, [pc, #164]	; (8005868 <HAL_RCC_GetSysClockFreq+0xac>)
 80057c4:	1d3c      	adds	r4, r7, #4
 80057c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80057cc:	f240 2301 	movw	r3, #513	; 0x201
 80057d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	61fb      	str	r3, [r7, #28]
 80057d6:	2300      	movs	r3, #0
 80057d8:	61bb      	str	r3, [r7, #24]
 80057da:	2300      	movs	r3, #0
 80057dc:	627b      	str	r3, [r7, #36]	; 0x24
 80057de:	2300      	movs	r3, #0
 80057e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057e2:	2300      	movs	r3, #0
 80057e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80057e6:	4b21      	ldr	r3, [pc, #132]	; (800586c <HAL_RCC_GetSysClockFreq+0xb0>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	f003 030c 	and.w	r3, r3, #12
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d002      	beq.n	80057fc <HAL_RCC_GetSysClockFreq+0x40>
 80057f6:	2b08      	cmp	r3, #8
 80057f8:	d003      	beq.n	8005802 <HAL_RCC_GetSysClockFreq+0x46>
 80057fa:	e02b      	b.n	8005854 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057fc:	4b1c      	ldr	r3, [pc, #112]	; (8005870 <HAL_RCC_GetSysClockFreq+0xb4>)
 80057fe:	623b      	str	r3, [r7, #32]
      break;
 8005800:	e02b      	b.n	800585a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	0c9b      	lsrs	r3, r3, #18
 8005806:	f003 030f 	and.w	r3, r3, #15
 800580a:	3328      	adds	r3, #40	; 0x28
 800580c:	443b      	add	r3, r7
 800580e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005812:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d012      	beq.n	8005844 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800581e:	4b13      	ldr	r3, [pc, #76]	; (800586c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	0c5b      	lsrs	r3, r3, #17
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	3328      	adds	r3, #40	; 0x28
 800582a:	443b      	add	r3, r7
 800582c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005830:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	4a0e      	ldr	r2, [pc, #56]	; (8005870 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005836:	fb03 f202 	mul.w	r2, r3, r2
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005840:	627b      	str	r3, [r7, #36]	; 0x24
 8005842:	e004      	b.n	800584e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	4a0b      	ldr	r2, [pc, #44]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005848:	fb02 f303 	mul.w	r3, r2, r3
 800584c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800584e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005850:	623b      	str	r3, [r7, #32]
      break;
 8005852:	e002      	b.n	800585a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005854:	4b06      	ldr	r3, [pc, #24]	; (8005870 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005856:	623b      	str	r3, [r7, #32]
      break;
 8005858:	bf00      	nop
    }
  }
  return sysclockfreq;
 800585a:	6a3b      	ldr	r3, [r7, #32]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3728      	adds	r7, #40	; 0x28
 8005860:	46bd      	mov	sp, r7
 8005862:	bc90      	pop	{r4, r7}
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	0800b6d0 	.word	0x0800b6d0
 800586c:	40021000 	.word	0x40021000
 8005870:	007a1200 	.word	0x007a1200
 8005874:	003d0900 	.word	0x003d0900

08005878 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800587c:	4b02      	ldr	r3, [pc, #8]	; (8005888 <HAL_RCC_GetHCLKFreq+0x10>)
 800587e:	681b      	ldr	r3, [r3, #0]
}
 8005880:	4618      	mov	r0, r3
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr
 8005888:	20000004 	.word	0x20000004

0800588c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005890:	f7ff fff2 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 8005894:	4602      	mov	r2, r0
 8005896:	4b05      	ldr	r3, [pc, #20]	; (80058ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	0a1b      	lsrs	r3, r3, #8
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	4903      	ldr	r1, [pc, #12]	; (80058b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058a2:	5ccb      	ldrb	r3, [r1, r3]
 80058a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	40021000 	.word	0x40021000
 80058b0:	0800b714 	.word	0x0800b714

080058b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058b8:	f7ff ffde 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 80058bc:	4602      	mov	r2, r0
 80058be:	4b05      	ldr	r3, [pc, #20]	; (80058d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	0adb      	lsrs	r3, r3, #11
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	4903      	ldr	r1, [pc, #12]	; (80058d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058ca:	5ccb      	ldrb	r3, [r1, r3]
 80058cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	40021000 	.word	0x40021000
 80058d8:	0800b714 	.word	0x0800b714

080058dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058e4:	4b0a      	ldr	r3, [pc, #40]	; (8005910 <RCC_Delay+0x34>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a0a      	ldr	r2, [pc, #40]	; (8005914 <RCC_Delay+0x38>)
 80058ea:	fba2 2303 	umull	r2, r3, r2, r3
 80058ee:	0a5b      	lsrs	r3, r3, #9
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	fb02 f303 	mul.w	r3, r2, r3
 80058f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80058f8:	bf00      	nop
  }
  while (Delay --);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	60fa      	str	r2, [r7, #12]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1f9      	bne.n	80058f8 <RCC_Delay+0x1c>
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr
 8005910:	20000004 	.word	0x20000004
 8005914:	10624dd3 	.word	0x10624dd3

08005918 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005920:	2300      	movs	r3, #0
 8005922:	613b      	str	r3, [r7, #16]
 8005924:	2300      	movs	r3, #0
 8005926:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	2b00      	cmp	r3, #0
 8005932:	d07d      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005934:	2300      	movs	r3, #0
 8005936:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005938:	4b4f      	ldr	r3, [pc, #316]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10d      	bne.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005944:	4b4c      	ldr	r3, [pc, #304]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005946:	69db      	ldr	r3, [r3, #28]
 8005948:	4a4b      	ldr	r2, [pc, #300]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800594a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800594e:	61d3      	str	r3, [r2, #28]
 8005950:	4b49      	ldr	r3, [pc, #292]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005958:	60bb      	str	r3, [r7, #8]
 800595a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800595c:	2301      	movs	r3, #1
 800595e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005960:	4b46      	ldr	r3, [pc, #280]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005968:	2b00      	cmp	r3, #0
 800596a:	d118      	bne.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800596c:	4b43      	ldr	r3, [pc, #268]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a42      	ldr	r2, [pc, #264]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005976:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005978:	f7fd fa10 	bl	8002d9c <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597e:	e008      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005980:	f7fd fa0c 	bl	8002d9c <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b64      	cmp	r3, #100	; 0x64
 800598c:	d901      	bls.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e06d      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005992:	4b3a      	ldr	r3, [pc, #232]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0f0      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800599e:	4b36      	ldr	r3, [pc, #216]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d02e      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d027      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059bc:	4b2e      	ldr	r3, [pc, #184]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059be:	6a1b      	ldr	r3, [r3, #32]
 80059c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059c6:	4b2e      	ldr	r3, [pc, #184]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059c8:	2201      	movs	r2, #1
 80059ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059cc:	4b2c      	ldr	r3, [pc, #176]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059d2:	4a29      	ldr	r2, [pc, #164]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d014      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e2:	f7fd f9db 	bl	8002d9c <HAL_GetTick>
 80059e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e8:	e00a      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ea:	f7fd f9d7 	bl	8002d9c <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d901      	bls.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e036      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a00:	4b1d      	ldr	r3, [pc, #116]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d0ee      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a0c:	4b1a      	ldr	r3, [pc, #104]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	4917      	ldr	r1, [pc, #92]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a1e:	7dfb      	ldrb	r3, [r7, #23]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d105      	bne.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a24:	4b14      	ldr	r3, [pc, #80]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	4a13      	ldr	r2, [pc, #76]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a2e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d008      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a3c:	4b0e      	ldr	r3, [pc, #56]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	490b      	ldr	r1, [pc, #44]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0310 	and.w	r3, r3, #16
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d008      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a5a:	4b07      	ldr	r3, [pc, #28]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	4904      	ldr	r1, [pc, #16]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3718      	adds	r7, #24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	40007000 	.word	0x40007000
 8005a80:	42420440 	.word	0x42420440

08005a84 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a84:	b590      	push	{r4, r7, lr}
 8005a86:	b08d      	sub	sp, #52	; 0x34
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005a8c:	4b58      	ldr	r3, [pc, #352]	; (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005a8e:	f107 040c 	add.w	r4, r7, #12
 8005a92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005a98:	f240 2301 	movw	r3, #513	; 0x201
 8005a9c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61fb      	str	r3, [r7, #28]
 8005aae:	2300      	movs	r3, #0
 8005ab0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2b10      	cmp	r3, #16
 8005ab6:	d00a      	beq.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b10      	cmp	r3, #16
 8005abc:	f200 808e 	bhi.w	8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d049      	beq.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d079      	beq.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005acc:	e086      	b.n	8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8005ace:	4b49      	ldr	r3, [pc, #292]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005ad4:	4b47      	ldr	r3, [pc, #284]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d07f      	beq.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	0c9b      	lsrs	r3, r3, #18
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	3330      	adds	r3, #48	; 0x30
 8005aea:	443b      	add	r3, r7
 8005aec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005af0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d017      	beq.n	8005b2c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005afc:	4b3d      	ldr	r3, [pc, #244]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	0c5b      	lsrs	r3, r3, #17
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	3330      	adds	r3, #48	; 0x30
 8005b08:	443b      	add	r3, r7
 8005b0a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005b0e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00d      	beq.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005b1a:	4a37      	ldr	r2, [pc, #220]	; (8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	fb02 f303 	mul.w	r3, r2, r3
 8005b28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b2a:	e004      	b.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	4a33      	ldr	r2, [pc, #204]	; (8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005b30:	fb02 f303 	mul.w	r3, r2, r3
 8005b34:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005b36:	4b2f      	ldr	r3, [pc, #188]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b42:	d102      	bne.n	8005b4a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b46:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005b48:	e04a      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8005b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	4a2c      	ldr	r2, [pc, #176]	; (8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005b50:	fba2 2303 	umull	r2, r3, r2, r3
 8005b54:	085b      	lsrs	r3, r3, #1
 8005b56:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005b58:	e042      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8005b5a:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b6a:	d108      	bne.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8005b76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b7c:	e01f      	b.n	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b88:	d109      	bne.n	8005b9e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8005b8a:	4b1a      	ldr	r3, [pc, #104]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8e:	f003 0302 	and.w	r3, r3, #2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8005b96:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005b9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9c:	e00f      	b.n	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ba4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ba8:	d11c      	bne.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005baa:	4b12      	ldr	r3, [pc, #72]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d016      	beq.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8005bb6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005bba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005bbc:	e012      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005bbe:	e011      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005bc0:	f7ff fe78 	bl	80058b4 <HAL_RCC_GetPCLK2Freq>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	4b0b      	ldr	r3, [pc, #44]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	0b9b      	lsrs	r3, r3, #14
 8005bcc:	f003 0303 	and.w	r3, r3, #3
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005bda:	e004      	b.n	8005be6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005bdc:	bf00      	nop
 8005bde:	e002      	b.n	8005be6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005be0:	bf00      	nop
 8005be2:	e000      	b.n	8005be6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005be4:	bf00      	nop
    }
  }
  return (frequency);
 8005be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3734      	adds	r7, #52	; 0x34
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd90      	pop	{r4, r7, pc}
 8005bf0:	0800b6e0 	.word	0x0800b6e0
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	007a1200 	.word	0x007a1200
 8005bfc:	003d0900 	.word	0x003d0900
 8005c00:	aaaaaaab 	.word	0xaaaaaaab

08005c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e041      	b.n	8005c9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fc feb6 	bl	800299c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3304      	adds	r3, #4
 8005c40:	4619      	mov	r1, r3
 8005c42:	4610      	mov	r0, r2
 8005c44:	f000 fa70 	bl	8006128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d001      	beq.n	8005cbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e03a      	b.n	8005d32 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0201 	orr.w	r2, r2, #1
 8005cd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a18      	ldr	r2, [pc, #96]	; (8005d3c <HAL_TIM_Base_Start_IT+0x98>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00e      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x58>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ce6:	d009      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x58>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a14      	ldr	r2, [pc, #80]	; (8005d40 <HAL_TIM_Base_Start_IT+0x9c>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d004      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x58>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a13      	ldr	r2, [pc, #76]	; (8005d44 <HAL_TIM_Base_Start_IT+0xa0>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d111      	bne.n	8005d20 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2b06      	cmp	r3, #6
 8005d0c:	d010      	beq.n	8005d30 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f042 0201 	orr.w	r2, r2, #1
 8005d1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1e:	e007      	b.n	8005d30 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f042 0201 	orr.w	r2, r2, #1
 8005d2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bc80      	pop	{r7}
 8005d3a:	4770      	bx	lr
 8005d3c:	40012c00 	.word	0x40012c00
 8005d40:	40000400 	.word	0x40000400
 8005d44:	40000800 	.word	0x40000800

08005d48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d122      	bne.n	8005da4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d11b      	bne.n	8005da4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f06f 0202 	mvn.w	r2, #2
 8005d74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	f003 0303 	and.w	r3, r3, #3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f9b1 	bl	80060f2 <HAL_TIM_IC_CaptureCallback>
 8005d90:	e005      	b.n	8005d9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f9a4 	bl	80060e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f9b3 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	f003 0304 	and.w	r3, r3, #4
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d122      	bne.n	8005df8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	2b04      	cmp	r3, #4
 8005dbe:	d11b      	bne.n	8005df8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f06f 0204 	mvn.w	r2, #4
 8005dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2202      	movs	r2, #2
 8005dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d003      	beq.n	8005de6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f987 	bl	80060f2 <HAL_TIM_IC_CaptureCallback>
 8005de4:	e005      	b.n	8005df2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f97a 	bl	80060e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f989 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	f003 0308 	and.w	r3, r3, #8
 8005e02:	2b08      	cmp	r3, #8
 8005e04:	d122      	bne.n	8005e4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b08      	cmp	r3, #8
 8005e12:	d11b      	bne.n	8005e4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f06f 0208 	mvn.w	r2, #8
 8005e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2204      	movs	r2, #4
 8005e22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	69db      	ldr	r3, [r3, #28]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f95d 	bl	80060f2 <HAL_TIM_IC_CaptureCallback>
 8005e38:	e005      	b.n	8005e46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f950 	bl	80060e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 f95f 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	f003 0310 	and.w	r3, r3, #16
 8005e56:	2b10      	cmp	r3, #16
 8005e58:	d122      	bne.n	8005ea0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	f003 0310 	and.w	r3, r3, #16
 8005e64:	2b10      	cmp	r3, #16
 8005e66:	d11b      	bne.n	8005ea0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f06f 0210 	mvn.w	r2, #16
 8005e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2208      	movs	r2, #8
 8005e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f933 	bl	80060f2 <HAL_TIM_IC_CaptureCallback>
 8005e8c:	e005      	b.n	8005e9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f926 	bl	80060e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 f935 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d10e      	bne.n	8005ecc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	f003 0301 	and.w	r3, r3, #1
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d107      	bne.n	8005ecc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f06f 0201 	mvn.w	r2, #1
 8005ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fc fd8c 	bl	80029e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed6:	2b80      	cmp	r3, #128	; 0x80
 8005ed8:	d10e      	bne.n	8005ef8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ee4:	2b80      	cmp	r3, #128	; 0x80
 8005ee6:	d107      	bne.n	8005ef8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 fa77 	bl	80063e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f02:	2b40      	cmp	r3, #64	; 0x40
 8005f04:	d10e      	bne.n	8005f24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f10:	2b40      	cmp	r3, #64	; 0x40
 8005f12:	d107      	bne.n	8005f24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f8f9 	bl	8006116 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b20      	cmp	r3, #32
 8005f30:	d10e      	bne.n	8005f50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f003 0320 	and.w	r3, r3, #32
 8005f3c:	2b20      	cmp	r3, #32
 8005f3e:	d107      	bne.n	8005f50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0220 	mvn.w	r2, #32
 8005f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fa42 	bl	80063d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f50:	bf00      	nop
 8005f52:	3708      	adds	r7, #8
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_TIM_ConfigClockSource+0x18>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e0b3      	b.n	80060d8 <HAL_TIM_ConfigClockSource+0x180>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f96:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fa8:	d03e      	beq.n	8006028 <HAL_TIM_ConfigClockSource+0xd0>
 8005faa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fae:	f200 8087 	bhi.w	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fb6:	f000 8085 	beq.w	80060c4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fbe:	d87f      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fc0:	2b70      	cmp	r3, #112	; 0x70
 8005fc2:	d01a      	beq.n	8005ffa <HAL_TIM_ConfigClockSource+0xa2>
 8005fc4:	2b70      	cmp	r3, #112	; 0x70
 8005fc6:	d87b      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fc8:	2b60      	cmp	r3, #96	; 0x60
 8005fca:	d050      	beq.n	800606e <HAL_TIM_ConfigClockSource+0x116>
 8005fcc:	2b60      	cmp	r3, #96	; 0x60
 8005fce:	d877      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fd0:	2b50      	cmp	r3, #80	; 0x50
 8005fd2:	d03c      	beq.n	800604e <HAL_TIM_ConfigClockSource+0xf6>
 8005fd4:	2b50      	cmp	r3, #80	; 0x50
 8005fd6:	d873      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fd8:	2b40      	cmp	r3, #64	; 0x40
 8005fda:	d058      	beq.n	800608e <HAL_TIM_ConfigClockSource+0x136>
 8005fdc:	2b40      	cmp	r3, #64	; 0x40
 8005fde:	d86f      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fe0:	2b30      	cmp	r3, #48	; 0x30
 8005fe2:	d064      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0x156>
 8005fe4:	2b30      	cmp	r3, #48	; 0x30
 8005fe6:	d86b      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005fe8:	2b20      	cmp	r3, #32
 8005fea:	d060      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0x156>
 8005fec:	2b20      	cmp	r3, #32
 8005fee:	d867      	bhi.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d05c      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0x156>
 8005ff4:	2b10      	cmp	r3, #16
 8005ff6:	d05a      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005ff8:	e062      	b.n	80060c0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6818      	ldr	r0, [r3, #0]
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	6899      	ldr	r1, [r3, #8]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	685a      	ldr	r2, [r3, #4]
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	f000 f966 	bl	80062da <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800601c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68fa      	ldr	r2, [r7, #12]
 8006024:	609a      	str	r2, [r3, #8]
      break;
 8006026:	e04e      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6818      	ldr	r0, [r3, #0]
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	6899      	ldr	r1, [r3, #8]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f000 f94f 	bl	80062da <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689a      	ldr	r2, [r3, #8]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800604a:	609a      	str	r2, [r3, #8]
      break;
 800604c:	e03b      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6818      	ldr	r0, [r3, #0]
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	6859      	ldr	r1, [r3, #4]
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	461a      	mov	r2, r3
 800605c:	f000 f8c6 	bl	80061ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2150      	movs	r1, #80	; 0x50
 8006066:	4618      	mov	r0, r3
 8006068:	f000 f91d 	bl	80062a6 <TIM_ITRx_SetConfig>
      break;
 800606c:	e02b      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6818      	ldr	r0, [r3, #0]
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	6859      	ldr	r1, [r3, #4]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	461a      	mov	r2, r3
 800607c:	f000 f8e4 	bl	8006248 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2160      	movs	r1, #96	; 0x60
 8006086:	4618      	mov	r0, r3
 8006088:	f000 f90d 	bl	80062a6 <TIM_ITRx_SetConfig>
      break;
 800608c:	e01b      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	6859      	ldr	r1, [r3, #4]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	461a      	mov	r2, r3
 800609c:	f000 f8a6 	bl	80061ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2140      	movs	r1, #64	; 0x40
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 f8fd 	bl	80062a6 <TIM_ITRx_SetConfig>
      break;
 80060ac:	e00b      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4619      	mov	r1, r3
 80060b8:	4610      	mov	r0, r2
 80060ba:	f000 f8f4 	bl	80062a6 <TIM_ITRx_SetConfig>
        break;
 80060be:	e002      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80060c0:	bf00      	nop
 80060c2:	e000      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80060c4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr

080060f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b083      	sub	sp, #12
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060fa:	bf00      	nop
 80060fc:	370c      	adds	r7, #12
 80060fe:	46bd      	mov	sp, r7
 8006100:	bc80      	pop	{r7}
 8006102:	4770      	bx	lr

08006104 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800611e:	bf00      	nop
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	bc80      	pop	{r7}
 8006126:	4770      	bx	lr

08006128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a29      	ldr	r2, [pc, #164]	; (80061e0 <TIM_Base_SetConfig+0xb8>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d00b      	beq.n	8006158 <TIM_Base_SetConfig+0x30>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006146:	d007      	beq.n	8006158 <TIM_Base_SetConfig+0x30>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a26      	ldr	r2, [pc, #152]	; (80061e4 <TIM_Base_SetConfig+0xbc>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d003      	beq.n	8006158 <TIM_Base_SetConfig+0x30>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a25      	ldr	r2, [pc, #148]	; (80061e8 <TIM_Base_SetConfig+0xc0>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d108      	bne.n	800616a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800615e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	4313      	orrs	r3, r2
 8006168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a1c      	ldr	r2, [pc, #112]	; (80061e0 <TIM_Base_SetConfig+0xb8>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d00b      	beq.n	800618a <TIM_Base_SetConfig+0x62>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006178:	d007      	beq.n	800618a <TIM_Base_SetConfig+0x62>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a19      	ldr	r2, [pc, #100]	; (80061e4 <TIM_Base_SetConfig+0xbc>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d003      	beq.n	800618a <TIM_Base_SetConfig+0x62>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a18      	ldr	r2, [pc, #96]	; (80061e8 <TIM_Base_SetConfig+0xc0>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d108      	bne.n	800619c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a07      	ldr	r2, [pc, #28]	; (80061e0 <TIM_Base_SetConfig+0xb8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d103      	bne.n	80061d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	691a      	ldr	r2, [r3, #16]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	615a      	str	r2, [r3, #20]
}
 80061d6:	bf00      	nop
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr
 80061e0:	40012c00 	.word	0x40012c00
 80061e4:	40000400 	.word	0x40000400
 80061e8:	40000800 	.word	0x40000800

080061ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	f023 0201 	bic.w	r2, r3, #1
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006216:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	011b      	lsls	r3, r3, #4
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f023 030a 	bic.w	r3, r3, #10
 8006228:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	621a      	str	r2, [r3, #32]
}
 800623e:	bf00      	nop
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	bc80      	pop	{r7}
 8006246:	4770      	bx	lr

08006248 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006248:	b480      	push	{r7}
 800624a:	b087      	sub	sp, #28
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	f023 0210 	bic.w	r2, r3, #16
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006272:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	031b      	lsls	r3, r3, #12
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	4313      	orrs	r3, r2
 800627c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006284:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	011b      	lsls	r3, r3, #4
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	4313      	orrs	r3, r2
 800628e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	621a      	str	r2, [r3, #32]
}
 800629c:	bf00      	nop
 800629e:	371c      	adds	r7, #28
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr

080062a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b085      	sub	sp, #20
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
 80062ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	f043 0307 	orr.w	r3, r3, #7
 80062c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	609a      	str	r2, [r3, #8]
}
 80062d0:	bf00      	nop
 80062d2:	3714      	adds	r7, #20
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bc80      	pop	{r7}
 80062d8:	4770      	bx	lr

080062da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062da:	b480      	push	{r7}
 80062dc:	b087      	sub	sp, #28
 80062de:	af00      	add	r7, sp, #0
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	607a      	str	r2, [r7, #4]
 80062e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	021a      	lsls	r2, r3, #8
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	431a      	orrs	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	4313      	orrs	r3, r2
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	4313      	orrs	r3, r2
 8006306:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	609a      	str	r2, [r3, #8]
}
 800630e:	bf00      	nop
 8006310:	371c      	adds	r7, #28
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr

08006318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006328:	2b01      	cmp	r3, #1
 800632a:	d101      	bne.n	8006330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800632c:	2302      	movs	r3, #2
 800632e:	e046      	b.n	80063be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2202      	movs	r2, #2
 800633c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	4313      	orrs	r3, r2
 8006360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a16      	ldr	r2, [pc, #88]	; (80063c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d00e      	beq.n	8006392 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800637c:	d009      	beq.n	8006392 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a12      	ldr	r2, [pc, #72]	; (80063cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d004      	beq.n	8006392 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a10      	ldr	r2, [pc, #64]	; (80063d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d10c      	bne.n	80063ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006398:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bc80      	pop	{r7}
 80063c6:	4770      	bx	lr
 80063c8:	40012c00 	.word	0x40012c00
 80063cc:	40000400 	.word	0x40000400
 80063d0:	40000800 	.word	0x40000800

080063d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063dc:	bf00      	nop
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bc80      	pop	{r7}
 80063e4:	4770      	bx	lr

080063e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b083      	sub	sp, #12
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063ee:	bf00      	nop
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr

080063f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e03f      	b.n	800648a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d106      	bne.n	8006424 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7fc fba6 	bl	8002b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2224      	movs	r2, #36	; 0x24
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800643a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 fc1d 	bl	8006c7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006450:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	695a      	ldr	r2, [r3, #20]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006460:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006470:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006492:	b580      	push	{r7, lr}
 8006494:	b08a      	sub	sp, #40	; 0x28
 8006496:	af02      	add	r7, sp, #8
 8006498:	60f8      	str	r0, [r7, #12]
 800649a:	60b9      	str	r1, [r7, #8]
 800649c:	603b      	str	r3, [r7, #0]
 800649e:	4613      	mov	r3, r2
 80064a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b20      	cmp	r3, #32
 80064b0:	d17c      	bne.n	80065ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d002      	beq.n	80064be <HAL_UART_Transmit+0x2c>
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e075      	b.n	80065ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <HAL_UART_Transmit+0x3e>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e06e      	b.n	80065ae <HAL_UART_Transmit+0x11c>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2221      	movs	r2, #33	; 0x21
 80064e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064e6:	f7fc fc59 	bl	8002d9c <HAL_GetTick>
 80064ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	88fa      	ldrh	r2, [r7, #6]
 80064f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	88fa      	ldrh	r2, [r7, #6]
 80064f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006500:	d108      	bne.n	8006514 <HAL_UART_Transmit+0x82>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d104      	bne.n	8006514 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800650a:	2300      	movs	r3, #0
 800650c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	61bb      	str	r3, [r7, #24]
 8006512:	e003      	b.n	800651c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006518:	2300      	movs	r3, #0
 800651a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006524:	e02a      	b.n	800657c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	2200      	movs	r2, #0
 800652e:	2180      	movs	r1, #128	; 0x80
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 fa08 	bl	8006946 <UART_WaitOnFlagUntilTimeout>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e036      	b.n	80065ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10b      	bne.n	800655e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	881b      	ldrh	r3, [r3, #0]
 800654a:	461a      	mov	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006554:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	3302      	adds	r3, #2
 800655a:	61bb      	str	r3, [r7, #24]
 800655c:	e007      	b.n	800656e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	781a      	ldrb	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	3301      	adds	r3, #1
 800656c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006572:	b29b      	uxth	r3, r3
 8006574:	3b01      	subs	r3, #1
 8006576:	b29a      	uxth	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1cf      	bne.n	8006526 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2200      	movs	r2, #0
 800658e:	2140      	movs	r1, #64	; 0x40
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f000 f9d8 	bl	8006946 <UART_WaitOnFlagUntilTimeout>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d001      	beq.n	80065a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e006      	b.n	80065ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2220      	movs	r2, #32
 80065a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80065a8:	2300      	movs	r3, #0
 80065aa:	e000      	b.n	80065ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80065ac:	2302      	movs	r3, #2
  }
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3720      	adds	r7, #32
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
	...

080065b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08a      	sub	sp, #40	; 0x28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80065d8:	2300      	movs	r3, #0
 80065da:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80065dc:	2300      	movs	r3, #0
 80065de:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10d      	bne.n	800660a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f0:	f003 0320 	and.w	r3, r3, #32
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d008      	beq.n	800660a <HAL_UART_IRQHandler+0x52>
 80065f8:	6a3b      	ldr	r3, [r7, #32]
 80065fa:	f003 0320 	and.w	r3, r3, #32
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fa90 	bl	8006b28 <UART_Receive_IT>
      return;
 8006608:	e17b      	b.n	8006902 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 80b1 	beq.w	8006774 <HAL_UART_IRQHandler+0x1bc>
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b00      	cmp	r3, #0
 800661a:	d105      	bne.n	8006628 <HAL_UART_IRQHandler+0x70>
 800661c:	6a3b      	ldr	r3, [r7, #32]
 800661e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 80a6 	beq.w	8006774 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00a      	beq.n	8006648 <HAL_UART_IRQHandler+0x90>
 8006632:	6a3b      	ldr	r3, [r7, #32]
 8006634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006638:	2b00      	cmp	r3, #0
 800663a:	d005      	beq.n	8006648 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006640:	f043 0201 	orr.w	r2, r3, #1
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664a:	f003 0304 	and.w	r3, r3, #4
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00a      	beq.n	8006668 <HAL_UART_IRQHandler+0xb0>
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006660:	f043 0202 	orr.w	r2, r3, #2
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00a      	beq.n	8006688 <HAL_UART_IRQHandler+0xd0>
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d005      	beq.n	8006688 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006680:	f043 0204 	orr.w	r2, r3, #4
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668a:	f003 0308 	and.w	r3, r3, #8
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00f      	beq.n	80066b2 <HAL_UART_IRQHandler+0xfa>
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	f003 0320 	and.w	r3, r3, #32
 8006698:	2b00      	cmp	r3, #0
 800669a:	d104      	bne.n	80066a6 <HAL_UART_IRQHandler+0xee>
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	f003 0301 	and.w	r3, r3, #1
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066aa:	f043 0208 	orr.w	r2, r3, #8
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 811e 	beq.w	80068f8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066be:	f003 0320 	and.w	r3, r3, #32
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d007      	beq.n	80066d6 <HAL_UART_IRQHandler+0x11e>
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	f003 0320 	and.w	r3, r3, #32
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 fa29 	bl	8006b28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	bf14      	ite	ne
 80066e4:	2301      	movne	r3, #1
 80066e6:	2300      	moveq	r3, #0
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f0:	f003 0308 	and.w	r3, r3, #8
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d102      	bne.n	80066fe <HAL_UART_IRQHandler+0x146>
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d031      	beq.n	8006762 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f96b 	bl	80069da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670e:	2b00      	cmp	r3, #0
 8006710:	d023      	beq.n	800675a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	695a      	ldr	r2, [r3, #20]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006720:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006726:	2b00      	cmp	r3, #0
 8006728:	d013      	beq.n	8006752 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800672e:	4a76      	ldr	r2, [pc, #472]	; (8006908 <HAL_UART_IRQHandler+0x350>)
 8006730:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	4618      	mov	r0, r3
 8006738:	f7fe f95e 	bl	80049f8 <HAL_DMA_Abort_IT>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d016      	beq.n	8006770 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800674c:	4610      	mov	r0, r2
 800674e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006750:	e00e      	b.n	8006770 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f8e3 	bl	800691e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006758:	e00a      	b.n	8006770 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f8df 	bl	800691e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006760:	e006      	b.n	8006770 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f8db 	bl	800691e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800676e:	e0c3      	b.n	80068f8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006770:	bf00      	nop
    return;
 8006772:	e0c1      	b.n	80068f8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006778:	2b01      	cmp	r3, #1
 800677a:	f040 80a1 	bne.w	80068c0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800677e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006780:	f003 0310 	and.w	r3, r3, #16
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 809b 	beq.w	80068c0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	f003 0310 	and.w	r3, r3, #16
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 8095 	beq.w	80068c0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006796:	2300      	movs	r3, #0
 8006798:	60fb      	str	r3, [r7, #12]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	60fb      	str	r3, [r7, #12]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	60fb      	str	r3, [r7, #12]
 80067aa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d04e      	beq.n	8006858 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80067c4:	8a3b      	ldrh	r3, [r7, #16]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f000 8098 	beq.w	80068fc <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067d0:	8a3a      	ldrh	r2, [r7, #16]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	f080 8092 	bcs.w	80068fc <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	8a3a      	ldrh	r2, [r7, #16]
 80067dc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	d02b      	beq.n	8006840 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067f6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	695a      	ldr	r2, [r3, #20]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0201 	bic.w	r2, r2, #1
 8006806:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	695a      	ldr	r2, [r3, #20]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006816:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2220      	movs	r2, #32
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68da      	ldr	r2, [r3, #12]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 0210 	bic.w	r2, r2, #16
 8006834:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800683a:	4618      	mov	r0, r3
 800683c:	f7fe f8a1 	bl	8004982 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006848:	b29b      	uxth	r3, r3
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	b29b      	uxth	r3, r3
 800684e:	4619      	mov	r1, r3
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 f86d 	bl	8006930 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006856:	e051      	b.n	80068fc <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006860:	b29b      	uxth	r3, r3
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800686a:	b29b      	uxth	r3, r3
 800686c:	2b00      	cmp	r3, #0
 800686e:	d047      	beq.n	8006900 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006870:	8a7b      	ldrh	r3, [r7, #18]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d044      	beq.n	8006900 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68da      	ldr	r2, [r3, #12]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006884:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	695a      	ldr	r2, [r3, #20]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 0201 	bic.w	r2, r2, #1
 8006894:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2220      	movs	r2, #32
 800689a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f022 0210 	bic.w	r2, r2, #16
 80068b2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068b4:	8a7b      	ldrh	r3, [r7, #18]
 80068b6:	4619      	mov	r1, r3
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 f839 	bl	8006930 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80068be:	e01f      	b.n	8006900 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d008      	beq.n	80068dc <HAL_UART_IRQHandler+0x324>
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d003      	beq.n	80068dc <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f8c0 	bl	8006a5a <UART_Transmit_IT>
    return;
 80068da:	e012      	b.n	8006902 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00d      	beq.n	8006902 <HAL_UART_IRQHandler+0x34a>
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d008      	beq.n	8006902 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f901 	bl	8006af8 <UART_EndTransmit_IT>
    return;
 80068f6:	e004      	b.n	8006902 <HAL_UART_IRQHandler+0x34a>
    return;
 80068f8:	bf00      	nop
 80068fa:	e002      	b.n	8006902 <HAL_UART_IRQHandler+0x34a>
      return;
 80068fc:	bf00      	nop
 80068fe:	e000      	b.n	8006902 <HAL_UART_IRQHandler+0x34a>
      return;
 8006900:	bf00      	nop
  }
}
 8006902:	3728      	adds	r7, #40	; 0x28
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}
 8006908:	08006a33 	.word	0x08006a33

0800690c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	bc80      	pop	{r7}
 800691c:	4770      	bx	lr

0800691e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	bc80      	pop	{r7}
 800692e:	4770      	bx	lr

08006930 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	460b      	mov	r3, r1
 800693a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800693c:	bf00      	nop
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	bc80      	pop	{r7}
 8006944:	4770      	bx	lr

08006946 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b084      	sub	sp, #16
 800694a:	af00      	add	r7, sp, #0
 800694c:	60f8      	str	r0, [r7, #12]
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	603b      	str	r3, [r7, #0]
 8006952:	4613      	mov	r3, r2
 8006954:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006956:	e02c      	b.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695e:	d028      	beq.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d007      	beq.n	8006976 <UART_WaitOnFlagUntilTimeout+0x30>
 8006966:	f7fc fa19 	bl	8002d9c <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	429a      	cmp	r2, r3
 8006974:	d21d      	bcs.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006984:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	695a      	ldr	r2, [r3, #20]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0201 	bic.w	r2, r2, #1
 8006994:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2220      	movs	r2, #32
 800699a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e00f      	b.n	80069d2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	4013      	ands	r3, r2
 80069bc:	68ba      	ldr	r2, [r7, #8]
 80069be:	429a      	cmp	r2, r3
 80069c0:	bf0c      	ite	eq
 80069c2:	2301      	moveq	r3, #1
 80069c4:	2300      	movne	r3, #0
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	461a      	mov	r2, r3
 80069ca:	79fb      	ldrb	r3, [r7, #7]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d0c3      	beq.n	8006958 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069da:	b480      	push	{r7}
 80069dc:	b083      	sub	sp, #12
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68da      	ldr	r2, [r3, #12]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80069f0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	695a      	ldr	r2, [r3, #20]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f022 0201 	bic.w	r2, r2, #1
 8006a00:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d107      	bne.n	8006a1a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 0210 	bic.w	r2, r2, #16
 8006a18:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2220      	movs	r2, #32
 8006a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006a28:	bf00      	nop
 8006a2a:	370c      	adds	r7, #12
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bc80      	pop	{r7}
 8006a30:	4770      	bx	lr

08006a32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a32:	b580      	push	{r7, lr}
 8006a34:	b084      	sub	sp, #16
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2200      	movs	r2, #0
 8006a44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f7ff ff66 	bl	800691e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a52:	bf00      	nop
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}

08006a5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b085      	sub	sp, #20
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b21      	cmp	r3, #33	; 0x21
 8006a6c:	d13e      	bne.n	8006aec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a76:	d114      	bne.n	8006aa2 <UART_Transmit_IT+0x48>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	691b      	ldr	r3, [r3, #16]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d110      	bne.n	8006aa2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a1b      	ldr	r3, [r3, #32]
 8006a84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a1b      	ldr	r3, [r3, #32]
 8006a9a:	1c9a      	adds	r2, r3, #2
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	621a      	str	r2, [r3, #32]
 8006aa0:	e008      	b.n	8006ab4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	1c59      	adds	r1, r3, #1
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	6211      	str	r1, [r2, #32]
 8006aac:	781a      	ldrb	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	3b01      	subs	r3, #1
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10f      	bne.n	8006ae8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ad6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68da      	ldr	r2, [r3, #12]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ae6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	e000      	b.n	8006aee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006aec:	2302      	movs	r3, #2
  }
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3714      	adds	r7, #20
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bc80      	pop	{r7}
 8006af6:	4770      	bx	lr

08006af8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2220      	movs	r2, #32
 8006b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f7ff fef7 	bl	800690c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	2b22      	cmp	r3, #34	; 0x22
 8006b3a:	f040 8099 	bne.w	8006c70 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b46:	d117      	bne.n	8006b78 <UART_Receive_IT+0x50>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d113      	bne.n	8006b78 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b50:	2300      	movs	r3, #0
 8006b52:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b58:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b70:	1c9a      	adds	r2, r3, #2
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	629a      	str	r2, [r3, #40]	; 0x28
 8006b76:	e026      	b.n	8006bc6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b8a:	d007      	beq.n	8006b9c <UART_Receive_IT+0x74>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10a      	bne.n	8006baa <UART_Receive_IT+0x82>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d106      	bne.n	8006baa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	701a      	strb	r2, [r3, #0]
 8006ba8:	e008      	b.n	8006bbc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d148      	bne.n	8006c6c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68da      	ldr	r2, [r3, #12]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f022 0220 	bic.w	r2, r2, #32
 8006be8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68da      	ldr	r2, [r3, #12]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006bf8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	695a      	ldr	r2, [r3, #20]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0201 	bic.w	r2, r2, #1
 8006c08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2220      	movs	r2, #32
 8006c0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d123      	bne.n	8006c62 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68da      	ldr	r2, [r3, #12]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0210 	bic.w	r2, r2, #16
 8006c2e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0310 	and.w	r3, r3, #16
 8006c3a:	2b10      	cmp	r3, #16
 8006c3c:	d10a      	bne.n	8006c54 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60fb      	str	r3, [r7, #12]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	60fb      	str	r3, [r7, #12]
 8006c52:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c58:	4619      	mov	r1, r3
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f7ff fe68 	bl	8006930 <HAL_UARTEx_RxEventCallback>
 8006c60:	e002      	b.n	8006c68 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7fb ffd8 	bl	8002c18 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e002      	b.n	8006c72 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	e000      	b.n	8006c72 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006c70:	2302      	movs	r3, #2
  }
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3718      	adds	r7, #24
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
	...

08006c7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	68da      	ldr	r2, [r3, #12]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689a      	ldr	r2, [r3, #8]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006cb6:	f023 030c 	bic.w	r3, r3, #12
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	6812      	ldr	r2, [r2, #0]
 8006cbe:	68b9      	ldr	r1, [r7, #8]
 8006cc0:	430b      	orrs	r3, r1
 8006cc2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	699a      	ldr	r2, [r3, #24]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a2c      	ldr	r2, [pc, #176]	; (8006d90 <UART_SetConfig+0x114>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d103      	bne.n	8006cec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006ce4:	f7fe fde6 	bl	80058b4 <HAL_RCC_GetPCLK2Freq>
 8006ce8:	60f8      	str	r0, [r7, #12]
 8006cea:	e002      	b.n	8006cf2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006cec:	f7fe fdce 	bl	800588c <HAL_RCC_GetPCLK1Freq>
 8006cf0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006cf2:	68fa      	ldr	r2, [r7, #12]
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	009a      	lsls	r2, r3, #2
 8006cfc:	441a      	add	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d08:	4a22      	ldr	r2, [pc, #136]	; (8006d94 <UART_SetConfig+0x118>)
 8006d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0e:	095b      	lsrs	r3, r3, #5
 8006d10:	0119      	lsls	r1, r3, #4
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	4613      	mov	r3, r2
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4413      	add	r3, r2
 8006d1a:	009a      	lsls	r2, r3, #2
 8006d1c:	441a      	add	r2, r3
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d28:	4b1a      	ldr	r3, [pc, #104]	; (8006d94 <UART_SetConfig+0x118>)
 8006d2a:	fba3 0302 	umull	r0, r3, r3, r2
 8006d2e:	095b      	lsrs	r3, r3, #5
 8006d30:	2064      	movs	r0, #100	; 0x64
 8006d32:	fb00 f303 	mul.w	r3, r0, r3
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	011b      	lsls	r3, r3, #4
 8006d3a:	3332      	adds	r3, #50	; 0x32
 8006d3c:	4a15      	ldr	r2, [pc, #84]	; (8006d94 <UART_SetConfig+0x118>)
 8006d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d42:	095b      	lsrs	r3, r3, #5
 8006d44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d48:	4419      	add	r1, r3
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4413      	add	r3, r2
 8006d52:	009a      	lsls	r2, r3, #2
 8006d54:	441a      	add	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d60:	4b0c      	ldr	r3, [pc, #48]	; (8006d94 <UART_SetConfig+0x118>)
 8006d62:	fba3 0302 	umull	r0, r3, r3, r2
 8006d66:	095b      	lsrs	r3, r3, #5
 8006d68:	2064      	movs	r0, #100	; 0x64
 8006d6a:	fb00 f303 	mul.w	r3, r0, r3
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	011b      	lsls	r3, r3, #4
 8006d72:	3332      	adds	r3, #50	; 0x32
 8006d74:	4a07      	ldr	r2, [pc, #28]	; (8006d94 <UART_SetConfig+0x118>)
 8006d76:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7a:	095b      	lsrs	r3, r3, #5
 8006d7c:	f003 020f 	and.w	r2, r3, #15
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	440a      	add	r2, r1
 8006d86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006d88:	bf00      	nop
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	40013800 	.word	0x40013800
 8006d94:	51eb851f 	.word	0x51eb851f

08006d98 <__errno>:
 8006d98:	4b01      	ldr	r3, [pc, #4]	; (8006da0 <__errno+0x8>)
 8006d9a:	6818      	ldr	r0, [r3, #0]
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	20000014 	.word	0x20000014

08006da4 <__libc_init_array>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	2600      	movs	r6, #0
 8006da8:	4d0c      	ldr	r5, [pc, #48]	; (8006ddc <__libc_init_array+0x38>)
 8006daa:	4c0d      	ldr	r4, [pc, #52]	; (8006de0 <__libc_init_array+0x3c>)
 8006dac:	1b64      	subs	r4, r4, r5
 8006dae:	10a4      	asrs	r4, r4, #2
 8006db0:	42a6      	cmp	r6, r4
 8006db2:	d109      	bne.n	8006dc8 <__libc_init_array+0x24>
 8006db4:	f004 fc72 	bl	800b69c <_init>
 8006db8:	2600      	movs	r6, #0
 8006dba:	4d0a      	ldr	r5, [pc, #40]	; (8006de4 <__libc_init_array+0x40>)
 8006dbc:	4c0a      	ldr	r4, [pc, #40]	; (8006de8 <__libc_init_array+0x44>)
 8006dbe:	1b64      	subs	r4, r4, r5
 8006dc0:	10a4      	asrs	r4, r4, #2
 8006dc2:	42a6      	cmp	r6, r4
 8006dc4:	d105      	bne.n	8006dd2 <__libc_init_array+0x2e>
 8006dc6:	bd70      	pop	{r4, r5, r6, pc}
 8006dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dcc:	4798      	blx	r3
 8006dce:	3601      	adds	r6, #1
 8006dd0:	e7ee      	b.n	8006db0 <__libc_init_array+0xc>
 8006dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd6:	4798      	blx	r3
 8006dd8:	3601      	adds	r6, #1
 8006dda:	e7f2      	b.n	8006dc2 <__libc_init_array+0x1e>
 8006ddc:	0800bbc4 	.word	0x0800bbc4
 8006de0:	0800bbc4 	.word	0x0800bbc4
 8006de4:	0800bbc4 	.word	0x0800bbc4
 8006de8:	0800bbc8 	.word	0x0800bbc8

08006dec <memset>:
 8006dec:	4603      	mov	r3, r0
 8006dee:	4402      	add	r2, r0
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d100      	bne.n	8006df6 <memset+0xa>
 8006df4:	4770      	bx	lr
 8006df6:	f803 1b01 	strb.w	r1, [r3], #1
 8006dfa:	e7f9      	b.n	8006df0 <memset+0x4>

08006dfc <__cvt>:
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e02:	461f      	mov	r7, r3
 8006e04:	bfbb      	ittet	lt
 8006e06:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006e0a:	461f      	movlt	r7, r3
 8006e0c:	2300      	movge	r3, #0
 8006e0e:	232d      	movlt	r3, #45	; 0x2d
 8006e10:	b088      	sub	sp, #32
 8006e12:	4614      	mov	r4, r2
 8006e14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e16:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006e18:	7013      	strb	r3, [r2, #0]
 8006e1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e1c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006e20:	f023 0820 	bic.w	r8, r3, #32
 8006e24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e28:	d005      	beq.n	8006e36 <__cvt+0x3a>
 8006e2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e2e:	d100      	bne.n	8006e32 <__cvt+0x36>
 8006e30:	3501      	adds	r5, #1
 8006e32:	2302      	movs	r3, #2
 8006e34:	e000      	b.n	8006e38 <__cvt+0x3c>
 8006e36:	2303      	movs	r3, #3
 8006e38:	aa07      	add	r2, sp, #28
 8006e3a:	9204      	str	r2, [sp, #16]
 8006e3c:	aa06      	add	r2, sp, #24
 8006e3e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006e42:	e9cd 3500 	strd	r3, r5, [sp]
 8006e46:	4622      	mov	r2, r4
 8006e48:	463b      	mov	r3, r7
 8006e4a:	f001 fda5 	bl	8008998 <_dtoa_r>
 8006e4e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e52:	4606      	mov	r6, r0
 8006e54:	d102      	bne.n	8006e5c <__cvt+0x60>
 8006e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e58:	07db      	lsls	r3, r3, #31
 8006e5a:	d522      	bpl.n	8006ea2 <__cvt+0xa6>
 8006e5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e60:	eb06 0905 	add.w	r9, r6, r5
 8006e64:	d110      	bne.n	8006e88 <__cvt+0x8c>
 8006e66:	7833      	ldrb	r3, [r6, #0]
 8006e68:	2b30      	cmp	r3, #48	; 0x30
 8006e6a:	d10a      	bne.n	8006e82 <__cvt+0x86>
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2300      	movs	r3, #0
 8006e70:	4620      	mov	r0, r4
 8006e72:	4639      	mov	r1, r7
 8006e74:	f7f9 fd98 	bl	80009a8 <__aeabi_dcmpeq>
 8006e78:	b918      	cbnz	r0, 8006e82 <__cvt+0x86>
 8006e7a:	f1c5 0501 	rsb	r5, r5, #1
 8006e7e:	f8ca 5000 	str.w	r5, [sl]
 8006e82:	f8da 3000 	ldr.w	r3, [sl]
 8006e86:	4499      	add	r9, r3
 8006e88:	2200      	movs	r2, #0
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	4639      	mov	r1, r7
 8006e90:	f7f9 fd8a 	bl	80009a8 <__aeabi_dcmpeq>
 8006e94:	b108      	cbz	r0, 8006e9a <__cvt+0x9e>
 8006e96:	f8cd 901c 	str.w	r9, [sp, #28]
 8006e9a:	2230      	movs	r2, #48	; 0x30
 8006e9c:	9b07      	ldr	r3, [sp, #28]
 8006e9e:	454b      	cmp	r3, r9
 8006ea0:	d307      	bcc.n	8006eb2 <__cvt+0xb6>
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	9b07      	ldr	r3, [sp, #28]
 8006ea6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ea8:	1b9b      	subs	r3, r3, r6
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	b008      	add	sp, #32
 8006eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb2:	1c59      	adds	r1, r3, #1
 8006eb4:	9107      	str	r1, [sp, #28]
 8006eb6:	701a      	strb	r2, [r3, #0]
 8006eb8:	e7f0      	b.n	8006e9c <__cvt+0xa0>

08006eba <__exponent>:
 8006eba:	4603      	mov	r3, r0
 8006ebc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ebe:	2900      	cmp	r1, #0
 8006ec0:	f803 2b02 	strb.w	r2, [r3], #2
 8006ec4:	bfb6      	itet	lt
 8006ec6:	222d      	movlt	r2, #45	; 0x2d
 8006ec8:	222b      	movge	r2, #43	; 0x2b
 8006eca:	4249      	neglt	r1, r1
 8006ecc:	2909      	cmp	r1, #9
 8006ece:	7042      	strb	r2, [r0, #1]
 8006ed0:	dd2b      	ble.n	8006f2a <__exponent+0x70>
 8006ed2:	f10d 0407 	add.w	r4, sp, #7
 8006ed6:	46a4      	mov	ip, r4
 8006ed8:	270a      	movs	r7, #10
 8006eda:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ede:	460a      	mov	r2, r1
 8006ee0:	46a6      	mov	lr, r4
 8006ee2:	fb07 1516 	mls	r5, r7, r6, r1
 8006ee6:	2a63      	cmp	r2, #99	; 0x63
 8006ee8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006eec:	4631      	mov	r1, r6
 8006eee:	f104 34ff 	add.w	r4, r4, #4294967295
 8006ef2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ef6:	dcf0      	bgt.n	8006eda <__exponent+0x20>
 8006ef8:	3130      	adds	r1, #48	; 0x30
 8006efa:	f1ae 0502 	sub.w	r5, lr, #2
 8006efe:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f02:	4629      	mov	r1, r5
 8006f04:	1c44      	adds	r4, r0, #1
 8006f06:	4561      	cmp	r1, ip
 8006f08:	d30a      	bcc.n	8006f20 <__exponent+0x66>
 8006f0a:	f10d 0209 	add.w	r2, sp, #9
 8006f0e:	eba2 020e 	sub.w	r2, r2, lr
 8006f12:	4565      	cmp	r5, ip
 8006f14:	bf88      	it	hi
 8006f16:	2200      	movhi	r2, #0
 8006f18:	4413      	add	r3, r2
 8006f1a:	1a18      	subs	r0, r3, r0
 8006f1c:	b003      	add	sp, #12
 8006f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f24:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f28:	e7ed      	b.n	8006f06 <__exponent+0x4c>
 8006f2a:	2330      	movs	r3, #48	; 0x30
 8006f2c:	3130      	adds	r1, #48	; 0x30
 8006f2e:	7083      	strb	r3, [r0, #2]
 8006f30:	70c1      	strb	r1, [r0, #3]
 8006f32:	1d03      	adds	r3, r0, #4
 8006f34:	e7f1      	b.n	8006f1a <__exponent+0x60>
	...

08006f38 <_printf_float>:
 8006f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f3c:	b091      	sub	sp, #68	; 0x44
 8006f3e:	460c      	mov	r4, r1
 8006f40:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006f44:	4616      	mov	r6, r2
 8006f46:	461f      	mov	r7, r3
 8006f48:	4605      	mov	r5, r0
 8006f4a:	f002 fe79 	bl	8009c40 <_localeconv_r>
 8006f4e:	6803      	ldr	r3, [r0, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	9309      	str	r3, [sp, #36]	; 0x24
 8006f54:	f7f9 f8fc 	bl	8000150 <strlen>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	930e      	str	r3, [sp, #56]	; 0x38
 8006f5c:	f8d8 3000 	ldr.w	r3, [r8]
 8006f60:	900a      	str	r0, [sp, #40]	; 0x28
 8006f62:	3307      	adds	r3, #7
 8006f64:	f023 0307 	bic.w	r3, r3, #7
 8006f68:	f103 0208 	add.w	r2, r3, #8
 8006f6c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006f70:	f8d4 b000 	ldr.w	fp, [r4]
 8006f74:	f8c8 2000 	str.w	r2, [r8]
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006f80:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006f84:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006f88:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f8e:	4640      	mov	r0, r8
 8006f90:	4b9c      	ldr	r3, [pc, #624]	; (8007204 <_printf_float+0x2cc>)
 8006f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006f94:	f7f9 fd3a 	bl	8000a0c <__aeabi_dcmpun>
 8006f98:	bb70      	cbnz	r0, 8006ff8 <_printf_float+0xc0>
 8006f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f9e:	4640      	mov	r0, r8
 8006fa0:	4b98      	ldr	r3, [pc, #608]	; (8007204 <_printf_float+0x2cc>)
 8006fa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fa4:	f7f9 fd14 	bl	80009d0 <__aeabi_dcmple>
 8006fa8:	bb30      	cbnz	r0, 8006ff8 <_printf_float+0xc0>
 8006faa:	2200      	movs	r2, #0
 8006fac:	2300      	movs	r3, #0
 8006fae:	4640      	mov	r0, r8
 8006fb0:	4651      	mov	r1, sl
 8006fb2:	f7f9 fd03 	bl	80009bc <__aeabi_dcmplt>
 8006fb6:	b110      	cbz	r0, 8006fbe <_printf_float+0x86>
 8006fb8:	232d      	movs	r3, #45	; 0x2d
 8006fba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fbe:	4b92      	ldr	r3, [pc, #584]	; (8007208 <_printf_float+0x2d0>)
 8006fc0:	4892      	ldr	r0, [pc, #584]	; (800720c <_printf_float+0x2d4>)
 8006fc2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006fc6:	bf94      	ite	ls
 8006fc8:	4698      	movls	r8, r3
 8006fca:	4680      	movhi	r8, r0
 8006fcc:	2303      	movs	r3, #3
 8006fce:	f04f 0a00 	mov.w	sl, #0
 8006fd2:	6123      	str	r3, [r4, #16]
 8006fd4:	f02b 0304 	bic.w	r3, fp, #4
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	4633      	mov	r3, r6
 8006fdc:	4621      	mov	r1, r4
 8006fde:	4628      	mov	r0, r5
 8006fe0:	9700      	str	r7, [sp, #0]
 8006fe2:	aa0f      	add	r2, sp, #60	; 0x3c
 8006fe4:	f000 f9d4 	bl	8007390 <_printf_common>
 8006fe8:	3001      	adds	r0, #1
 8006fea:	f040 8090 	bne.w	800710e <_printf_float+0x1d6>
 8006fee:	f04f 30ff 	mov.w	r0, #4294967295
 8006ff2:	b011      	add	sp, #68	; 0x44
 8006ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff8:	4642      	mov	r2, r8
 8006ffa:	4653      	mov	r3, sl
 8006ffc:	4640      	mov	r0, r8
 8006ffe:	4651      	mov	r1, sl
 8007000:	f7f9 fd04 	bl	8000a0c <__aeabi_dcmpun>
 8007004:	b148      	cbz	r0, 800701a <_printf_float+0xe2>
 8007006:	f1ba 0f00 	cmp.w	sl, #0
 800700a:	bfb8      	it	lt
 800700c:	232d      	movlt	r3, #45	; 0x2d
 800700e:	4880      	ldr	r0, [pc, #512]	; (8007210 <_printf_float+0x2d8>)
 8007010:	bfb8      	it	lt
 8007012:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007016:	4b7f      	ldr	r3, [pc, #508]	; (8007214 <_printf_float+0x2dc>)
 8007018:	e7d3      	b.n	8006fc2 <_printf_float+0x8a>
 800701a:	6863      	ldr	r3, [r4, #4]
 800701c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	d142      	bne.n	80070aa <_printf_float+0x172>
 8007024:	2306      	movs	r3, #6
 8007026:	6063      	str	r3, [r4, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	9206      	str	r2, [sp, #24]
 800702c:	aa0e      	add	r2, sp, #56	; 0x38
 800702e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007032:	aa0d      	add	r2, sp, #52	; 0x34
 8007034:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007038:	9203      	str	r2, [sp, #12]
 800703a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800703e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007042:	6023      	str	r3, [r4, #0]
 8007044:	6863      	ldr	r3, [r4, #4]
 8007046:	4642      	mov	r2, r8
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	4628      	mov	r0, r5
 800704c:	4653      	mov	r3, sl
 800704e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007050:	f7ff fed4 	bl	8006dfc <__cvt>
 8007054:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007056:	4680      	mov	r8, r0
 8007058:	2947      	cmp	r1, #71	; 0x47
 800705a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800705c:	d108      	bne.n	8007070 <_printf_float+0x138>
 800705e:	1cc8      	adds	r0, r1, #3
 8007060:	db02      	blt.n	8007068 <_printf_float+0x130>
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	4299      	cmp	r1, r3
 8007066:	dd40      	ble.n	80070ea <_printf_float+0x1b2>
 8007068:	f1a9 0902 	sub.w	r9, r9, #2
 800706c:	fa5f f989 	uxtb.w	r9, r9
 8007070:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007074:	d81f      	bhi.n	80070b6 <_printf_float+0x17e>
 8007076:	464a      	mov	r2, r9
 8007078:	3901      	subs	r1, #1
 800707a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800707e:	910d      	str	r1, [sp, #52]	; 0x34
 8007080:	f7ff ff1b 	bl	8006eba <__exponent>
 8007084:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007086:	4682      	mov	sl, r0
 8007088:	1813      	adds	r3, r2, r0
 800708a:	2a01      	cmp	r2, #1
 800708c:	6123      	str	r3, [r4, #16]
 800708e:	dc02      	bgt.n	8007096 <_printf_float+0x15e>
 8007090:	6822      	ldr	r2, [r4, #0]
 8007092:	07d2      	lsls	r2, r2, #31
 8007094:	d501      	bpl.n	800709a <_printf_float+0x162>
 8007096:	3301      	adds	r3, #1
 8007098:	6123      	str	r3, [r4, #16]
 800709a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d09b      	beq.n	8006fda <_printf_float+0xa2>
 80070a2:	232d      	movs	r3, #45	; 0x2d
 80070a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070a8:	e797      	b.n	8006fda <_printf_float+0xa2>
 80070aa:	2947      	cmp	r1, #71	; 0x47
 80070ac:	d1bc      	bne.n	8007028 <_printf_float+0xf0>
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1ba      	bne.n	8007028 <_printf_float+0xf0>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7b7      	b.n	8007026 <_printf_float+0xee>
 80070b6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80070ba:	d118      	bne.n	80070ee <_printf_float+0x1b6>
 80070bc:	2900      	cmp	r1, #0
 80070be:	6863      	ldr	r3, [r4, #4]
 80070c0:	dd0b      	ble.n	80070da <_printf_float+0x1a2>
 80070c2:	6121      	str	r1, [r4, #16]
 80070c4:	b913      	cbnz	r3, 80070cc <_printf_float+0x194>
 80070c6:	6822      	ldr	r2, [r4, #0]
 80070c8:	07d0      	lsls	r0, r2, #31
 80070ca:	d502      	bpl.n	80070d2 <_printf_float+0x19a>
 80070cc:	3301      	adds	r3, #1
 80070ce:	440b      	add	r3, r1
 80070d0:	6123      	str	r3, [r4, #16]
 80070d2:	f04f 0a00 	mov.w	sl, #0
 80070d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80070d8:	e7df      	b.n	800709a <_printf_float+0x162>
 80070da:	b913      	cbnz	r3, 80070e2 <_printf_float+0x1aa>
 80070dc:	6822      	ldr	r2, [r4, #0]
 80070de:	07d2      	lsls	r2, r2, #31
 80070e0:	d501      	bpl.n	80070e6 <_printf_float+0x1ae>
 80070e2:	3302      	adds	r3, #2
 80070e4:	e7f4      	b.n	80070d0 <_printf_float+0x198>
 80070e6:	2301      	movs	r3, #1
 80070e8:	e7f2      	b.n	80070d0 <_printf_float+0x198>
 80070ea:	f04f 0967 	mov.w	r9, #103	; 0x67
 80070ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070f0:	4299      	cmp	r1, r3
 80070f2:	db05      	blt.n	8007100 <_printf_float+0x1c8>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	6121      	str	r1, [r4, #16]
 80070f8:	07d8      	lsls	r0, r3, #31
 80070fa:	d5ea      	bpl.n	80070d2 <_printf_float+0x19a>
 80070fc:	1c4b      	adds	r3, r1, #1
 80070fe:	e7e7      	b.n	80070d0 <_printf_float+0x198>
 8007100:	2900      	cmp	r1, #0
 8007102:	bfcc      	ite	gt
 8007104:	2201      	movgt	r2, #1
 8007106:	f1c1 0202 	rsble	r2, r1, #2
 800710a:	4413      	add	r3, r2
 800710c:	e7e0      	b.n	80070d0 <_printf_float+0x198>
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	055a      	lsls	r2, r3, #21
 8007112:	d407      	bmi.n	8007124 <_printf_float+0x1ec>
 8007114:	6923      	ldr	r3, [r4, #16]
 8007116:	4642      	mov	r2, r8
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	d12b      	bne.n	800717a <_printf_float+0x242>
 8007122:	e764      	b.n	8006fee <_printf_float+0xb6>
 8007124:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007128:	f240 80dd 	bls.w	80072e6 <_printf_float+0x3ae>
 800712c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007130:	2200      	movs	r2, #0
 8007132:	2300      	movs	r3, #0
 8007134:	f7f9 fc38 	bl	80009a8 <__aeabi_dcmpeq>
 8007138:	2800      	cmp	r0, #0
 800713a:	d033      	beq.n	80071a4 <_printf_float+0x26c>
 800713c:	2301      	movs	r3, #1
 800713e:	4631      	mov	r1, r6
 8007140:	4628      	mov	r0, r5
 8007142:	4a35      	ldr	r2, [pc, #212]	; (8007218 <_printf_float+0x2e0>)
 8007144:	47b8      	blx	r7
 8007146:	3001      	adds	r0, #1
 8007148:	f43f af51 	beq.w	8006fee <_printf_float+0xb6>
 800714c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007150:	429a      	cmp	r2, r3
 8007152:	db02      	blt.n	800715a <_printf_float+0x222>
 8007154:	6823      	ldr	r3, [r4, #0]
 8007156:	07d8      	lsls	r0, r3, #31
 8007158:	d50f      	bpl.n	800717a <_printf_float+0x242>
 800715a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800715e:	4631      	mov	r1, r6
 8007160:	4628      	mov	r0, r5
 8007162:	47b8      	blx	r7
 8007164:	3001      	adds	r0, #1
 8007166:	f43f af42 	beq.w	8006fee <_printf_float+0xb6>
 800716a:	f04f 0800 	mov.w	r8, #0
 800716e:	f104 091a 	add.w	r9, r4, #26
 8007172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007174:	3b01      	subs	r3, #1
 8007176:	4543      	cmp	r3, r8
 8007178:	dc09      	bgt.n	800718e <_printf_float+0x256>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	079b      	lsls	r3, r3, #30
 800717e:	f100 8102 	bmi.w	8007386 <_printf_float+0x44e>
 8007182:	68e0      	ldr	r0, [r4, #12]
 8007184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007186:	4298      	cmp	r0, r3
 8007188:	bfb8      	it	lt
 800718a:	4618      	movlt	r0, r3
 800718c:	e731      	b.n	8006ff2 <_printf_float+0xba>
 800718e:	2301      	movs	r3, #1
 8007190:	464a      	mov	r2, r9
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	f43f af28 	beq.w	8006fee <_printf_float+0xb6>
 800719e:	f108 0801 	add.w	r8, r8, #1
 80071a2:	e7e6      	b.n	8007172 <_printf_float+0x23a>
 80071a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	dc38      	bgt.n	800721c <_printf_float+0x2e4>
 80071aa:	2301      	movs	r3, #1
 80071ac:	4631      	mov	r1, r6
 80071ae:	4628      	mov	r0, r5
 80071b0:	4a19      	ldr	r2, [pc, #100]	; (8007218 <_printf_float+0x2e0>)
 80071b2:	47b8      	blx	r7
 80071b4:	3001      	adds	r0, #1
 80071b6:	f43f af1a 	beq.w	8006fee <_printf_float+0xb6>
 80071ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80071be:	4313      	orrs	r3, r2
 80071c0:	d102      	bne.n	80071c8 <_printf_float+0x290>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	07d9      	lsls	r1, r3, #31
 80071c6:	d5d8      	bpl.n	800717a <_printf_float+0x242>
 80071c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071cc:	4631      	mov	r1, r6
 80071ce:	4628      	mov	r0, r5
 80071d0:	47b8      	blx	r7
 80071d2:	3001      	adds	r0, #1
 80071d4:	f43f af0b 	beq.w	8006fee <_printf_float+0xb6>
 80071d8:	f04f 0900 	mov.w	r9, #0
 80071dc:	f104 0a1a 	add.w	sl, r4, #26
 80071e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071e2:	425b      	negs	r3, r3
 80071e4:	454b      	cmp	r3, r9
 80071e6:	dc01      	bgt.n	80071ec <_printf_float+0x2b4>
 80071e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071ea:	e794      	b.n	8007116 <_printf_float+0x1de>
 80071ec:	2301      	movs	r3, #1
 80071ee:	4652      	mov	r2, sl
 80071f0:	4631      	mov	r1, r6
 80071f2:	4628      	mov	r0, r5
 80071f4:	47b8      	blx	r7
 80071f6:	3001      	adds	r0, #1
 80071f8:	f43f aef9 	beq.w	8006fee <_printf_float+0xb6>
 80071fc:	f109 0901 	add.w	r9, r9, #1
 8007200:	e7ee      	b.n	80071e0 <_printf_float+0x2a8>
 8007202:	bf00      	nop
 8007204:	7fefffff 	.word	0x7fefffff
 8007208:	0800b720 	.word	0x0800b720
 800720c:	0800b724 	.word	0x0800b724
 8007210:	0800b72c 	.word	0x0800b72c
 8007214:	0800b728 	.word	0x0800b728
 8007218:	0800b730 	.word	0x0800b730
 800721c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800721e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007220:	429a      	cmp	r2, r3
 8007222:	bfa8      	it	ge
 8007224:	461a      	movge	r2, r3
 8007226:	2a00      	cmp	r2, #0
 8007228:	4691      	mov	r9, r2
 800722a:	dc37      	bgt.n	800729c <_printf_float+0x364>
 800722c:	f04f 0b00 	mov.w	fp, #0
 8007230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007234:	f104 021a 	add.w	r2, r4, #26
 8007238:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800723c:	ebaa 0309 	sub.w	r3, sl, r9
 8007240:	455b      	cmp	r3, fp
 8007242:	dc33      	bgt.n	80072ac <_printf_float+0x374>
 8007244:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007248:	429a      	cmp	r2, r3
 800724a:	db3b      	blt.n	80072c4 <_printf_float+0x38c>
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	07da      	lsls	r2, r3, #31
 8007250:	d438      	bmi.n	80072c4 <_printf_float+0x38c>
 8007252:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007254:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007256:	eba3 020a 	sub.w	r2, r3, sl
 800725a:	eba3 0901 	sub.w	r9, r3, r1
 800725e:	4591      	cmp	r9, r2
 8007260:	bfa8      	it	ge
 8007262:	4691      	movge	r9, r2
 8007264:	f1b9 0f00 	cmp.w	r9, #0
 8007268:	dc34      	bgt.n	80072d4 <_printf_float+0x39c>
 800726a:	f04f 0800 	mov.w	r8, #0
 800726e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007272:	f104 0a1a 	add.w	sl, r4, #26
 8007276:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800727a:	1a9b      	subs	r3, r3, r2
 800727c:	eba3 0309 	sub.w	r3, r3, r9
 8007280:	4543      	cmp	r3, r8
 8007282:	f77f af7a 	ble.w	800717a <_printf_float+0x242>
 8007286:	2301      	movs	r3, #1
 8007288:	4652      	mov	r2, sl
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f aeac 	beq.w	8006fee <_printf_float+0xb6>
 8007296:	f108 0801 	add.w	r8, r8, #1
 800729a:	e7ec      	b.n	8007276 <_printf_float+0x33e>
 800729c:	4613      	mov	r3, r2
 800729e:	4631      	mov	r1, r6
 80072a0:	4642      	mov	r2, r8
 80072a2:	4628      	mov	r0, r5
 80072a4:	47b8      	blx	r7
 80072a6:	3001      	adds	r0, #1
 80072a8:	d1c0      	bne.n	800722c <_printf_float+0x2f4>
 80072aa:	e6a0      	b.n	8006fee <_printf_float+0xb6>
 80072ac:	2301      	movs	r3, #1
 80072ae:	4631      	mov	r1, r6
 80072b0:	4628      	mov	r0, r5
 80072b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80072b4:	47b8      	blx	r7
 80072b6:	3001      	adds	r0, #1
 80072b8:	f43f ae99 	beq.w	8006fee <_printf_float+0xb6>
 80072bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072be:	f10b 0b01 	add.w	fp, fp, #1
 80072c2:	e7b9      	b.n	8007238 <_printf_float+0x300>
 80072c4:	4631      	mov	r1, r6
 80072c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b8      	blx	r7
 80072ce:	3001      	adds	r0, #1
 80072d0:	d1bf      	bne.n	8007252 <_printf_float+0x31a>
 80072d2:	e68c      	b.n	8006fee <_printf_float+0xb6>
 80072d4:	464b      	mov	r3, r9
 80072d6:	4631      	mov	r1, r6
 80072d8:	4628      	mov	r0, r5
 80072da:	eb08 020a 	add.w	r2, r8, sl
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	d1c2      	bne.n	800726a <_printf_float+0x332>
 80072e4:	e683      	b.n	8006fee <_printf_float+0xb6>
 80072e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072e8:	2a01      	cmp	r2, #1
 80072ea:	dc01      	bgt.n	80072f0 <_printf_float+0x3b8>
 80072ec:	07db      	lsls	r3, r3, #31
 80072ee:	d537      	bpl.n	8007360 <_printf_float+0x428>
 80072f0:	2301      	movs	r3, #1
 80072f2:	4642      	mov	r2, r8
 80072f4:	4631      	mov	r1, r6
 80072f6:	4628      	mov	r0, r5
 80072f8:	47b8      	blx	r7
 80072fa:	3001      	adds	r0, #1
 80072fc:	f43f ae77 	beq.w	8006fee <_printf_float+0xb6>
 8007300:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007304:	4631      	mov	r1, r6
 8007306:	4628      	mov	r0, r5
 8007308:	47b8      	blx	r7
 800730a:	3001      	adds	r0, #1
 800730c:	f43f ae6f 	beq.w	8006fee <_printf_float+0xb6>
 8007310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007314:	2200      	movs	r2, #0
 8007316:	2300      	movs	r3, #0
 8007318:	f7f9 fb46 	bl	80009a8 <__aeabi_dcmpeq>
 800731c:	b9d8      	cbnz	r0, 8007356 <_printf_float+0x41e>
 800731e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007320:	f108 0201 	add.w	r2, r8, #1
 8007324:	3b01      	subs	r3, #1
 8007326:	4631      	mov	r1, r6
 8007328:	4628      	mov	r0, r5
 800732a:	47b8      	blx	r7
 800732c:	3001      	adds	r0, #1
 800732e:	d10e      	bne.n	800734e <_printf_float+0x416>
 8007330:	e65d      	b.n	8006fee <_printf_float+0xb6>
 8007332:	2301      	movs	r3, #1
 8007334:	464a      	mov	r2, r9
 8007336:	4631      	mov	r1, r6
 8007338:	4628      	mov	r0, r5
 800733a:	47b8      	blx	r7
 800733c:	3001      	adds	r0, #1
 800733e:	f43f ae56 	beq.w	8006fee <_printf_float+0xb6>
 8007342:	f108 0801 	add.w	r8, r8, #1
 8007346:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007348:	3b01      	subs	r3, #1
 800734a:	4543      	cmp	r3, r8
 800734c:	dcf1      	bgt.n	8007332 <_printf_float+0x3fa>
 800734e:	4653      	mov	r3, sl
 8007350:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007354:	e6e0      	b.n	8007118 <_printf_float+0x1e0>
 8007356:	f04f 0800 	mov.w	r8, #0
 800735a:	f104 091a 	add.w	r9, r4, #26
 800735e:	e7f2      	b.n	8007346 <_printf_float+0x40e>
 8007360:	2301      	movs	r3, #1
 8007362:	4642      	mov	r2, r8
 8007364:	e7df      	b.n	8007326 <_printf_float+0x3ee>
 8007366:	2301      	movs	r3, #1
 8007368:	464a      	mov	r2, r9
 800736a:	4631      	mov	r1, r6
 800736c:	4628      	mov	r0, r5
 800736e:	47b8      	blx	r7
 8007370:	3001      	adds	r0, #1
 8007372:	f43f ae3c 	beq.w	8006fee <_printf_float+0xb6>
 8007376:	f108 0801 	add.w	r8, r8, #1
 800737a:	68e3      	ldr	r3, [r4, #12]
 800737c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800737e:	1a5b      	subs	r3, r3, r1
 8007380:	4543      	cmp	r3, r8
 8007382:	dcf0      	bgt.n	8007366 <_printf_float+0x42e>
 8007384:	e6fd      	b.n	8007182 <_printf_float+0x24a>
 8007386:	f04f 0800 	mov.w	r8, #0
 800738a:	f104 0919 	add.w	r9, r4, #25
 800738e:	e7f4      	b.n	800737a <_printf_float+0x442>

08007390 <_printf_common>:
 8007390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007394:	4616      	mov	r6, r2
 8007396:	4699      	mov	r9, r3
 8007398:	688a      	ldr	r2, [r1, #8]
 800739a:	690b      	ldr	r3, [r1, #16]
 800739c:	4607      	mov	r7, r0
 800739e:	4293      	cmp	r3, r2
 80073a0:	bfb8      	it	lt
 80073a2:	4613      	movlt	r3, r2
 80073a4:	6033      	str	r3, [r6, #0]
 80073a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073aa:	460c      	mov	r4, r1
 80073ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073b0:	b10a      	cbz	r2, 80073b6 <_printf_common+0x26>
 80073b2:	3301      	adds	r3, #1
 80073b4:	6033      	str	r3, [r6, #0]
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	0699      	lsls	r1, r3, #26
 80073ba:	bf42      	ittt	mi
 80073bc:	6833      	ldrmi	r3, [r6, #0]
 80073be:	3302      	addmi	r3, #2
 80073c0:	6033      	strmi	r3, [r6, #0]
 80073c2:	6825      	ldr	r5, [r4, #0]
 80073c4:	f015 0506 	ands.w	r5, r5, #6
 80073c8:	d106      	bne.n	80073d8 <_printf_common+0x48>
 80073ca:	f104 0a19 	add.w	sl, r4, #25
 80073ce:	68e3      	ldr	r3, [r4, #12]
 80073d0:	6832      	ldr	r2, [r6, #0]
 80073d2:	1a9b      	subs	r3, r3, r2
 80073d4:	42ab      	cmp	r3, r5
 80073d6:	dc28      	bgt.n	800742a <_printf_common+0x9a>
 80073d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80073dc:	1e13      	subs	r3, r2, #0
 80073de:	6822      	ldr	r2, [r4, #0]
 80073e0:	bf18      	it	ne
 80073e2:	2301      	movne	r3, #1
 80073e4:	0692      	lsls	r2, r2, #26
 80073e6:	d42d      	bmi.n	8007444 <_printf_common+0xb4>
 80073e8:	4649      	mov	r1, r9
 80073ea:	4638      	mov	r0, r7
 80073ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073f0:	47c0      	blx	r8
 80073f2:	3001      	adds	r0, #1
 80073f4:	d020      	beq.n	8007438 <_printf_common+0xa8>
 80073f6:	6823      	ldr	r3, [r4, #0]
 80073f8:	68e5      	ldr	r5, [r4, #12]
 80073fa:	f003 0306 	and.w	r3, r3, #6
 80073fe:	2b04      	cmp	r3, #4
 8007400:	bf18      	it	ne
 8007402:	2500      	movne	r5, #0
 8007404:	6832      	ldr	r2, [r6, #0]
 8007406:	f04f 0600 	mov.w	r6, #0
 800740a:	68a3      	ldr	r3, [r4, #8]
 800740c:	bf08      	it	eq
 800740e:	1aad      	subeq	r5, r5, r2
 8007410:	6922      	ldr	r2, [r4, #16]
 8007412:	bf08      	it	eq
 8007414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007418:	4293      	cmp	r3, r2
 800741a:	bfc4      	itt	gt
 800741c:	1a9b      	subgt	r3, r3, r2
 800741e:	18ed      	addgt	r5, r5, r3
 8007420:	341a      	adds	r4, #26
 8007422:	42b5      	cmp	r5, r6
 8007424:	d11a      	bne.n	800745c <_printf_common+0xcc>
 8007426:	2000      	movs	r0, #0
 8007428:	e008      	b.n	800743c <_printf_common+0xac>
 800742a:	2301      	movs	r3, #1
 800742c:	4652      	mov	r2, sl
 800742e:	4649      	mov	r1, r9
 8007430:	4638      	mov	r0, r7
 8007432:	47c0      	blx	r8
 8007434:	3001      	adds	r0, #1
 8007436:	d103      	bne.n	8007440 <_printf_common+0xb0>
 8007438:	f04f 30ff 	mov.w	r0, #4294967295
 800743c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007440:	3501      	adds	r5, #1
 8007442:	e7c4      	b.n	80073ce <_printf_common+0x3e>
 8007444:	2030      	movs	r0, #48	; 0x30
 8007446:	18e1      	adds	r1, r4, r3
 8007448:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800744c:	1c5a      	adds	r2, r3, #1
 800744e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007452:	4422      	add	r2, r4
 8007454:	3302      	adds	r3, #2
 8007456:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800745a:	e7c5      	b.n	80073e8 <_printf_common+0x58>
 800745c:	2301      	movs	r3, #1
 800745e:	4622      	mov	r2, r4
 8007460:	4649      	mov	r1, r9
 8007462:	4638      	mov	r0, r7
 8007464:	47c0      	blx	r8
 8007466:	3001      	adds	r0, #1
 8007468:	d0e6      	beq.n	8007438 <_printf_common+0xa8>
 800746a:	3601      	adds	r6, #1
 800746c:	e7d9      	b.n	8007422 <_printf_common+0x92>
	...

08007470 <_printf_i>:
 8007470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007474:	7e0f      	ldrb	r7, [r1, #24]
 8007476:	4691      	mov	r9, r2
 8007478:	2f78      	cmp	r7, #120	; 0x78
 800747a:	4680      	mov	r8, r0
 800747c:	460c      	mov	r4, r1
 800747e:	469a      	mov	sl, r3
 8007480:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007482:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007486:	d807      	bhi.n	8007498 <_printf_i+0x28>
 8007488:	2f62      	cmp	r7, #98	; 0x62
 800748a:	d80a      	bhi.n	80074a2 <_printf_i+0x32>
 800748c:	2f00      	cmp	r7, #0
 800748e:	f000 80d9 	beq.w	8007644 <_printf_i+0x1d4>
 8007492:	2f58      	cmp	r7, #88	; 0x58
 8007494:	f000 80a4 	beq.w	80075e0 <_printf_i+0x170>
 8007498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800749c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074a0:	e03a      	b.n	8007518 <_printf_i+0xa8>
 80074a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074a6:	2b15      	cmp	r3, #21
 80074a8:	d8f6      	bhi.n	8007498 <_printf_i+0x28>
 80074aa:	a101      	add	r1, pc, #4	; (adr r1, 80074b0 <_printf_i+0x40>)
 80074ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b0:	08007509 	.word	0x08007509
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	08007499 	.word	0x08007499
 80074bc:	08007499 	.word	0x08007499
 80074c0:	08007499 	.word	0x08007499
 80074c4:	08007499 	.word	0x08007499
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	08007499 	.word	0x08007499
 80074d0:	08007499 	.word	0x08007499
 80074d4:	08007499 	.word	0x08007499
 80074d8:	08007499 	.word	0x08007499
 80074dc:	0800762b 	.word	0x0800762b
 80074e0:	0800754d 	.word	0x0800754d
 80074e4:	0800760d 	.word	0x0800760d
 80074e8:	08007499 	.word	0x08007499
 80074ec:	08007499 	.word	0x08007499
 80074f0:	0800764d 	.word	0x0800764d
 80074f4:	08007499 	.word	0x08007499
 80074f8:	0800754d 	.word	0x0800754d
 80074fc:	08007499 	.word	0x08007499
 8007500:	08007499 	.word	0x08007499
 8007504:	08007615 	.word	0x08007615
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	1d1a      	adds	r2, r3, #4
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	602a      	str	r2, [r5, #0]
 8007510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007518:	2301      	movs	r3, #1
 800751a:	e0a4      	b.n	8007666 <_printf_i+0x1f6>
 800751c:	6820      	ldr	r0, [r4, #0]
 800751e:	6829      	ldr	r1, [r5, #0]
 8007520:	0606      	lsls	r6, r0, #24
 8007522:	f101 0304 	add.w	r3, r1, #4
 8007526:	d50a      	bpl.n	800753e <_printf_i+0xce>
 8007528:	680e      	ldr	r6, [r1, #0]
 800752a:	602b      	str	r3, [r5, #0]
 800752c:	2e00      	cmp	r6, #0
 800752e:	da03      	bge.n	8007538 <_printf_i+0xc8>
 8007530:	232d      	movs	r3, #45	; 0x2d
 8007532:	4276      	negs	r6, r6
 8007534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007538:	230a      	movs	r3, #10
 800753a:	485e      	ldr	r0, [pc, #376]	; (80076b4 <_printf_i+0x244>)
 800753c:	e019      	b.n	8007572 <_printf_i+0x102>
 800753e:	680e      	ldr	r6, [r1, #0]
 8007540:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007544:	602b      	str	r3, [r5, #0]
 8007546:	bf18      	it	ne
 8007548:	b236      	sxthne	r6, r6
 800754a:	e7ef      	b.n	800752c <_printf_i+0xbc>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	6820      	ldr	r0, [r4, #0]
 8007550:	1d19      	adds	r1, r3, #4
 8007552:	6029      	str	r1, [r5, #0]
 8007554:	0601      	lsls	r1, r0, #24
 8007556:	d501      	bpl.n	800755c <_printf_i+0xec>
 8007558:	681e      	ldr	r6, [r3, #0]
 800755a:	e002      	b.n	8007562 <_printf_i+0xf2>
 800755c:	0646      	lsls	r6, r0, #25
 800755e:	d5fb      	bpl.n	8007558 <_printf_i+0xe8>
 8007560:	881e      	ldrh	r6, [r3, #0]
 8007562:	2f6f      	cmp	r7, #111	; 0x6f
 8007564:	bf0c      	ite	eq
 8007566:	2308      	moveq	r3, #8
 8007568:	230a      	movne	r3, #10
 800756a:	4852      	ldr	r0, [pc, #328]	; (80076b4 <_printf_i+0x244>)
 800756c:	2100      	movs	r1, #0
 800756e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007572:	6865      	ldr	r5, [r4, #4]
 8007574:	2d00      	cmp	r5, #0
 8007576:	bfa8      	it	ge
 8007578:	6821      	ldrge	r1, [r4, #0]
 800757a:	60a5      	str	r5, [r4, #8]
 800757c:	bfa4      	itt	ge
 800757e:	f021 0104 	bicge.w	r1, r1, #4
 8007582:	6021      	strge	r1, [r4, #0]
 8007584:	b90e      	cbnz	r6, 800758a <_printf_i+0x11a>
 8007586:	2d00      	cmp	r5, #0
 8007588:	d04d      	beq.n	8007626 <_printf_i+0x1b6>
 800758a:	4615      	mov	r5, r2
 800758c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007590:	fb03 6711 	mls	r7, r3, r1, r6
 8007594:	5dc7      	ldrb	r7, [r0, r7]
 8007596:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800759a:	4637      	mov	r7, r6
 800759c:	42bb      	cmp	r3, r7
 800759e:	460e      	mov	r6, r1
 80075a0:	d9f4      	bls.n	800758c <_printf_i+0x11c>
 80075a2:	2b08      	cmp	r3, #8
 80075a4:	d10b      	bne.n	80075be <_printf_i+0x14e>
 80075a6:	6823      	ldr	r3, [r4, #0]
 80075a8:	07de      	lsls	r6, r3, #31
 80075aa:	d508      	bpl.n	80075be <_printf_i+0x14e>
 80075ac:	6923      	ldr	r3, [r4, #16]
 80075ae:	6861      	ldr	r1, [r4, #4]
 80075b0:	4299      	cmp	r1, r3
 80075b2:	bfde      	ittt	le
 80075b4:	2330      	movle	r3, #48	; 0x30
 80075b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 80075be:	1b52      	subs	r2, r2, r5
 80075c0:	6122      	str	r2, [r4, #16]
 80075c2:	464b      	mov	r3, r9
 80075c4:	4621      	mov	r1, r4
 80075c6:	4640      	mov	r0, r8
 80075c8:	f8cd a000 	str.w	sl, [sp]
 80075cc:	aa03      	add	r2, sp, #12
 80075ce:	f7ff fedf 	bl	8007390 <_printf_common>
 80075d2:	3001      	adds	r0, #1
 80075d4:	d14c      	bne.n	8007670 <_printf_i+0x200>
 80075d6:	f04f 30ff 	mov.w	r0, #4294967295
 80075da:	b004      	add	sp, #16
 80075dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e0:	4834      	ldr	r0, [pc, #208]	; (80076b4 <_printf_i+0x244>)
 80075e2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80075e6:	6829      	ldr	r1, [r5, #0]
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	f851 6b04 	ldr.w	r6, [r1], #4
 80075ee:	6029      	str	r1, [r5, #0]
 80075f0:	061d      	lsls	r5, r3, #24
 80075f2:	d514      	bpl.n	800761e <_printf_i+0x1ae>
 80075f4:	07df      	lsls	r7, r3, #31
 80075f6:	bf44      	itt	mi
 80075f8:	f043 0320 	orrmi.w	r3, r3, #32
 80075fc:	6023      	strmi	r3, [r4, #0]
 80075fe:	b91e      	cbnz	r6, 8007608 <_printf_i+0x198>
 8007600:	6823      	ldr	r3, [r4, #0]
 8007602:	f023 0320 	bic.w	r3, r3, #32
 8007606:	6023      	str	r3, [r4, #0]
 8007608:	2310      	movs	r3, #16
 800760a:	e7af      	b.n	800756c <_printf_i+0xfc>
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	f043 0320 	orr.w	r3, r3, #32
 8007612:	6023      	str	r3, [r4, #0]
 8007614:	2378      	movs	r3, #120	; 0x78
 8007616:	4828      	ldr	r0, [pc, #160]	; (80076b8 <_printf_i+0x248>)
 8007618:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800761c:	e7e3      	b.n	80075e6 <_printf_i+0x176>
 800761e:	0659      	lsls	r1, r3, #25
 8007620:	bf48      	it	mi
 8007622:	b2b6      	uxthmi	r6, r6
 8007624:	e7e6      	b.n	80075f4 <_printf_i+0x184>
 8007626:	4615      	mov	r5, r2
 8007628:	e7bb      	b.n	80075a2 <_printf_i+0x132>
 800762a:	682b      	ldr	r3, [r5, #0]
 800762c:	6826      	ldr	r6, [r4, #0]
 800762e:	1d18      	adds	r0, r3, #4
 8007630:	6961      	ldr	r1, [r4, #20]
 8007632:	6028      	str	r0, [r5, #0]
 8007634:	0635      	lsls	r5, r6, #24
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	d501      	bpl.n	800763e <_printf_i+0x1ce>
 800763a:	6019      	str	r1, [r3, #0]
 800763c:	e002      	b.n	8007644 <_printf_i+0x1d4>
 800763e:	0670      	lsls	r0, r6, #25
 8007640:	d5fb      	bpl.n	800763a <_printf_i+0x1ca>
 8007642:	8019      	strh	r1, [r3, #0]
 8007644:	2300      	movs	r3, #0
 8007646:	4615      	mov	r5, r2
 8007648:	6123      	str	r3, [r4, #16]
 800764a:	e7ba      	b.n	80075c2 <_printf_i+0x152>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	2100      	movs	r1, #0
 8007650:	1d1a      	adds	r2, r3, #4
 8007652:	602a      	str	r2, [r5, #0]
 8007654:	681d      	ldr	r5, [r3, #0]
 8007656:	6862      	ldr	r2, [r4, #4]
 8007658:	4628      	mov	r0, r5
 800765a:	f002 fb0f 	bl	8009c7c <memchr>
 800765e:	b108      	cbz	r0, 8007664 <_printf_i+0x1f4>
 8007660:	1b40      	subs	r0, r0, r5
 8007662:	6060      	str	r0, [r4, #4]
 8007664:	6863      	ldr	r3, [r4, #4]
 8007666:	6123      	str	r3, [r4, #16]
 8007668:	2300      	movs	r3, #0
 800766a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800766e:	e7a8      	b.n	80075c2 <_printf_i+0x152>
 8007670:	462a      	mov	r2, r5
 8007672:	4649      	mov	r1, r9
 8007674:	4640      	mov	r0, r8
 8007676:	6923      	ldr	r3, [r4, #16]
 8007678:	47d0      	blx	sl
 800767a:	3001      	adds	r0, #1
 800767c:	d0ab      	beq.n	80075d6 <_printf_i+0x166>
 800767e:	6823      	ldr	r3, [r4, #0]
 8007680:	079b      	lsls	r3, r3, #30
 8007682:	d413      	bmi.n	80076ac <_printf_i+0x23c>
 8007684:	68e0      	ldr	r0, [r4, #12]
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	4298      	cmp	r0, r3
 800768a:	bfb8      	it	lt
 800768c:	4618      	movlt	r0, r3
 800768e:	e7a4      	b.n	80075da <_printf_i+0x16a>
 8007690:	2301      	movs	r3, #1
 8007692:	4632      	mov	r2, r6
 8007694:	4649      	mov	r1, r9
 8007696:	4640      	mov	r0, r8
 8007698:	47d0      	blx	sl
 800769a:	3001      	adds	r0, #1
 800769c:	d09b      	beq.n	80075d6 <_printf_i+0x166>
 800769e:	3501      	adds	r5, #1
 80076a0:	68e3      	ldr	r3, [r4, #12]
 80076a2:	9903      	ldr	r1, [sp, #12]
 80076a4:	1a5b      	subs	r3, r3, r1
 80076a6:	42ab      	cmp	r3, r5
 80076a8:	dcf2      	bgt.n	8007690 <_printf_i+0x220>
 80076aa:	e7eb      	b.n	8007684 <_printf_i+0x214>
 80076ac:	2500      	movs	r5, #0
 80076ae:	f104 0619 	add.w	r6, r4, #25
 80076b2:	e7f5      	b.n	80076a0 <_printf_i+0x230>
 80076b4:	0800b732 	.word	0x0800b732
 80076b8:	0800b743 	.word	0x0800b743

080076bc <_scanf_float>:
 80076bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c0:	b087      	sub	sp, #28
 80076c2:	9303      	str	r3, [sp, #12]
 80076c4:	688b      	ldr	r3, [r1, #8]
 80076c6:	4617      	mov	r7, r2
 80076c8:	1e5a      	subs	r2, r3, #1
 80076ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80076ce:	bf85      	ittet	hi
 80076d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80076d4:	195b      	addhi	r3, r3, r5
 80076d6:	2300      	movls	r3, #0
 80076d8:	9302      	strhi	r3, [sp, #8]
 80076da:	bf88      	it	hi
 80076dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80076e0:	468b      	mov	fp, r1
 80076e2:	f04f 0500 	mov.w	r5, #0
 80076e6:	bf8c      	ite	hi
 80076e8:	608b      	strhi	r3, [r1, #8]
 80076ea:	9302      	strls	r3, [sp, #8]
 80076ec:	680b      	ldr	r3, [r1, #0]
 80076ee:	4680      	mov	r8, r0
 80076f0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80076f4:	f84b 3b1c 	str.w	r3, [fp], #28
 80076f8:	460c      	mov	r4, r1
 80076fa:	465e      	mov	r6, fp
 80076fc:	46aa      	mov	sl, r5
 80076fe:	46a9      	mov	r9, r5
 8007700:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007704:	9501      	str	r5, [sp, #4]
 8007706:	68a2      	ldr	r2, [r4, #8]
 8007708:	b152      	cbz	r2, 8007720 <_scanf_float+0x64>
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	2b4e      	cmp	r3, #78	; 0x4e
 8007710:	d864      	bhi.n	80077dc <_scanf_float+0x120>
 8007712:	2b40      	cmp	r3, #64	; 0x40
 8007714:	d83c      	bhi.n	8007790 <_scanf_float+0xd4>
 8007716:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800771a:	b2c8      	uxtb	r0, r1
 800771c:	280e      	cmp	r0, #14
 800771e:	d93a      	bls.n	8007796 <_scanf_float+0xda>
 8007720:	f1b9 0f00 	cmp.w	r9, #0
 8007724:	d003      	beq.n	800772e <_scanf_float+0x72>
 8007726:	6823      	ldr	r3, [r4, #0]
 8007728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800772c:	6023      	str	r3, [r4, #0]
 800772e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007732:	f1ba 0f01 	cmp.w	sl, #1
 8007736:	f200 8113 	bhi.w	8007960 <_scanf_float+0x2a4>
 800773a:	455e      	cmp	r6, fp
 800773c:	f200 8105 	bhi.w	800794a <_scanf_float+0x28e>
 8007740:	2501      	movs	r5, #1
 8007742:	4628      	mov	r0, r5
 8007744:	b007      	add	sp, #28
 8007746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800774a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800774e:	2a0d      	cmp	r2, #13
 8007750:	d8e6      	bhi.n	8007720 <_scanf_float+0x64>
 8007752:	a101      	add	r1, pc, #4	; (adr r1, 8007758 <_scanf_float+0x9c>)
 8007754:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007758:	08007897 	.word	0x08007897
 800775c:	08007721 	.word	0x08007721
 8007760:	08007721 	.word	0x08007721
 8007764:	08007721 	.word	0x08007721
 8007768:	080078f7 	.word	0x080078f7
 800776c:	080078cf 	.word	0x080078cf
 8007770:	08007721 	.word	0x08007721
 8007774:	08007721 	.word	0x08007721
 8007778:	080078a5 	.word	0x080078a5
 800777c:	08007721 	.word	0x08007721
 8007780:	08007721 	.word	0x08007721
 8007784:	08007721 	.word	0x08007721
 8007788:	08007721 	.word	0x08007721
 800778c:	0800785d 	.word	0x0800785d
 8007790:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007794:	e7db      	b.n	800774e <_scanf_float+0x92>
 8007796:	290e      	cmp	r1, #14
 8007798:	d8c2      	bhi.n	8007720 <_scanf_float+0x64>
 800779a:	a001      	add	r0, pc, #4	; (adr r0, 80077a0 <_scanf_float+0xe4>)
 800779c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80077a0:	0800784f 	.word	0x0800784f
 80077a4:	08007721 	.word	0x08007721
 80077a8:	0800784f 	.word	0x0800784f
 80077ac:	080078e3 	.word	0x080078e3
 80077b0:	08007721 	.word	0x08007721
 80077b4:	080077fd 	.word	0x080077fd
 80077b8:	08007839 	.word	0x08007839
 80077bc:	08007839 	.word	0x08007839
 80077c0:	08007839 	.word	0x08007839
 80077c4:	08007839 	.word	0x08007839
 80077c8:	08007839 	.word	0x08007839
 80077cc:	08007839 	.word	0x08007839
 80077d0:	08007839 	.word	0x08007839
 80077d4:	08007839 	.word	0x08007839
 80077d8:	08007839 	.word	0x08007839
 80077dc:	2b6e      	cmp	r3, #110	; 0x6e
 80077de:	d809      	bhi.n	80077f4 <_scanf_float+0x138>
 80077e0:	2b60      	cmp	r3, #96	; 0x60
 80077e2:	d8b2      	bhi.n	800774a <_scanf_float+0x8e>
 80077e4:	2b54      	cmp	r3, #84	; 0x54
 80077e6:	d077      	beq.n	80078d8 <_scanf_float+0x21c>
 80077e8:	2b59      	cmp	r3, #89	; 0x59
 80077ea:	d199      	bne.n	8007720 <_scanf_float+0x64>
 80077ec:	2d07      	cmp	r5, #7
 80077ee:	d197      	bne.n	8007720 <_scanf_float+0x64>
 80077f0:	2508      	movs	r5, #8
 80077f2:	e029      	b.n	8007848 <_scanf_float+0x18c>
 80077f4:	2b74      	cmp	r3, #116	; 0x74
 80077f6:	d06f      	beq.n	80078d8 <_scanf_float+0x21c>
 80077f8:	2b79      	cmp	r3, #121	; 0x79
 80077fa:	e7f6      	b.n	80077ea <_scanf_float+0x12e>
 80077fc:	6821      	ldr	r1, [r4, #0]
 80077fe:	05c8      	lsls	r0, r1, #23
 8007800:	d51a      	bpl.n	8007838 <_scanf_float+0x17c>
 8007802:	9b02      	ldr	r3, [sp, #8]
 8007804:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007808:	6021      	str	r1, [r4, #0]
 800780a:	f109 0901 	add.w	r9, r9, #1
 800780e:	b11b      	cbz	r3, 8007818 <_scanf_float+0x15c>
 8007810:	3b01      	subs	r3, #1
 8007812:	3201      	adds	r2, #1
 8007814:	9302      	str	r3, [sp, #8]
 8007816:	60a2      	str	r2, [r4, #8]
 8007818:	68a3      	ldr	r3, [r4, #8]
 800781a:	3b01      	subs	r3, #1
 800781c:	60a3      	str	r3, [r4, #8]
 800781e:	6923      	ldr	r3, [r4, #16]
 8007820:	3301      	adds	r3, #1
 8007822:	6123      	str	r3, [r4, #16]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	3b01      	subs	r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	607b      	str	r3, [r7, #4]
 800782c:	f340 8084 	ble.w	8007938 <_scanf_float+0x27c>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	3301      	adds	r3, #1
 8007834:	603b      	str	r3, [r7, #0]
 8007836:	e766      	b.n	8007706 <_scanf_float+0x4a>
 8007838:	eb1a 0f05 	cmn.w	sl, r5
 800783c:	f47f af70 	bne.w	8007720 <_scanf_float+0x64>
 8007840:	6822      	ldr	r2, [r4, #0]
 8007842:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007846:	6022      	str	r2, [r4, #0]
 8007848:	f806 3b01 	strb.w	r3, [r6], #1
 800784c:	e7e4      	b.n	8007818 <_scanf_float+0x15c>
 800784e:	6822      	ldr	r2, [r4, #0]
 8007850:	0610      	lsls	r0, r2, #24
 8007852:	f57f af65 	bpl.w	8007720 <_scanf_float+0x64>
 8007856:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800785a:	e7f4      	b.n	8007846 <_scanf_float+0x18a>
 800785c:	f1ba 0f00 	cmp.w	sl, #0
 8007860:	d10e      	bne.n	8007880 <_scanf_float+0x1c4>
 8007862:	f1b9 0f00 	cmp.w	r9, #0
 8007866:	d10e      	bne.n	8007886 <_scanf_float+0x1ca>
 8007868:	6822      	ldr	r2, [r4, #0]
 800786a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800786e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007872:	d108      	bne.n	8007886 <_scanf_float+0x1ca>
 8007874:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007878:	f04f 0a01 	mov.w	sl, #1
 800787c:	6022      	str	r2, [r4, #0]
 800787e:	e7e3      	b.n	8007848 <_scanf_float+0x18c>
 8007880:	f1ba 0f02 	cmp.w	sl, #2
 8007884:	d055      	beq.n	8007932 <_scanf_float+0x276>
 8007886:	2d01      	cmp	r5, #1
 8007888:	d002      	beq.n	8007890 <_scanf_float+0x1d4>
 800788a:	2d04      	cmp	r5, #4
 800788c:	f47f af48 	bne.w	8007720 <_scanf_float+0x64>
 8007890:	3501      	adds	r5, #1
 8007892:	b2ed      	uxtb	r5, r5
 8007894:	e7d8      	b.n	8007848 <_scanf_float+0x18c>
 8007896:	f1ba 0f01 	cmp.w	sl, #1
 800789a:	f47f af41 	bne.w	8007720 <_scanf_float+0x64>
 800789e:	f04f 0a02 	mov.w	sl, #2
 80078a2:	e7d1      	b.n	8007848 <_scanf_float+0x18c>
 80078a4:	b97d      	cbnz	r5, 80078c6 <_scanf_float+0x20a>
 80078a6:	f1b9 0f00 	cmp.w	r9, #0
 80078aa:	f47f af3c 	bne.w	8007726 <_scanf_float+0x6a>
 80078ae:	6822      	ldr	r2, [r4, #0]
 80078b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80078b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80078b8:	f47f af39 	bne.w	800772e <_scanf_float+0x72>
 80078bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80078c0:	2501      	movs	r5, #1
 80078c2:	6022      	str	r2, [r4, #0]
 80078c4:	e7c0      	b.n	8007848 <_scanf_float+0x18c>
 80078c6:	2d03      	cmp	r5, #3
 80078c8:	d0e2      	beq.n	8007890 <_scanf_float+0x1d4>
 80078ca:	2d05      	cmp	r5, #5
 80078cc:	e7de      	b.n	800788c <_scanf_float+0x1d0>
 80078ce:	2d02      	cmp	r5, #2
 80078d0:	f47f af26 	bne.w	8007720 <_scanf_float+0x64>
 80078d4:	2503      	movs	r5, #3
 80078d6:	e7b7      	b.n	8007848 <_scanf_float+0x18c>
 80078d8:	2d06      	cmp	r5, #6
 80078da:	f47f af21 	bne.w	8007720 <_scanf_float+0x64>
 80078de:	2507      	movs	r5, #7
 80078e0:	e7b2      	b.n	8007848 <_scanf_float+0x18c>
 80078e2:	6822      	ldr	r2, [r4, #0]
 80078e4:	0591      	lsls	r1, r2, #22
 80078e6:	f57f af1b 	bpl.w	8007720 <_scanf_float+0x64>
 80078ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80078ee:	6022      	str	r2, [r4, #0]
 80078f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80078f4:	e7a8      	b.n	8007848 <_scanf_float+0x18c>
 80078f6:	6822      	ldr	r2, [r4, #0]
 80078f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80078fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007900:	d006      	beq.n	8007910 <_scanf_float+0x254>
 8007902:	0550      	lsls	r0, r2, #21
 8007904:	f57f af0c 	bpl.w	8007720 <_scanf_float+0x64>
 8007908:	f1b9 0f00 	cmp.w	r9, #0
 800790c:	f43f af0f 	beq.w	800772e <_scanf_float+0x72>
 8007910:	0591      	lsls	r1, r2, #22
 8007912:	bf58      	it	pl
 8007914:	9901      	ldrpl	r1, [sp, #4]
 8007916:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800791a:	bf58      	it	pl
 800791c:	eba9 0101 	subpl.w	r1, r9, r1
 8007920:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007924:	f04f 0900 	mov.w	r9, #0
 8007928:	bf58      	it	pl
 800792a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800792e:	6022      	str	r2, [r4, #0]
 8007930:	e78a      	b.n	8007848 <_scanf_float+0x18c>
 8007932:	f04f 0a03 	mov.w	sl, #3
 8007936:	e787      	b.n	8007848 <_scanf_float+0x18c>
 8007938:	4639      	mov	r1, r7
 800793a:	4640      	mov	r0, r8
 800793c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007940:	4798      	blx	r3
 8007942:	2800      	cmp	r0, #0
 8007944:	f43f aedf 	beq.w	8007706 <_scanf_float+0x4a>
 8007948:	e6ea      	b.n	8007720 <_scanf_float+0x64>
 800794a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800794e:	463a      	mov	r2, r7
 8007950:	4640      	mov	r0, r8
 8007952:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007956:	4798      	blx	r3
 8007958:	6923      	ldr	r3, [r4, #16]
 800795a:	3b01      	subs	r3, #1
 800795c:	6123      	str	r3, [r4, #16]
 800795e:	e6ec      	b.n	800773a <_scanf_float+0x7e>
 8007960:	1e6b      	subs	r3, r5, #1
 8007962:	2b06      	cmp	r3, #6
 8007964:	d825      	bhi.n	80079b2 <_scanf_float+0x2f6>
 8007966:	2d02      	cmp	r5, #2
 8007968:	d836      	bhi.n	80079d8 <_scanf_float+0x31c>
 800796a:	455e      	cmp	r6, fp
 800796c:	f67f aee8 	bls.w	8007740 <_scanf_float+0x84>
 8007970:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007974:	463a      	mov	r2, r7
 8007976:	4640      	mov	r0, r8
 8007978:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800797c:	4798      	blx	r3
 800797e:	6923      	ldr	r3, [r4, #16]
 8007980:	3b01      	subs	r3, #1
 8007982:	6123      	str	r3, [r4, #16]
 8007984:	e7f1      	b.n	800796a <_scanf_float+0x2ae>
 8007986:	9802      	ldr	r0, [sp, #8]
 8007988:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800798c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007990:	463a      	mov	r2, r7
 8007992:	9002      	str	r0, [sp, #8]
 8007994:	4640      	mov	r0, r8
 8007996:	4798      	blx	r3
 8007998:	6923      	ldr	r3, [r4, #16]
 800799a:	3b01      	subs	r3, #1
 800799c:	6123      	str	r3, [r4, #16]
 800799e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079a2:	fa5f fa8a 	uxtb.w	sl, sl
 80079a6:	f1ba 0f02 	cmp.w	sl, #2
 80079aa:	d1ec      	bne.n	8007986 <_scanf_float+0x2ca>
 80079ac:	3d03      	subs	r5, #3
 80079ae:	b2ed      	uxtb	r5, r5
 80079b0:	1b76      	subs	r6, r6, r5
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	05da      	lsls	r2, r3, #23
 80079b6:	d52f      	bpl.n	8007a18 <_scanf_float+0x35c>
 80079b8:	055b      	lsls	r3, r3, #21
 80079ba:	d510      	bpl.n	80079de <_scanf_float+0x322>
 80079bc:	455e      	cmp	r6, fp
 80079be:	f67f aebf 	bls.w	8007740 <_scanf_float+0x84>
 80079c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079c6:	463a      	mov	r2, r7
 80079c8:	4640      	mov	r0, r8
 80079ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079ce:	4798      	blx	r3
 80079d0:	6923      	ldr	r3, [r4, #16]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	6123      	str	r3, [r4, #16]
 80079d6:	e7f1      	b.n	80079bc <_scanf_float+0x300>
 80079d8:	46aa      	mov	sl, r5
 80079da:	9602      	str	r6, [sp, #8]
 80079dc:	e7df      	b.n	800799e <_scanf_float+0x2e2>
 80079de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80079e2:	6923      	ldr	r3, [r4, #16]
 80079e4:	2965      	cmp	r1, #101	; 0x65
 80079e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80079ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80079ee:	6123      	str	r3, [r4, #16]
 80079f0:	d00c      	beq.n	8007a0c <_scanf_float+0x350>
 80079f2:	2945      	cmp	r1, #69	; 0x45
 80079f4:	d00a      	beq.n	8007a0c <_scanf_float+0x350>
 80079f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079fa:	463a      	mov	r2, r7
 80079fc:	4640      	mov	r0, r8
 80079fe:	4798      	blx	r3
 8007a00:	6923      	ldr	r3, [r4, #16]
 8007a02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007a06:	3b01      	subs	r3, #1
 8007a08:	1eb5      	subs	r5, r6, #2
 8007a0a:	6123      	str	r3, [r4, #16]
 8007a0c:	463a      	mov	r2, r7
 8007a0e:	4640      	mov	r0, r8
 8007a10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a14:	4798      	blx	r3
 8007a16:	462e      	mov	r6, r5
 8007a18:	6825      	ldr	r5, [r4, #0]
 8007a1a:	f015 0510 	ands.w	r5, r5, #16
 8007a1e:	d155      	bne.n	8007acc <_scanf_float+0x410>
 8007a20:	7035      	strb	r5, [r6, #0]
 8007a22:	6823      	ldr	r3, [r4, #0]
 8007a24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a2c:	d11b      	bne.n	8007a66 <_scanf_float+0x3aa>
 8007a2e:	9b01      	ldr	r3, [sp, #4]
 8007a30:	454b      	cmp	r3, r9
 8007a32:	eba3 0209 	sub.w	r2, r3, r9
 8007a36:	d123      	bne.n	8007a80 <_scanf_float+0x3c4>
 8007a38:	2200      	movs	r2, #0
 8007a3a:	4659      	mov	r1, fp
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	f000 fe7b 	bl	8008738 <_strtod_r>
 8007a42:	6822      	ldr	r2, [r4, #0]
 8007a44:	9b03      	ldr	r3, [sp, #12]
 8007a46:	f012 0f02 	tst.w	r2, #2
 8007a4a:	4606      	mov	r6, r0
 8007a4c:	460f      	mov	r7, r1
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	d021      	beq.n	8007a96 <_scanf_float+0x3da>
 8007a52:	1d1a      	adds	r2, r3, #4
 8007a54:	9903      	ldr	r1, [sp, #12]
 8007a56:	600a      	str	r2, [r1, #0]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	e9c3 6700 	strd	r6, r7, [r3]
 8007a5e:	68e3      	ldr	r3, [r4, #12]
 8007a60:	3301      	adds	r3, #1
 8007a62:	60e3      	str	r3, [r4, #12]
 8007a64:	e66d      	b.n	8007742 <_scanf_float+0x86>
 8007a66:	9b04      	ldr	r3, [sp, #16]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0e5      	beq.n	8007a38 <_scanf_float+0x37c>
 8007a6c:	9905      	ldr	r1, [sp, #20]
 8007a6e:	230a      	movs	r3, #10
 8007a70:	462a      	mov	r2, r5
 8007a72:	4640      	mov	r0, r8
 8007a74:	3101      	adds	r1, #1
 8007a76:	f000 fee1 	bl	800883c <_strtol_r>
 8007a7a:	9b04      	ldr	r3, [sp, #16]
 8007a7c:	9e05      	ldr	r6, [sp, #20]
 8007a7e:	1ac2      	subs	r2, r0, r3
 8007a80:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007a84:	429e      	cmp	r6, r3
 8007a86:	bf28      	it	cs
 8007a88:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4910      	ldr	r1, [pc, #64]	; (8007ad0 <_scanf_float+0x414>)
 8007a90:	f000 f826 	bl	8007ae0 <siprintf>
 8007a94:	e7d0      	b.n	8007a38 <_scanf_float+0x37c>
 8007a96:	f012 0f04 	tst.w	r2, #4
 8007a9a:	f103 0204 	add.w	r2, r3, #4
 8007a9e:	d1d9      	bne.n	8007a54 <_scanf_float+0x398>
 8007aa0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007aa4:	f8cc 2000 	str.w	r2, [ip]
 8007aa8:	f8d3 8000 	ldr.w	r8, [r3]
 8007aac:	4602      	mov	r2, r0
 8007aae:	460b      	mov	r3, r1
 8007ab0:	f7f8 ffac 	bl	8000a0c <__aeabi_dcmpun>
 8007ab4:	b128      	cbz	r0, 8007ac2 <_scanf_float+0x406>
 8007ab6:	4807      	ldr	r0, [pc, #28]	; (8007ad4 <_scanf_float+0x418>)
 8007ab8:	f000 f80e 	bl	8007ad8 <nanf>
 8007abc:	f8c8 0000 	str.w	r0, [r8]
 8007ac0:	e7cd      	b.n	8007a5e <_scanf_float+0x3a2>
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	4639      	mov	r1, r7
 8007ac6:	f7f8 ffff 	bl	8000ac8 <__aeabi_d2f>
 8007aca:	e7f7      	b.n	8007abc <_scanf_float+0x400>
 8007acc:	2500      	movs	r5, #0
 8007ace:	e638      	b.n	8007742 <_scanf_float+0x86>
 8007ad0:	0800b754 	.word	0x0800b754
 8007ad4:	0800bb60 	.word	0x0800bb60

08007ad8 <nanf>:
 8007ad8:	4800      	ldr	r0, [pc, #0]	; (8007adc <nanf+0x4>)
 8007ada:	4770      	bx	lr
 8007adc:	7fc00000 	.word	0x7fc00000

08007ae0 <siprintf>:
 8007ae0:	b40e      	push	{r1, r2, r3}
 8007ae2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ae6:	b500      	push	{lr}
 8007ae8:	b09c      	sub	sp, #112	; 0x70
 8007aea:	ab1d      	add	r3, sp, #116	; 0x74
 8007aec:	9002      	str	r0, [sp, #8]
 8007aee:	9006      	str	r0, [sp, #24]
 8007af0:	9107      	str	r1, [sp, #28]
 8007af2:	9104      	str	r1, [sp, #16]
 8007af4:	4808      	ldr	r0, [pc, #32]	; (8007b18 <siprintf+0x38>)
 8007af6:	4909      	ldr	r1, [pc, #36]	; (8007b1c <siprintf+0x3c>)
 8007af8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007afc:	9105      	str	r1, [sp, #20]
 8007afe:	6800      	ldr	r0, [r0, #0]
 8007b00:	a902      	add	r1, sp, #8
 8007b02:	9301      	str	r3, [sp, #4]
 8007b04:	f002 feda 	bl	800a8bc <_svfiprintf_r>
 8007b08:	2200      	movs	r2, #0
 8007b0a:	9b02      	ldr	r3, [sp, #8]
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	b01c      	add	sp, #112	; 0x70
 8007b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b14:	b003      	add	sp, #12
 8007b16:	4770      	bx	lr
 8007b18:	20000014 	.word	0x20000014
 8007b1c:	ffff0208 	.word	0xffff0208

08007b20 <sulp>:
 8007b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b24:	460f      	mov	r7, r1
 8007b26:	4690      	mov	r8, r2
 8007b28:	f002 fc34 	bl	800a394 <__ulp>
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	460d      	mov	r5, r1
 8007b30:	f1b8 0f00 	cmp.w	r8, #0
 8007b34:	d011      	beq.n	8007b5a <sulp+0x3a>
 8007b36:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007b3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	dd0b      	ble.n	8007b5a <sulp+0x3a>
 8007b42:	2400      	movs	r4, #0
 8007b44:	051b      	lsls	r3, r3, #20
 8007b46:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007b4a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007b4e:	4622      	mov	r2, r4
 8007b50:	462b      	mov	r3, r5
 8007b52:	f7f8 fcc1 	bl	80004d8 <__aeabi_dmul>
 8007b56:	4604      	mov	r4, r0
 8007b58:	460d      	mov	r5, r1
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	4629      	mov	r1, r5
 8007b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b62:	0000      	movs	r0, r0
 8007b64:	0000      	movs	r0, r0
	...

08007b68 <_strtod_l>:
 8007b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b6c:	469b      	mov	fp, r3
 8007b6e:	2300      	movs	r3, #0
 8007b70:	b09f      	sub	sp, #124	; 0x7c
 8007b72:	931a      	str	r3, [sp, #104]	; 0x68
 8007b74:	4b9e      	ldr	r3, [pc, #632]	; (8007df0 <_strtod_l+0x288>)
 8007b76:	4682      	mov	sl, r0
 8007b78:	681f      	ldr	r7, [r3, #0]
 8007b7a:	460e      	mov	r6, r1
 8007b7c:	4638      	mov	r0, r7
 8007b7e:	9215      	str	r2, [sp, #84]	; 0x54
 8007b80:	f7f8 fae6 	bl	8000150 <strlen>
 8007b84:	f04f 0800 	mov.w	r8, #0
 8007b88:	4604      	mov	r4, r0
 8007b8a:	f04f 0900 	mov.w	r9, #0
 8007b8e:	9619      	str	r6, [sp, #100]	; 0x64
 8007b90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b92:	781a      	ldrb	r2, [r3, #0]
 8007b94:	2a2b      	cmp	r2, #43	; 0x2b
 8007b96:	d04c      	beq.n	8007c32 <_strtod_l+0xca>
 8007b98:	d83a      	bhi.n	8007c10 <_strtod_l+0xa8>
 8007b9a:	2a0d      	cmp	r2, #13
 8007b9c:	d833      	bhi.n	8007c06 <_strtod_l+0x9e>
 8007b9e:	2a08      	cmp	r2, #8
 8007ba0:	d833      	bhi.n	8007c0a <_strtod_l+0xa2>
 8007ba2:	2a00      	cmp	r2, #0
 8007ba4:	d03d      	beq.n	8007c22 <_strtod_l+0xba>
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	930a      	str	r3, [sp, #40]	; 0x28
 8007baa:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007bac:	782b      	ldrb	r3, [r5, #0]
 8007bae:	2b30      	cmp	r3, #48	; 0x30
 8007bb0:	f040 80aa 	bne.w	8007d08 <_strtod_l+0x1a0>
 8007bb4:	786b      	ldrb	r3, [r5, #1]
 8007bb6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007bba:	2b58      	cmp	r3, #88	; 0x58
 8007bbc:	d166      	bne.n	8007c8c <_strtod_l+0x124>
 8007bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	9301      	str	r3, [sp, #4]
 8007bc4:	ab1a      	add	r3, sp, #104	; 0x68
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	4a8a      	ldr	r2, [pc, #552]	; (8007df4 <_strtod_l+0x28c>)
 8007bca:	f8cd b008 	str.w	fp, [sp, #8]
 8007bce:	ab1b      	add	r3, sp, #108	; 0x6c
 8007bd0:	a919      	add	r1, sp, #100	; 0x64
 8007bd2:	f001 fd37 	bl	8009644 <__gethex>
 8007bd6:	f010 0607 	ands.w	r6, r0, #7
 8007bda:	4604      	mov	r4, r0
 8007bdc:	d005      	beq.n	8007bea <_strtod_l+0x82>
 8007bde:	2e06      	cmp	r6, #6
 8007be0:	d129      	bne.n	8007c36 <_strtod_l+0xce>
 8007be2:	2300      	movs	r3, #0
 8007be4:	3501      	adds	r5, #1
 8007be6:	9519      	str	r5, [sp, #100]	; 0x64
 8007be8:	930a      	str	r3, [sp, #40]	; 0x28
 8007bea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f040 858a 	bne.w	8008706 <_strtod_l+0xb9e>
 8007bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bf4:	b1d3      	cbz	r3, 8007c2c <_strtod_l+0xc4>
 8007bf6:	4642      	mov	r2, r8
 8007bf8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	4619      	mov	r1, r3
 8007c00:	b01f      	add	sp, #124	; 0x7c
 8007c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c06:	2a20      	cmp	r2, #32
 8007c08:	d1cd      	bne.n	8007ba6 <_strtod_l+0x3e>
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	9319      	str	r3, [sp, #100]	; 0x64
 8007c0e:	e7bf      	b.n	8007b90 <_strtod_l+0x28>
 8007c10:	2a2d      	cmp	r2, #45	; 0x2d
 8007c12:	d1c8      	bne.n	8007ba6 <_strtod_l+0x3e>
 8007c14:	2201      	movs	r2, #1
 8007c16:	920a      	str	r2, [sp, #40]	; 0x28
 8007c18:	1c5a      	adds	r2, r3, #1
 8007c1a:	9219      	str	r2, [sp, #100]	; 0x64
 8007c1c:	785b      	ldrb	r3, [r3, #1]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1c3      	bne.n	8007baa <_strtod_l+0x42>
 8007c22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c24:	9619      	str	r6, [sp, #100]	; 0x64
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	f040 856b 	bne.w	8008702 <_strtod_l+0xb9a>
 8007c2c:	4642      	mov	r2, r8
 8007c2e:	464b      	mov	r3, r9
 8007c30:	e7e4      	b.n	8007bfc <_strtod_l+0x94>
 8007c32:	2200      	movs	r2, #0
 8007c34:	e7ef      	b.n	8007c16 <_strtod_l+0xae>
 8007c36:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c38:	b13a      	cbz	r2, 8007c4a <_strtod_l+0xe2>
 8007c3a:	2135      	movs	r1, #53	; 0x35
 8007c3c:	a81c      	add	r0, sp, #112	; 0x70
 8007c3e:	f002 fcad 	bl	800a59c <__copybits>
 8007c42:	4650      	mov	r0, sl
 8007c44:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007c46:	f002 f875 	bl	8009d34 <_Bfree>
 8007c4a:	3e01      	subs	r6, #1
 8007c4c:	2e04      	cmp	r6, #4
 8007c4e:	d806      	bhi.n	8007c5e <_strtod_l+0xf6>
 8007c50:	e8df f006 	tbb	[pc, r6]
 8007c54:	1714030a 	.word	0x1714030a
 8007c58:	0a          	.byte	0x0a
 8007c59:	00          	.byte	0x00
 8007c5a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007c5e:	0721      	lsls	r1, r4, #28
 8007c60:	d5c3      	bpl.n	8007bea <_strtod_l+0x82>
 8007c62:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007c66:	e7c0      	b.n	8007bea <_strtod_l+0x82>
 8007c68:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007c6a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007c6e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007c72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007c76:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007c7a:	e7f0      	b.n	8007c5e <_strtod_l+0xf6>
 8007c7c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007df8 <_strtod_l+0x290>
 8007c80:	e7ed      	b.n	8007c5e <_strtod_l+0xf6>
 8007c82:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007c86:	f04f 38ff 	mov.w	r8, #4294967295
 8007c8a:	e7e8      	b.n	8007c5e <_strtod_l+0xf6>
 8007c8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c8e:	1c5a      	adds	r2, r3, #1
 8007c90:	9219      	str	r2, [sp, #100]	; 0x64
 8007c92:	785b      	ldrb	r3, [r3, #1]
 8007c94:	2b30      	cmp	r3, #48	; 0x30
 8007c96:	d0f9      	beq.n	8007c8c <_strtod_l+0x124>
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d0a6      	beq.n	8007bea <_strtod_l+0x82>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	9307      	str	r3, [sp, #28]
 8007ca0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ca2:	220a      	movs	r2, #10
 8007ca4:	9308      	str	r3, [sp, #32]
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	469b      	mov	fp, r3
 8007caa:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007cae:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007cb0:	7805      	ldrb	r5, [r0, #0]
 8007cb2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007cb6:	b2d9      	uxtb	r1, r3
 8007cb8:	2909      	cmp	r1, #9
 8007cba:	d927      	bls.n	8007d0c <_strtod_l+0x1a4>
 8007cbc:	4622      	mov	r2, r4
 8007cbe:	4639      	mov	r1, r7
 8007cc0:	f002 ff12 	bl	800aae8 <strncmp>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d033      	beq.n	8007d30 <_strtod_l+0x1c8>
 8007cc8:	2000      	movs	r0, #0
 8007cca:	462a      	mov	r2, r5
 8007ccc:	465c      	mov	r4, fp
 8007cce:	4603      	mov	r3, r0
 8007cd0:	9004      	str	r0, [sp, #16]
 8007cd2:	2a65      	cmp	r2, #101	; 0x65
 8007cd4:	d001      	beq.n	8007cda <_strtod_l+0x172>
 8007cd6:	2a45      	cmp	r2, #69	; 0x45
 8007cd8:	d114      	bne.n	8007d04 <_strtod_l+0x19c>
 8007cda:	b91c      	cbnz	r4, 8007ce4 <_strtod_l+0x17c>
 8007cdc:	9a07      	ldr	r2, [sp, #28]
 8007cde:	4302      	orrs	r2, r0
 8007ce0:	d09f      	beq.n	8007c22 <_strtod_l+0xba>
 8007ce2:	2400      	movs	r4, #0
 8007ce4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007ce6:	1c72      	adds	r2, r6, #1
 8007ce8:	9219      	str	r2, [sp, #100]	; 0x64
 8007cea:	7872      	ldrb	r2, [r6, #1]
 8007cec:	2a2b      	cmp	r2, #43	; 0x2b
 8007cee:	d079      	beq.n	8007de4 <_strtod_l+0x27c>
 8007cf0:	2a2d      	cmp	r2, #45	; 0x2d
 8007cf2:	f000 8083 	beq.w	8007dfc <_strtod_l+0x294>
 8007cf6:	2700      	movs	r7, #0
 8007cf8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007cfc:	2909      	cmp	r1, #9
 8007cfe:	f240 8083 	bls.w	8007e08 <_strtod_l+0x2a0>
 8007d02:	9619      	str	r6, [sp, #100]	; 0x64
 8007d04:	2500      	movs	r5, #0
 8007d06:	e09f      	b.n	8007e48 <_strtod_l+0x2e0>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e7c8      	b.n	8007c9e <_strtod_l+0x136>
 8007d0c:	f1bb 0f08 	cmp.w	fp, #8
 8007d10:	bfd5      	itete	le
 8007d12:	9906      	ldrle	r1, [sp, #24]
 8007d14:	9905      	ldrgt	r1, [sp, #20]
 8007d16:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d1a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007d1e:	f100 0001 	add.w	r0, r0, #1
 8007d22:	bfd4      	ite	le
 8007d24:	9306      	strle	r3, [sp, #24]
 8007d26:	9305      	strgt	r3, [sp, #20]
 8007d28:	f10b 0b01 	add.w	fp, fp, #1
 8007d2c:	9019      	str	r0, [sp, #100]	; 0x64
 8007d2e:	e7be      	b.n	8007cae <_strtod_l+0x146>
 8007d30:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d32:	191a      	adds	r2, r3, r4
 8007d34:	9219      	str	r2, [sp, #100]	; 0x64
 8007d36:	5d1a      	ldrb	r2, [r3, r4]
 8007d38:	f1bb 0f00 	cmp.w	fp, #0
 8007d3c:	d036      	beq.n	8007dac <_strtod_l+0x244>
 8007d3e:	465c      	mov	r4, fp
 8007d40:	9004      	str	r0, [sp, #16]
 8007d42:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007d46:	2b09      	cmp	r3, #9
 8007d48:	d912      	bls.n	8007d70 <_strtod_l+0x208>
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e7c1      	b.n	8007cd2 <_strtod_l+0x16a>
 8007d4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d50:	3001      	adds	r0, #1
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	9219      	str	r2, [sp, #100]	; 0x64
 8007d56:	785a      	ldrb	r2, [r3, #1]
 8007d58:	2a30      	cmp	r2, #48	; 0x30
 8007d5a:	d0f8      	beq.n	8007d4e <_strtod_l+0x1e6>
 8007d5c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007d60:	2b08      	cmp	r3, #8
 8007d62:	f200 84d5 	bhi.w	8008710 <_strtod_l+0xba8>
 8007d66:	9004      	str	r0, [sp, #16]
 8007d68:	2000      	movs	r0, #0
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d6e:	9308      	str	r3, [sp, #32]
 8007d70:	3a30      	subs	r2, #48	; 0x30
 8007d72:	f100 0301 	add.w	r3, r0, #1
 8007d76:	d013      	beq.n	8007da0 <_strtod_l+0x238>
 8007d78:	9904      	ldr	r1, [sp, #16]
 8007d7a:	1905      	adds	r5, r0, r4
 8007d7c:	4419      	add	r1, r3
 8007d7e:	9104      	str	r1, [sp, #16]
 8007d80:	4623      	mov	r3, r4
 8007d82:	210a      	movs	r1, #10
 8007d84:	42ab      	cmp	r3, r5
 8007d86:	d113      	bne.n	8007db0 <_strtod_l+0x248>
 8007d88:	1823      	adds	r3, r4, r0
 8007d8a:	2b08      	cmp	r3, #8
 8007d8c:	f104 0401 	add.w	r4, r4, #1
 8007d90:	4404      	add	r4, r0
 8007d92:	dc1b      	bgt.n	8007dcc <_strtod_l+0x264>
 8007d94:	230a      	movs	r3, #10
 8007d96:	9906      	ldr	r1, [sp, #24]
 8007d98:	fb03 2301 	mla	r3, r3, r1, r2
 8007d9c:	9306      	str	r3, [sp, #24]
 8007d9e:	2300      	movs	r3, #0
 8007da0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007da2:	4618      	mov	r0, r3
 8007da4:	1c51      	adds	r1, r2, #1
 8007da6:	9119      	str	r1, [sp, #100]	; 0x64
 8007da8:	7852      	ldrb	r2, [r2, #1]
 8007daa:	e7ca      	b.n	8007d42 <_strtod_l+0x1da>
 8007dac:	4658      	mov	r0, fp
 8007dae:	e7d3      	b.n	8007d58 <_strtod_l+0x1f0>
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	dc04      	bgt.n	8007dbe <_strtod_l+0x256>
 8007db4:	9f06      	ldr	r7, [sp, #24]
 8007db6:	434f      	muls	r7, r1
 8007db8:	9706      	str	r7, [sp, #24]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	e7e2      	b.n	8007d84 <_strtod_l+0x21c>
 8007dbe:	1c5f      	adds	r7, r3, #1
 8007dc0:	2f10      	cmp	r7, #16
 8007dc2:	bfde      	ittt	le
 8007dc4:	9f05      	ldrle	r7, [sp, #20]
 8007dc6:	434f      	mulle	r7, r1
 8007dc8:	9705      	strle	r7, [sp, #20]
 8007dca:	e7f6      	b.n	8007dba <_strtod_l+0x252>
 8007dcc:	2c10      	cmp	r4, #16
 8007dce:	bfdf      	itttt	le
 8007dd0:	230a      	movle	r3, #10
 8007dd2:	9905      	ldrle	r1, [sp, #20]
 8007dd4:	fb03 2301 	mlale	r3, r3, r1, r2
 8007dd8:	9305      	strle	r3, [sp, #20]
 8007dda:	e7e0      	b.n	8007d9e <_strtod_l+0x236>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	9304      	str	r3, [sp, #16]
 8007de0:	2301      	movs	r3, #1
 8007de2:	e77b      	b.n	8007cdc <_strtod_l+0x174>
 8007de4:	2700      	movs	r7, #0
 8007de6:	1cb2      	adds	r2, r6, #2
 8007de8:	9219      	str	r2, [sp, #100]	; 0x64
 8007dea:	78b2      	ldrb	r2, [r6, #2]
 8007dec:	e784      	b.n	8007cf8 <_strtod_l+0x190>
 8007dee:	bf00      	nop
 8007df0:	0800b9a8 	.word	0x0800b9a8
 8007df4:	0800b75c 	.word	0x0800b75c
 8007df8:	7ff00000 	.word	0x7ff00000
 8007dfc:	2701      	movs	r7, #1
 8007dfe:	e7f2      	b.n	8007de6 <_strtod_l+0x27e>
 8007e00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e02:	1c51      	adds	r1, r2, #1
 8007e04:	9119      	str	r1, [sp, #100]	; 0x64
 8007e06:	7852      	ldrb	r2, [r2, #1]
 8007e08:	2a30      	cmp	r2, #48	; 0x30
 8007e0a:	d0f9      	beq.n	8007e00 <_strtod_l+0x298>
 8007e0c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007e10:	2908      	cmp	r1, #8
 8007e12:	f63f af77 	bhi.w	8007d04 <_strtod_l+0x19c>
 8007e16:	f04f 0e0a 	mov.w	lr, #10
 8007e1a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007e1e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e20:	9209      	str	r2, [sp, #36]	; 0x24
 8007e22:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e24:	1c51      	adds	r1, r2, #1
 8007e26:	9119      	str	r1, [sp, #100]	; 0x64
 8007e28:	7852      	ldrb	r2, [r2, #1]
 8007e2a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007e2e:	2d09      	cmp	r5, #9
 8007e30:	d935      	bls.n	8007e9e <_strtod_l+0x336>
 8007e32:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e34:	1b49      	subs	r1, r1, r5
 8007e36:	2908      	cmp	r1, #8
 8007e38:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007e3c:	dc02      	bgt.n	8007e44 <_strtod_l+0x2dc>
 8007e3e:	4565      	cmp	r5, ip
 8007e40:	bfa8      	it	ge
 8007e42:	4665      	movge	r5, ip
 8007e44:	b107      	cbz	r7, 8007e48 <_strtod_l+0x2e0>
 8007e46:	426d      	negs	r5, r5
 8007e48:	2c00      	cmp	r4, #0
 8007e4a:	d14c      	bne.n	8007ee6 <_strtod_l+0x37e>
 8007e4c:	9907      	ldr	r1, [sp, #28]
 8007e4e:	4301      	orrs	r1, r0
 8007e50:	f47f aecb 	bne.w	8007bea <_strtod_l+0x82>
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f47f aee4 	bne.w	8007c22 <_strtod_l+0xba>
 8007e5a:	2a69      	cmp	r2, #105	; 0x69
 8007e5c:	d026      	beq.n	8007eac <_strtod_l+0x344>
 8007e5e:	dc23      	bgt.n	8007ea8 <_strtod_l+0x340>
 8007e60:	2a49      	cmp	r2, #73	; 0x49
 8007e62:	d023      	beq.n	8007eac <_strtod_l+0x344>
 8007e64:	2a4e      	cmp	r2, #78	; 0x4e
 8007e66:	f47f aedc 	bne.w	8007c22 <_strtod_l+0xba>
 8007e6a:	499d      	ldr	r1, [pc, #628]	; (80080e0 <_strtod_l+0x578>)
 8007e6c:	a819      	add	r0, sp, #100	; 0x64
 8007e6e:	f001 fe37 	bl	8009ae0 <__match>
 8007e72:	2800      	cmp	r0, #0
 8007e74:	f43f aed5 	beq.w	8007c22 <_strtod_l+0xba>
 8007e78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	2b28      	cmp	r3, #40	; 0x28
 8007e7e:	d12c      	bne.n	8007eda <_strtod_l+0x372>
 8007e80:	4998      	ldr	r1, [pc, #608]	; (80080e4 <_strtod_l+0x57c>)
 8007e82:	aa1c      	add	r2, sp, #112	; 0x70
 8007e84:	a819      	add	r0, sp, #100	; 0x64
 8007e86:	f001 fe3f 	bl	8009b08 <__hexnan>
 8007e8a:	2805      	cmp	r0, #5
 8007e8c:	d125      	bne.n	8007eda <_strtod_l+0x372>
 8007e8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007e90:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007e94:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007e98:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007e9c:	e6a5      	b.n	8007bea <_strtod_l+0x82>
 8007e9e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8007ea2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007ea6:	e7bc      	b.n	8007e22 <_strtod_l+0x2ba>
 8007ea8:	2a6e      	cmp	r2, #110	; 0x6e
 8007eaa:	e7dc      	b.n	8007e66 <_strtod_l+0x2fe>
 8007eac:	498e      	ldr	r1, [pc, #568]	; (80080e8 <_strtod_l+0x580>)
 8007eae:	a819      	add	r0, sp, #100	; 0x64
 8007eb0:	f001 fe16 	bl	8009ae0 <__match>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	f43f aeb4 	beq.w	8007c22 <_strtod_l+0xba>
 8007eba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ebc:	498b      	ldr	r1, [pc, #556]	; (80080ec <_strtod_l+0x584>)
 8007ebe:	3b01      	subs	r3, #1
 8007ec0:	a819      	add	r0, sp, #100	; 0x64
 8007ec2:	9319      	str	r3, [sp, #100]	; 0x64
 8007ec4:	f001 fe0c 	bl	8009ae0 <__match>
 8007ec8:	b910      	cbnz	r0, 8007ed0 <_strtod_l+0x368>
 8007eca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ecc:	3301      	adds	r3, #1
 8007ece:	9319      	str	r3, [sp, #100]	; 0x64
 8007ed0:	f04f 0800 	mov.w	r8, #0
 8007ed4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 80080f0 <_strtod_l+0x588>
 8007ed8:	e687      	b.n	8007bea <_strtod_l+0x82>
 8007eda:	4886      	ldr	r0, [pc, #536]	; (80080f4 <_strtod_l+0x58c>)
 8007edc:	f002 fdee 	bl	800aabc <nan>
 8007ee0:	4680      	mov	r8, r0
 8007ee2:	4689      	mov	r9, r1
 8007ee4:	e681      	b.n	8007bea <_strtod_l+0x82>
 8007ee6:	9b04      	ldr	r3, [sp, #16]
 8007ee8:	f1bb 0f00 	cmp.w	fp, #0
 8007eec:	bf08      	it	eq
 8007eee:	46a3      	moveq	fp, r4
 8007ef0:	1aeb      	subs	r3, r5, r3
 8007ef2:	2c10      	cmp	r4, #16
 8007ef4:	9806      	ldr	r0, [sp, #24]
 8007ef6:	4626      	mov	r6, r4
 8007ef8:	9307      	str	r3, [sp, #28]
 8007efa:	bfa8      	it	ge
 8007efc:	2610      	movge	r6, #16
 8007efe:	f7f8 fa71 	bl	80003e4 <__aeabi_ui2d>
 8007f02:	2c09      	cmp	r4, #9
 8007f04:	4680      	mov	r8, r0
 8007f06:	4689      	mov	r9, r1
 8007f08:	dd13      	ble.n	8007f32 <_strtod_l+0x3ca>
 8007f0a:	4b7b      	ldr	r3, [pc, #492]	; (80080f8 <_strtod_l+0x590>)
 8007f0c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f10:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007f14:	f7f8 fae0 	bl	80004d8 <__aeabi_dmul>
 8007f18:	4680      	mov	r8, r0
 8007f1a:	9805      	ldr	r0, [sp, #20]
 8007f1c:	4689      	mov	r9, r1
 8007f1e:	f7f8 fa61 	bl	80003e4 <__aeabi_ui2d>
 8007f22:	4602      	mov	r2, r0
 8007f24:	460b      	mov	r3, r1
 8007f26:	4640      	mov	r0, r8
 8007f28:	4649      	mov	r1, r9
 8007f2a:	f7f8 f91f 	bl	800016c <__adddf3>
 8007f2e:	4680      	mov	r8, r0
 8007f30:	4689      	mov	r9, r1
 8007f32:	2c0f      	cmp	r4, #15
 8007f34:	dc36      	bgt.n	8007fa4 <_strtod_l+0x43c>
 8007f36:	9b07      	ldr	r3, [sp, #28]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f43f ae56 	beq.w	8007bea <_strtod_l+0x82>
 8007f3e:	dd22      	ble.n	8007f86 <_strtod_l+0x41e>
 8007f40:	2b16      	cmp	r3, #22
 8007f42:	dc09      	bgt.n	8007f58 <_strtod_l+0x3f0>
 8007f44:	496c      	ldr	r1, [pc, #432]	; (80080f8 <_strtod_l+0x590>)
 8007f46:	4642      	mov	r2, r8
 8007f48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f4c:	464b      	mov	r3, r9
 8007f4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f52:	f7f8 fac1 	bl	80004d8 <__aeabi_dmul>
 8007f56:	e7c3      	b.n	8007ee0 <_strtod_l+0x378>
 8007f58:	9a07      	ldr	r2, [sp, #28]
 8007f5a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	db20      	blt.n	8007fa4 <_strtod_l+0x43c>
 8007f62:	4d65      	ldr	r5, [pc, #404]	; (80080f8 <_strtod_l+0x590>)
 8007f64:	f1c4 040f 	rsb	r4, r4, #15
 8007f68:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007f6c:	4642      	mov	r2, r8
 8007f6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f72:	464b      	mov	r3, r9
 8007f74:	f7f8 fab0 	bl	80004d8 <__aeabi_dmul>
 8007f78:	9b07      	ldr	r3, [sp, #28]
 8007f7a:	1b1c      	subs	r4, r3, r4
 8007f7c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007f80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f84:	e7e5      	b.n	8007f52 <_strtod_l+0x3ea>
 8007f86:	9b07      	ldr	r3, [sp, #28]
 8007f88:	3316      	adds	r3, #22
 8007f8a:	db0b      	blt.n	8007fa4 <_strtod_l+0x43c>
 8007f8c:	9b04      	ldr	r3, [sp, #16]
 8007f8e:	4640      	mov	r0, r8
 8007f90:	1b5d      	subs	r5, r3, r5
 8007f92:	4b59      	ldr	r3, [pc, #356]	; (80080f8 <_strtod_l+0x590>)
 8007f94:	4649      	mov	r1, r9
 8007f96:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007f9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f9e:	f7f8 fbc5 	bl	800072c <__aeabi_ddiv>
 8007fa2:	e79d      	b.n	8007ee0 <_strtod_l+0x378>
 8007fa4:	9b07      	ldr	r3, [sp, #28]
 8007fa6:	1ba6      	subs	r6, r4, r6
 8007fa8:	441e      	add	r6, r3
 8007faa:	2e00      	cmp	r6, #0
 8007fac:	dd74      	ble.n	8008098 <_strtod_l+0x530>
 8007fae:	f016 030f 	ands.w	r3, r6, #15
 8007fb2:	d00a      	beq.n	8007fca <_strtod_l+0x462>
 8007fb4:	4950      	ldr	r1, [pc, #320]	; (80080f8 <_strtod_l+0x590>)
 8007fb6:	4642      	mov	r2, r8
 8007fb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fc0:	464b      	mov	r3, r9
 8007fc2:	f7f8 fa89 	bl	80004d8 <__aeabi_dmul>
 8007fc6:	4680      	mov	r8, r0
 8007fc8:	4689      	mov	r9, r1
 8007fca:	f036 060f 	bics.w	r6, r6, #15
 8007fce:	d052      	beq.n	8008076 <_strtod_l+0x50e>
 8007fd0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8007fd4:	dd27      	ble.n	8008026 <_strtod_l+0x4be>
 8007fd6:	f04f 0b00 	mov.w	fp, #0
 8007fda:	f8cd b010 	str.w	fp, [sp, #16]
 8007fde:	f8cd b020 	str.w	fp, [sp, #32]
 8007fe2:	f8cd b018 	str.w	fp, [sp, #24]
 8007fe6:	2322      	movs	r3, #34	; 0x22
 8007fe8:	f04f 0800 	mov.w	r8, #0
 8007fec:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80080f0 <_strtod_l+0x588>
 8007ff0:	f8ca 3000 	str.w	r3, [sl]
 8007ff4:	9b08      	ldr	r3, [sp, #32]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f43f adf7 	beq.w	8007bea <_strtod_l+0x82>
 8007ffc:	4650      	mov	r0, sl
 8007ffe:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008000:	f001 fe98 	bl	8009d34 <_Bfree>
 8008004:	4650      	mov	r0, sl
 8008006:	9906      	ldr	r1, [sp, #24]
 8008008:	f001 fe94 	bl	8009d34 <_Bfree>
 800800c:	4650      	mov	r0, sl
 800800e:	9904      	ldr	r1, [sp, #16]
 8008010:	f001 fe90 	bl	8009d34 <_Bfree>
 8008014:	4650      	mov	r0, sl
 8008016:	9908      	ldr	r1, [sp, #32]
 8008018:	f001 fe8c 	bl	8009d34 <_Bfree>
 800801c:	4659      	mov	r1, fp
 800801e:	4650      	mov	r0, sl
 8008020:	f001 fe88 	bl	8009d34 <_Bfree>
 8008024:	e5e1      	b.n	8007bea <_strtod_l+0x82>
 8008026:	4b35      	ldr	r3, [pc, #212]	; (80080fc <_strtod_l+0x594>)
 8008028:	4640      	mov	r0, r8
 800802a:	9305      	str	r3, [sp, #20]
 800802c:	2300      	movs	r3, #0
 800802e:	4649      	mov	r1, r9
 8008030:	461f      	mov	r7, r3
 8008032:	1136      	asrs	r6, r6, #4
 8008034:	2e01      	cmp	r6, #1
 8008036:	dc21      	bgt.n	800807c <_strtod_l+0x514>
 8008038:	b10b      	cbz	r3, 800803e <_strtod_l+0x4d6>
 800803a:	4680      	mov	r8, r0
 800803c:	4689      	mov	r9, r1
 800803e:	4b2f      	ldr	r3, [pc, #188]	; (80080fc <_strtod_l+0x594>)
 8008040:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008044:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008048:	4642      	mov	r2, r8
 800804a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800804e:	464b      	mov	r3, r9
 8008050:	f7f8 fa42 	bl	80004d8 <__aeabi_dmul>
 8008054:	4b26      	ldr	r3, [pc, #152]	; (80080f0 <_strtod_l+0x588>)
 8008056:	460a      	mov	r2, r1
 8008058:	400b      	ands	r3, r1
 800805a:	4929      	ldr	r1, [pc, #164]	; (8008100 <_strtod_l+0x598>)
 800805c:	4680      	mov	r8, r0
 800805e:	428b      	cmp	r3, r1
 8008060:	d8b9      	bhi.n	8007fd6 <_strtod_l+0x46e>
 8008062:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008066:	428b      	cmp	r3, r1
 8008068:	bf86      	itte	hi
 800806a:	f04f 38ff 	movhi.w	r8, #4294967295
 800806e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008104 <_strtod_l+0x59c>
 8008072:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008076:	2300      	movs	r3, #0
 8008078:	9305      	str	r3, [sp, #20]
 800807a:	e07f      	b.n	800817c <_strtod_l+0x614>
 800807c:	07f2      	lsls	r2, r6, #31
 800807e:	d505      	bpl.n	800808c <_strtod_l+0x524>
 8008080:	9b05      	ldr	r3, [sp, #20]
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	f7f8 fa27 	bl	80004d8 <__aeabi_dmul>
 800808a:	2301      	movs	r3, #1
 800808c:	9a05      	ldr	r2, [sp, #20]
 800808e:	3701      	adds	r7, #1
 8008090:	3208      	adds	r2, #8
 8008092:	1076      	asrs	r6, r6, #1
 8008094:	9205      	str	r2, [sp, #20]
 8008096:	e7cd      	b.n	8008034 <_strtod_l+0x4cc>
 8008098:	d0ed      	beq.n	8008076 <_strtod_l+0x50e>
 800809a:	4276      	negs	r6, r6
 800809c:	f016 020f 	ands.w	r2, r6, #15
 80080a0:	d00a      	beq.n	80080b8 <_strtod_l+0x550>
 80080a2:	4b15      	ldr	r3, [pc, #84]	; (80080f8 <_strtod_l+0x590>)
 80080a4:	4640      	mov	r0, r8
 80080a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080aa:	4649      	mov	r1, r9
 80080ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b0:	f7f8 fb3c 	bl	800072c <__aeabi_ddiv>
 80080b4:	4680      	mov	r8, r0
 80080b6:	4689      	mov	r9, r1
 80080b8:	1136      	asrs	r6, r6, #4
 80080ba:	d0dc      	beq.n	8008076 <_strtod_l+0x50e>
 80080bc:	2e1f      	cmp	r6, #31
 80080be:	dd23      	ble.n	8008108 <_strtod_l+0x5a0>
 80080c0:	f04f 0b00 	mov.w	fp, #0
 80080c4:	f8cd b010 	str.w	fp, [sp, #16]
 80080c8:	f8cd b020 	str.w	fp, [sp, #32]
 80080cc:	f8cd b018 	str.w	fp, [sp, #24]
 80080d0:	2322      	movs	r3, #34	; 0x22
 80080d2:	f04f 0800 	mov.w	r8, #0
 80080d6:	f04f 0900 	mov.w	r9, #0
 80080da:	f8ca 3000 	str.w	r3, [sl]
 80080de:	e789      	b.n	8007ff4 <_strtod_l+0x48c>
 80080e0:	0800b72d 	.word	0x0800b72d
 80080e4:	0800b770 	.word	0x0800b770
 80080e8:	0800b725 	.word	0x0800b725
 80080ec:	0800b8b4 	.word	0x0800b8b4
 80080f0:	7ff00000 	.word	0x7ff00000
 80080f4:	0800bb60 	.word	0x0800bb60
 80080f8:	0800ba40 	.word	0x0800ba40
 80080fc:	0800ba18 	.word	0x0800ba18
 8008100:	7ca00000 	.word	0x7ca00000
 8008104:	7fefffff 	.word	0x7fefffff
 8008108:	f016 0310 	ands.w	r3, r6, #16
 800810c:	bf18      	it	ne
 800810e:	236a      	movne	r3, #106	; 0x6a
 8008110:	4640      	mov	r0, r8
 8008112:	9305      	str	r3, [sp, #20]
 8008114:	4649      	mov	r1, r9
 8008116:	2300      	movs	r3, #0
 8008118:	4fb0      	ldr	r7, [pc, #704]	; (80083dc <_strtod_l+0x874>)
 800811a:	07f2      	lsls	r2, r6, #31
 800811c:	d504      	bpl.n	8008128 <_strtod_l+0x5c0>
 800811e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008122:	f7f8 f9d9 	bl	80004d8 <__aeabi_dmul>
 8008126:	2301      	movs	r3, #1
 8008128:	1076      	asrs	r6, r6, #1
 800812a:	f107 0708 	add.w	r7, r7, #8
 800812e:	d1f4      	bne.n	800811a <_strtod_l+0x5b2>
 8008130:	b10b      	cbz	r3, 8008136 <_strtod_l+0x5ce>
 8008132:	4680      	mov	r8, r0
 8008134:	4689      	mov	r9, r1
 8008136:	9b05      	ldr	r3, [sp, #20]
 8008138:	b1c3      	cbz	r3, 800816c <_strtod_l+0x604>
 800813a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800813e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008142:	2b00      	cmp	r3, #0
 8008144:	4649      	mov	r1, r9
 8008146:	dd11      	ble.n	800816c <_strtod_l+0x604>
 8008148:	2b1f      	cmp	r3, #31
 800814a:	f340 8127 	ble.w	800839c <_strtod_l+0x834>
 800814e:	2b34      	cmp	r3, #52	; 0x34
 8008150:	bfd8      	it	le
 8008152:	f04f 33ff 	movle.w	r3, #4294967295
 8008156:	f04f 0800 	mov.w	r8, #0
 800815a:	bfcf      	iteee	gt
 800815c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008160:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008164:	fa03 f202 	lslle.w	r2, r3, r2
 8008168:	ea02 0901 	andle.w	r9, r2, r1
 800816c:	2200      	movs	r2, #0
 800816e:	2300      	movs	r3, #0
 8008170:	4640      	mov	r0, r8
 8008172:	4649      	mov	r1, r9
 8008174:	f7f8 fc18 	bl	80009a8 <__aeabi_dcmpeq>
 8008178:	2800      	cmp	r0, #0
 800817a:	d1a1      	bne.n	80080c0 <_strtod_l+0x558>
 800817c:	9b06      	ldr	r3, [sp, #24]
 800817e:	465a      	mov	r2, fp
 8008180:	9300      	str	r3, [sp, #0]
 8008182:	4650      	mov	r0, sl
 8008184:	4623      	mov	r3, r4
 8008186:	9908      	ldr	r1, [sp, #32]
 8008188:	f001 fe3c 	bl	8009e04 <__s2b>
 800818c:	9008      	str	r0, [sp, #32]
 800818e:	2800      	cmp	r0, #0
 8008190:	f43f af21 	beq.w	8007fd6 <_strtod_l+0x46e>
 8008194:	9b04      	ldr	r3, [sp, #16]
 8008196:	f04f 0b00 	mov.w	fp, #0
 800819a:	1b5d      	subs	r5, r3, r5
 800819c:	9b07      	ldr	r3, [sp, #28]
 800819e:	f8cd b010 	str.w	fp, [sp, #16]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	bfb4      	ite	lt
 80081a6:	462b      	movlt	r3, r5
 80081a8:	2300      	movge	r3, #0
 80081aa:	930e      	str	r3, [sp, #56]	; 0x38
 80081ac:	9b07      	ldr	r3, [sp, #28]
 80081ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80081b2:	9314      	str	r3, [sp, #80]	; 0x50
 80081b4:	9b08      	ldr	r3, [sp, #32]
 80081b6:	4650      	mov	r0, sl
 80081b8:	6859      	ldr	r1, [r3, #4]
 80081ba:	f001 fd7b 	bl	8009cb4 <_Balloc>
 80081be:	9006      	str	r0, [sp, #24]
 80081c0:	2800      	cmp	r0, #0
 80081c2:	f43f af10 	beq.w	8007fe6 <_strtod_l+0x47e>
 80081c6:	9b08      	ldr	r3, [sp, #32]
 80081c8:	300c      	adds	r0, #12
 80081ca:	691a      	ldr	r2, [r3, #16]
 80081cc:	f103 010c 	add.w	r1, r3, #12
 80081d0:	3202      	adds	r2, #2
 80081d2:	0092      	lsls	r2, r2, #2
 80081d4:	f001 fd60 	bl	8009c98 <memcpy>
 80081d8:	ab1c      	add	r3, sp, #112	; 0x70
 80081da:	9301      	str	r3, [sp, #4]
 80081dc:	ab1b      	add	r3, sp, #108	; 0x6c
 80081de:	9300      	str	r3, [sp, #0]
 80081e0:	4642      	mov	r2, r8
 80081e2:	464b      	mov	r3, r9
 80081e4:	4650      	mov	r0, sl
 80081e6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80081ea:	f002 f94d 	bl	800a488 <__d2b>
 80081ee:	901a      	str	r0, [sp, #104]	; 0x68
 80081f0:	2800      	cmp	r0, #0
 80081f2:	f43f aef8 	beq.w	8007fe6 <_strtod_l+0x47e>
 80081f6:	2101      	movs	r1, #1
 80081f8:	4650      	mov	r0, sl
 80081fa:	f001 fe9b 	bl	8009f34 <__i2b>
 80081fe:	4603      	mov	r3, r0
 8008200:	9004      	str	r0, [sp, #16]
 8008202:	2800      	cmp	r0, #0
 8008204:	f43f aeef 	beq.w	8007fe6 <_strtod_l+0x47e>
 8008208:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800820a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800820c:	2d00      	cmp	r5, #0
 800820e:	bfab      	itete	ge
 8008210:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008212:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008214:	18ee      	addge	r6, r5, r3
 8008216:	1b5c      	sublt	r4, r3, r5
 8008218:	9b05      	ldr	r3, [sp, #20]
 800821a:	bfa8      	it	ge
 800821c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800821e:	eba5 0503 	sub.w	r5, r5, r3
 8008222:	4415      	add	r5, r2
 8008224:	4b6e      	ldr	r3, [pc, #440]	; (80083e0 <_strtod_l+0x878>)
 8008226:	f105 35ff 	add.w	r5, r5, #4294967295
 800822a:	bfb8      	it	lt
 800822c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800822e:	429d      	cmp	r5, r3
 8008230:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008234:	f280 80c4 	bge.w	80083c0 <_strtod_l+0x858>
 8008238:	1b5b      	subs	r3, r3, r5
 800823a:	2b1f      	cmp	r3, #31
 800823c:	f04f 0701 	mov.w	r7, #1
 8008240:	eba2 0203 	sub.w	r2, r2, r3
 8008244:	f300 80b1 	bgt.w	80083aa <_strtod_l+0x842>
 8008248:	2500      	movs	r5, #0
 800824a:	fa07 f303 	lsl.w	r3, r7, r3
 800824e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008250:	18b7      	adds	r7, r6, r2
 8008252:	9b05      	ldr	r3, [sp, #20]
 8008254:	42be      	cmp	r6, r7
 8008256:	4414      	add	r4, r2
 8008258:	441c      	add	r4, r3
 800825a:	4633      	mov	r3, r6
 800825c:	bfa8      	it	ge
 800825e:	463b      	movge	r3, r7
 8008260:	42a3      	cmp	r3, r4
 8008262:	bfa8      	it	ge
 8008264:	4623      	movge	r3, r4
 8008266:	2b00      	cmp	r3, #0
 8008268:	bfc2      	ittt	gt
 800826a:	1aff      	subgt	r7, r7, r3
 800826c:	1ae4      	subgt	r4, r4, r3
 800826e:	1af6      	subgt	r6, r6, r3
 8008270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008272:	2b00      	cmp	r3, #0
 8008274:	dd17      	ble.n	80082a6 <_strtod_l+0x73e>
 8008276:	461a      	mov	r2, r3
 8008278:	4650      	mov	r0, sl
 800827a:	9904      	ldr	r1, [sp, #16]
 800827c:	f001 ff18 	bl	800a0b0 <__pow5mult>
 8008280:	9004      	str	r0, [sp, #16]
 8008282:	2800      	cmp	r0, #0
 8008284:	f43f aeaf 	beq.w	8007fe6 <_strtod_l+0x47e>
 8008288:	4601      	mov	r1, r0
 800828a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800828c:	4650      	mov	r0, sl
 800828e:	f001 fe67 	bl	8009f60 <__multiply>
 8008292:	9009      	str	r0, [sp, #36]	; 0x24
 8008294:	2800      	cmp	r0, #0
 8008296:	f43f aea6 	beq.w	8007fe6 <_strtod_l+0x47e>
 800829a:	4650      	mov	r0, sl
 800829c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800829e:	f001 fd49 	bl	8009d34 <_Bfree>
 80082a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a4:	931a      	str	r3, [sp, #104]	; 0x68
 80082a6:	2f00      	cmp	r7, #0
 80082a8:	f300 808e 	bgt.w	80083c8 <_strtod_l+0x860>
 80082ac:	9b07      	ldr	r3, [sp, #28]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	dd08      	ble.n	80082c4 <_strtod_l+0x75c>
 80082b2:	4650      	mov	r0, sl
 80082b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80082b6:	9906      	ldr	r1, [sp, #24]
 80082b8:	f001 fefa 	bl	800a0b0 <__pow5mult>
 80082bc:	9006      	str	r0, [sp, #24]
 80082be:	2800      	cmp	r0, #0
 80082c0:	f43f ae91 	beq.w	8007fe6 <_strtod_l+0x47e>
 80082c4:	2c00      	cmp	r4, #0
 80082c6:	dd08      	ble.n	80082da <_strtod_l+0x772>
 80082c8:	4622      	mov	r2, r4
 80082ca:	4650      	mov	r0, sl
 80082cc:	9906      	ldr	r1, [sp, #24]
 80082ce:	f001 ff49 	bl	800a164 <__lshift>
 80082d2:	9006      	str	r0, [sp, #24]
 80082d4:	2800      	cmp	r0, #0
 80082d6:	f43f ae86 	beq.w	8007fe6 <_strtod_l+0x47e>
 80082da:	2e00      	cmp	r6, #0
 80082dc:	dd08      	ble.n	80082f0 <_strtod_l+0x788>
 80082de:	4632      	mov	r2, r6
 80082e0:	4650      	mov	r0, sl
 80082e2:	9904      	ldr	r1, [sp, #16]
 80082e4:	f001 ff3e 	bl	800a164 <__lshift>
 80082e8:	9004      	str	r0, [sp, #16]
 80082ea:	2800      	cmp	r0, #0
 80082ec:	f43f ae7b 	beq.w	8007fe6 <_strtod_l+0x47e>
 80082f0:	4650      	mov	r0, sl
 80082f2:	9a06      	ldr	r2, [sp, #24]
 80082f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80082f6:	f001 ffc1 	bl	800a27c <__mdiff>
 80082fa:	4683      	mov	fp, r0
 80082fc:	2800      	cmp	r0, #0
 80082fe:	f43f ae72 	beq.w	8007fe6 <_strtod_l+0x47e>
 8008302:	2400      	movs	r4, #0
 8008304:	68c3      	ldr	r3, [r0, #12]
 8008306:	9904      	ldr	r1, [sp, #16]
 8008308:	60c4      	str	r4, [r0, #12]
 800830a:	930b      	str	r3, [sp, #44]	; 0x2c
 800830c:	f001 ff9a 	bl	800a244 <__mcmp>
 8008310:	42a0      	cmp	r0, r4
 8008312:	da6b      	bge.n	80083ec <_strtod_l+0x884>
 8008314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008316:	ea53 0308 	orrs.w	r3, r3, r8
 800831a:	f040 8091 	bne.w	8008440 <_strtod_l+0x8d8>
 800831e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008322:	2b00      	cmp	r3, #0
 8008324:	f040 808c 	bne.w	8008440 <_strtod_l+0x8d8>
 8008328:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800832c:	0d1b      	lsrs	r3, r3, #20
 800832e:	051b      	lsls	r3, r3, #20
 8008330:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008334:	f240 8084 	bls.w	8008440 <_strtod_l+0x8d8>
 8008338:	f8db 3014 	ldr.w	r3, [fp, #20]
 800833c:	b91b      	cbnz	r3, 8008346 <_strtod_l+0x7de>
 800833e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008342:	2b01      	cmp	r3, #1
 8008344:	dd7c      	ble.n	8008440 <_strtod_l+0x8d8>
 8008346:	4659      	mov	r1, fp
 8008348:	2201      	movs	r2, #1
 800834a:	4650      	mov	r0, sl
 800834c:	f001 ff0a 	bl	800a164 <__lshift>
 8008350:	9904      	ldr	r1, [sp, #16]
 8008352:	4683      	mov	fp, r0
 8008354:	f001 ff76 	bl	800a244 <__mcmp>
 8008358:	2800      	cmp	r0, #0
 800835a:	dd71      	ble.n	8008440 <_strtod_l+0x8d8>
 800835c:	9905      	ldr	r1, [sp, #20]
 800835e:	464b      	mov	r3, r9
 8008360:	4a20      	ldr	r2, [pc, #128]	; (80083e4 <_strtod_l+0x87c>)
 8008362:	2900      	cmp	r1, #0
 8008364:	f000 808c 	beq.w	8008480 <_strtod_l+0x918>
 8008368:	ea02 0109 	and.w	r1, r2, r9
 800836c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008370:	f300 8086 	bgt.w	8008480 <_strtod_l+0x918>
 8008374:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008378:	f77f aeaa 	ble.w	80080d0 <_strtod_l+0x568>
 800837c:	4640      	mov	r0, r8
 800837e:	4649      	mov	r1, r9
 8008380:	4b19      	ldr	r3, [pc, #100]	; (80083e8 <_strtod_l+0x880>)
 8008382:	2200      	movs	r2, #0
 8008384:	f7f8 f8a8 	bl	80004d8 <__aeabi_dmul>
 8008388:	460b      	mov	r3, r1
 800838a:	4303      	orrs	r3, r0
 800838c:	bf08      	it	eq
 800838e:	2322      	moveq	r3, #34	; 0x22
 8008390:	4680      	mov	r8, r0
 8008392:	4689      	mov	r9, r1
 8008394:	bf08      	it	eq
 8008396:	f8ca 3000 	streq.w	r3, [sl]
 800839a:	e62f      	b.n	8007ffc <_strtod_l+0x494>
 800839c:	f04f 32ff 	mov.w	r2, #4294967295
 80083a0:	fa02 f303 	lsl.w	r3, r2, r3
 80083a4:	ea03 0808 	and.w	r8, r3, r8
 80083a8:	e6e0      	b.n	800816c <_strtod_l+0x604>
 80083aa:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80083ae:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80083b2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80083b6:	35e2      	adds	r5, #226	; 0xe2
 80083b8:	fa07 f505 	lsl.w	r5, r7, r5
 80083bc:	970f      	str	r7, [sp, #60]	; 0x3c
 80083be:	e747      	b.n	8008250 <_strtod_l+0x6e8>
 80083c0:	2301      	movs	r3, #1
 80083c2:	2500      	movs	r5, #0
 80083c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80083c6:	e743      	b.n	8008250 <_strtod_l+0x6e8>
 80083c8:	463a      	mov	r2, r7
 80083ca:	4650      	mov	r0, sl
 80083cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80083ce:	f001 fec9 	bl	800a164 <__lshift>
 80083d2:	901a      	str	r0, [sp, #104]	; 0x68
 80083d4:	2800      	cmp	r0, #0
 80083d6:	f47f af69 	bne.w	80082ac <_strtod_l+0x744>
 80083da:	e604      	b.n	8007fe6 <_strtod_l+0x47e>
 80083dc:	0800b788 	.word	0x0800b788
 80083e0:	fffffc02 	.word	0xfffffc02
 80083e4:	7ff00000 	.word	0x7ff00000
 80083e8:	39500000 	.word	0x39500000
 80083ec:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80083f0:	d165      	bne.n	80084be <_strtod_l+0x956>
 80083f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083f8:	b35a      	cbz	r2, 8008452 <_strtod_l+0x8ea>
 80083fa:	4a99      	ldr	r2, [pc, #612]	; (8008660 <_strtod_l+0xaf8>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d12b      	bne.n	8008458 <_strtod_l+0x8f0>
 8008400:	9b05      	ldr	r3, [sp, #20]
 8008402:	4641      	mov	r1, r8
 8008404:	b303      	cbz	r3, 8008448 <_strtod_l+0x8e0>
 8008406:	464a      	mov	r2, r9
 8008408:	4b96      	ldr	r3, [pc, #600]	; (8008664 <_strtod_l+0xafc>)
 800840a:	4013      	ands	r3, r2
 800840c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008410:	f04f 32ff 	mov.w	r2, #4294967295
 8008414:	d81b      	bhi.n	800844e <_strtod_l+0x8e6>
 8008416:	0d1b      	lsrs	r3, r3, #20
 8008418:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800841c:	fa02 f303 	lsl.w	r3, r2, r3
 8008420:	4299      	cmp	r1, r3
 8008422:	d119      	bne.n	8008458 <_strtod_l+0x8f0>
 8008424:	4b90      	ldr	r3, [pc, #576]	; (8008668 <_strtod_l+0xb00>)
 8008426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008428:	429a      	cmp	r2, r3
 800842a:	d102      	bne.n	8008432 <_strtod_l+0x8ca>
 800842c:	3101      	adds	r1, #1
 800842e:	f43f adda 	beq.w	8007fe6 <_strtod_l+0x47e>
 8008432:	f04f 0800 	mov.w	r8, #0
 8008436:	4b8b      	ldr	r3, [pc, #556]	; (8008664 <_strtod_l+0xafc>)
 8008438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800843a:	401a      	ands	r2, r3
 800843c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008440:	9b05      	ldr	r3, [sp, #20]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d19a      	bne.n	800837c <_strtod_l+0x814>
 8008446:	e5d9      	b.n	8007ffc <_strtod_l+0x494>
 8008448:	f04f 33ff 	mov.w	r3, #4294967295
 800844c:	e7e8      	b.n	8008420 <_strtod_l+0x8b8>
 800844e:	4613      	mov	r3, r2
 8008450:	e7e6      	b.n	8008420 <_strtod_l+0x8b8>
 8008452:	ea53 0308 	orrs.w	r3, r3, r8
 8008456:	d081      	beq.n	800835c <_strtod_l+0x7f4>
 8008458:	b1e5      	cbz	r5, 8008494 <_strtod_l+0x92c>
 800845a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800845c:	421d      	tst	r5, r3
 800845e:	d0ef      	beq.n	8008440 <_strtod_l+0x8d8>
 8008460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008462:	4640      	mov	r0, r8
 8008464:	4649      	mov	r1, r9
 8008466:	9a05      	ldr	r2, [sp, #20]
 8008468:	b1c3      	cbz	r3, 800849c <_strtod_l+0x934>
 800846a:	f7ff fb59 	bl	8007b20 <sulp>
 800846e:	4602      	mov	r2, r0
 8008470:	460b      	mov	r3, r1
 8008472:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008476:	f7f7 fe79 	bl	800016c <__adddf3>
 800847a:	4680      	mov	r8, r0
 800847c:	4689      	mov	r9, r1
 800847e:	e7df      	b.n	8008440 <_strtod_l+0x8d8>
 8008480:	4013      	ands	r3, r2
 8008482:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008486:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800848a:	f04f 38ff 	mov.w	r8, #4294967295
 800848e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008492:	e7d5      	b.n	8008440 <_strtod_l+0x8d8>
 8008494:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008496:	ea13 0f08 	tst.w	r3, r8
 800849a:	e7e0      	b.n	800845e <_strtod_l+0x8f6>
 800849c:	f7ff fb40 	bl	8007b20 <sulp>
 80084a0:	4602      	mov	r2, r0
 80084a2:	460b      	mov	r3, r1
 80084a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084a8:	f7f7 fe5e 	bl	8000168 <__aeabi_dsub>
 80084ac:	2200      	movs	r2, #0
 80084ae:	2300      	movs	r3, #0
 80084b0:	4680      	mov	r8, r0
 80084b2:	4689      	mov	r9, r1
 80084b4:	f7f8 fa78 	bl	80009a8 <__aeabi_dcmpeq>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	d0c1      	beq.n	8008440 <_strtod_l+0x8d8>
 80084bc:	e608      	b.n	80080d0 <_strtod_l+0x568>
 80084be:	4658      	mov	r0, fp
 80084c0:	9904      	ldr	r1, [sp, #16]
 80084c2:	f002 f83d 	bl	800a540 <__ratio>
 80084c6:	2200      	movs	r2, #0
 80084c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80084cc:	4606      	mov	r6, r0
 80084ce:	460f      	mov	r7, r1
 80084d0:	f7f8 fa7e 	bl	80009d0 <__aeabi_dcmple>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d070      	beq.n	80085ba <_strtod_l+0xa52>
 80084d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d042      	beq.n	8008564 <_strtod_l+0x9fc>
 80084de:	2600      	movs	r6, #0
 80084e0:	4f62      	ldr	r7, [pc, #392]	; (800866c <_strtod_l+0xb04>)
 80084e2:	4d62      	ldr	r5, [pc, #392]	; (800866c <_strtod_l+0xb04>)
 80084e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084ea:	0d1b      	lsrs	r3, r3, #20
 80084ec:	051b      	lsls	r3, r3, #20
 80084ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80084f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084f2:	4b5f      	ldr	r3, [pc, #380]	; (8008670 <_strtod_l+0xb08>)
 80084f4:	429a      	cmp	r2, r3
 80084f6:	f040 80c3 	bne.w	8008680 <_strtod_l+0xb18>
 80084fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084fc:	4640      	mov	r0, r8
 80084fe:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008502:	4649      	mov	r1, r9
 8008504:	f001 ff46 	bl	800a394 <__ulp>
 8008508:	4602      	mov	r2, r0
 800850a:	460b      	mov	r3, r1
 800850c:	4630      	mov	r0, r6
 800850e:	4639      	mov	r1, r7
 8008510:	f7f7 ffe2 	bl	80004d8 <__aeabi_dmul>
 8008514:	4642      	mov	r2, r8
 8008516:	464b      	mov	r3, r9
 8008518:	f7f7 fe28 	bl	800016c <__adddf3>
 800851c:	460b      	mov	r3, r1
 800851e:	4951      	ldr	r1, [pc, #324]	; (8008664 <_strtod_l+0xafc>)
 8008520:	4a54      	ldr	r2, [pc, #336]	; (8008674 <_strtod_l+0xb0c>)
 8008522:	4019      	ands	r1, r3
 8008524:	4291      	cmp	r1, r2
 8008526:	4680      	mov	r8, r0
 8008528:	d95d      	bls.n	80085e6 <_strtod_l+0xa7e>
 800852a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800852c:	4b4e      	ldr	r3, [pc, #312]	; (8008668 <_strtod_l+0xb00>)
 800852e:	429a      	cmp	r2, r3
 8008530:	d103      	bne.n	800853a <_strtod_l+0x9d2>
 8008532:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008534:	3301      	adds	r3, #1
 8008536:	f43f ad56 	beq.w	8007fe6 <_strtod_l+0x47e>
 800853a:	f04f 38ff 	mov.w	r8, #4294967295
 800853e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008668 <_strtod_l+0xb00>
 8008542:	4650      	mov	r0, sl
 8008544:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008546:	f001 fbf5 	bl	8009d34 <_Bfree>
 800854a:	4650      	mov	r0, sl
 800854c:	9906      	ldr	r1, [sp, #24]
 800854e:	f001 fbf1 	bl	8009d34 <_Bfree>
 8008552:	4650      	mov	r0, sl
 8008554:	9904      	ldr	r1, [sp, #16]
 8008556:	f001 fbed 	bl	8009d34 <_Bfree>
 800855a:	4659      	mov	r1, fp
 800855c:	4650      	mov	r0, sl
 800855e:	f001 fbe9 	bl	8009d34 <_Bfree>
 8008562:	e627      	b.n	80081b4 <_strtod_l+0x64c>
 8008564:	f1b8 0f00 	cmp.w	r8, #0
 8008568:	d119      	bne.n	800859e <_strtod_l+0xa36>
 800856a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800856c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008570:	b9e3      	cbnz	r3, 80085ac <_strtod_l+0xa44>
 8008572:	2200      	movs	r2, #0
 8008574:	4630      	mov	r0, r6
 8008576:	4639      	mov	r1, r7
 8008578:	4b3c      	ldr	r3, [pc, #240]	; (800866c <_strtod_l+0xb04>)
 800857a:	f7f8 fa1f 	bl	80009bc <__aeabi_dcmplt>
 800857e:	b9c8      	cbnz	r0, 80085b4 <_strtod_l+0xa4c>
 8008580:	2200      	movs	r2, #0
 8008582:	4630      	mov	r0, r6
 8008584:	4639      	mov	r1, r7
 8008586:	4b3c      	ldr	r3, [pc, #240]	; (8008678 <_strtod_l+0xb10>)
 8008588:	f7f7 ffa6 	bl	80004d8 <__aeabi_dmul>
 800858c:	4604      	mov	r4, r0
 800858e:	460d      	mov	r5, r1
 8008590:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008594:	9416      	str	r4, [sp, #88]	; 0x58
 8008596:	9317      	str	r3, [sp, #92]	; 0x5c
 8008598:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800859c:	e7a2      	b.n	80084e4 <_strtod_l+0x97c>
 800859e:	f1b8 0f01 	cmp.w	r8, #1
 80085a2:	d103      	bne.n	80085ac <_strtod_l+0xa44>
 80085a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f43f ad92 	beq.w	80080d0 <_strtod_l+0x568>
 80085ac:	2600      	movs	r6, #0
 80085ae:	2400      	movs	r4, #0
 80085b0:	4f32      	ldr	r7, [pc, #200]	; (800867c <_strtod_l+0xb14>)
 80085b2:	e796      	b.n	80084e2 <_strtod_l+0x97a>
 80085b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80085b6:	4d30      	ldr	r5, [pc, #192]	; (8008678 <_strtod_l+0xb10>)
 80085b8:	e7ea      	b.n	8008590 <_strtod_l+0xa28>
 80085ba:	4b2f      	ldr	r3, [pc, #188]	; (8008678 <_strtod_l+0xb10>)
 80085bc:	2200      	movs	r2, #0
 80085be:	4630      	mov	r0, r6
 80085c0:	4639      	mov	r1, r7
 80085c2:	f7f7 ff89 	bl	80004d8 <__aeabi_dmul>
 80085c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085c8:	4604      	mov	r4, r0
 80085ca:	460d      	mov	r5, r1
 80085cc:	b933      	cbnz	r3, 80085dc <_strtod_l+0xa74>
 80085ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085d2:	9010      	str	r0, [sp, #64]	; 0x40
 80085d4:	9311      	str	r3, [sp, #68]	; 0x44
 80085d6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80085da:	e783      	b.n	80084e4 <_strtod_l+0x97c>
 80085dc:	4602      	mov	r2, r0
 80085de:	460b      	mov	r3, r1
 80085e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80085e4:	e7f7      	b.n	80085d6 <_strtod_l+0xa6e>
 80085e6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80085ea:	9b05      	ldr	r3, [sp, #20]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d1a8      	bne.n	8008542 <_strtod_l+0x9da>
 80085f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80085f6:	0d1b      	lsrs	r3, r3, #20
 80085f8:	051b      	lsls	r3, r3, #20
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d1a1      	bne.n	8008542 <_strtod_l+0x9da>
 80085fe:	4620      	mov	r0, r4
 8008600:	4629      	mov	r1, r5
 8008602:	f7f8 fab1 	bl	8000b68 <__aeabi_d2lz>
 8008606:	f7f7 ff39 	bl	800047c <__aeabi_l2d>
 800860a:	4602      	mov	r2, r0
 800860c:	460b      	mov	r3, r1
 800860e:	4620      	mov	r0, r4
 8008610:	4629      	mov	r1, r5
 8008612:	f7f7 fda9 	bl	8000168 <__aeabi_dsub>
 8008616:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008618:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800861c:	ea43 0308 	orr.w	r3, r3, r8
 8008620:	4313      	orrs	r3, r2
 8008622:	4604      	mov	r4, r0
 8008624:	460d      	mov	r5, r1
 8008626:	d066      	beq.n	80086f6 <_strtod_l+0xb8e>
 8008628:	a309      	add	r3, pc, #36	; (adr r3, 8008650 <_strtod_l+0xae8>)
 800862a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862e:	f7f8 f9c5 	bl	80009bc <__aeabi_dcmplt>
 8008632:	2800      	cmp	r0, #0
 8008634:	f47f ace2 	bne.w	8007ffc <_strtod_l+0x494>
 8008638:	a307      	add	r3, pc, #28	; (adr r3, 8008658 <_strtod_l+0xaf0>)
 800863a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863e:	4620      	mov	r0, r4
 8008640:	4629      	mov	r1, r5
 8008642:	f7f8 f9d9 	bl	80009f8 <__aeabi_dcmpgt>
 8008646:	2800      	cmp	r0, #0
 8008648:	f43f af7b 	beq.w	8008542 <_strtod_l+0x9da>
 800864c:	e4d6      	b.n	8007ffc <_strtod_l+0x494>
 800864e:	bf00      	nop
 8008650:	94a03595 	.word	0x94a03595
 8008654:	3fdfffff 	.word	0x3fdfffff
 8008658:	35afe535 	.word	0x35afe535
 800865c:	3fe00000 	.word	0x3fe00000
 8008660:	000fffff 	.word	0x000fffff
 8008664:	7ff00000 	.word	0x7ff00000
 8008668:	7fefffff 	.word	0x7fefffff
 800866c:	3ff00000 	.word	0x3ff00000
 8008670:	7fe00000 	.word	0x7fe00000
 8008674:	7c9fffff 	.word	0x7c9fffff
 8008678:	3fe00000 	.word	0x3fe00000
 800867c:	bff00000 	.word	0xbff00000
 8008680:	9b05      	ldr	r3, [sp, #20]
 8008682:	b313      	cbz	r3, 80086ca <_strtod_l+0xb62>
 8008684:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008686:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800868a:	d81e      	bhi.n	80086ca <_strtod_l+0xb62>
 800868c:	a326      	add	r3, pc, #152	; (adr r3, 8008728 <_strtod_l+0xbc0>)
 800868e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008692:	4620      	mov	r0, r4
 8008694:	4629      	mov	r1, r5
 8008696:	f7f8 f99b 	bl	80009d0 <__aeabi_dcmple>
 800869a:	b190      	cbz	r0, 80086c2 <_strtod_l+0xb5a>
 800869c:	4629      	mov	r1, r5
 800869e:	4620      	mov	r0, r4
 80086a0:	f7f8 f9f2 	bl	8000a88 <__aeabi_d2uiz>
 80086a4:	2801      	cmp	r0, #1
 80086a6:	bf38      	it	cc
 80086a8:	2001      	movcc	r0, #1
 80086aa:	f7f7 fe9b 	bl	80003e4 <__aeabi_ui2d>
 80086ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086b0:	4604      	mov	r4, r0
 80086b2:	460d      	mov	r5, r1
 80086b4:	b9d3      	cbnz	r3, 80086ec <_strtod_l+0xb84>
 80086b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80086ba:	9012      	str	r0, [sp, #72]	; 0x48
 80086bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80086be:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80086c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80086c4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80086c8:	1a9f      	subs	r7, r3, r2
 80086ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086ce:	f001 fe61 	bl	800a394 <__ulp>
 80086d2:	4602      	mov	r2, r0
 80086d4:	460b      	mov	r3, r1
 80086d6:	4630      	mov	r0, r6
 80086d8:	4639      	mov	r1, r7
 80086da:	f7f7 fefd 	bl	80004d8 <__aeabi_dmul>
 80086de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80086e2:	f7f7 fd43 	bl	800016c <__adddf3>
 80086e6:	4680      	mov	r8, r0
 80086e8:	4689      	mov	r9, r1
 80086ea:	e77e      	b.n	80085ea <_strtod_l+0xa82>
 80086ec:	4602      	mov	r2, r0
 80086ee:	460b      	mov	r3, r1
 80086f0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80086f4:	e7e3      	b.n	80086be <_strtod_l+0xb56>
 80086f6:	a30e      	add	r3, pc, #56	; (adr r3, 8008730 <_strtod_l+0xbc8>)
 80086f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fc:	f7f8 f95e 	bl	80009bc <__aeabi_dcmplt>
 8008700:	e7a1      	b.n	8008646 <_strtod_l+0xade>
 8008702:	2300      	movs	r3, #0
 8008704:	930a      	str	r3, [sp, #40]	; 0x28
 8008706:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008708:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800870a:	6013      	str	r3, [r2, #0]
 800870c:	f7ff ba71 	b.w	8007bf2 <_strtod_l+0x8a>
 8008710:	2a65      	cmp	r2, #101	; 0x65
 8008712:	f43f ab63 	beq.w	8007ddc <_strtod_l+0x274>
 8008716:	2a45      	cmp	r2, #69	; 0x45
 8008718:	f43f ab60 	beq.w	8007ddc <_strtod_l+0x274>
 800871c:	2301      	movs	r3, #1
 800871e:	f7ff bb95 	b.w	8007e4c <_strtod_l+0x2e4>
 8008722:	bf00      	nop
 8008724:	f3af 8000 	nop.w
 8008728:	ffc00000 	.word	0xffc00000
 800872c:	41dfffff 	.word	0x41dfffff
 8008730:	94a03595 	.word	0x94a03595
 8008734:	3fcfffff 	.word	0x3fcfffff

08008738 <_strtod_r>:
 8008738:	4b01      	ldr	r3, [pc, #4]	; (8008740 <_strtod_r+0x8>)
 800873a:	f7ff ba15 	b.w	8007b68 <_strtod_l>
 800873e:	bf00      	nop
 8008740:	2000007c 	.word	0x2000007c

08008744 <_strtol_l.constprop.0>:
 8008744:	2b01      	cmp	r3, #1
 8008746:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800874a:	4680      	mov	r8, r0
 800874c:	d001      	beq.n	8008752 <_strtol_l.constprop.0+0xe>
 800874e:	2b24      	cmp	r3, #36	; 0x24
 8008750:	d906      	bls.n	8008760 <_strtol_l.constprop.0+0x1c>
 8008752:	f7fe fb21 	bl	8006d98 <__errno>
 8008756:	2316      	movs	r3, #22
 8008758:	6003      	str	r3, [r0, #0]
 800875a:	2000      	movs	r0, #0
 800875c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008760:	460d      	mov	r5, r1
 8008762:	4f35      	ldr	r7, [pc, #212]	; (8008838 <_strtol_l.constprop.0+0xf4>)
 8008764:	4628      	mov	r0, r5
 8008766:	f815 4b01 	ldrb.w	r4, [r5], #1
 800876a:	5de6      	ldrb	r6, [r4, r7]
 800876c:	f016 0608 	ands.w	r6, r6, #8
 8008770:	d1f8      	bne.n	8008764 <_strtol_l.constprop.0+0x20>
 8008772:	2c2d      	cmp	r4, #45	; 0x2d
 8008774:	d12f      	bne.n	80087d6 <_strtol_l.constprop.0+0x92>
 8008776:	2601      	movs	r6, #1
 8008778:	782c      	ldrb	r4, [r5, #0]
 800877a:	1c85      	adds	r5, r0, #2
 800877c:	2b00      	cmp	r3, #0
 800877e:	d057      	beq.n	8008830 <_strtol_l.constprop.0+0xec>
 8008780:	2b10      	cmp	r3, #16
 8008782:	d109      	bne.n	8008798 <_strtol_l.constprop.0+0x54>
 8008784:	2c30      	cmp	r4, #48	; 0x30
 8008786:	d107      	bne.n	8008798 <_strtol_l.constprop.0+0x54>
 8008788:	7828      	ldrb	r0, [r5, #0]
 800878a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800878e:	2858      	cmp	r0, #88	; 0x58
 8008790:	d149      	bne.n	8008826 <_strtol_l.constprop.0+0xe2>
 8008792:	2310      	movs	r3, #16
 8008794:	786c      	ldrb	r4, [r5, #1]
 8008796:	3502      	adds	r5, #2
 8008798:	2700      	movs	r7, #0
 800879a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800879e:	f10e 3eff 	add.w	lr, lr, #4294967295
 80087a2:	fbbe f9f3 	udiv	r9, lr, r3
 80087a6:	4638      	mov	r0, r7
 80087a8:	fb03 ea19 	mls	sl, r3, r9, lr
 80087ac:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80087b0:	f1bc 0f09 	cmp.w	ip, #9
 80087b4:	d814      	bhi.n	80087e0 <_strtol_l.constprop.0+0x9c>
 80087b6:	4664      	mov	r4, ip
 80087b8:	42a3      	cmp	r3, r4
 80087ba:	dd22      	ble.n	8008802 <_strtol_l.constprop.0+0xbe>
 80087bc:	2f00      	cmp	r7, #0
 80087be:	db1d      	blt.n	80087fc <_strtol_l.constprop.0+0xb8>
 80087c0:	4581      	cmp	r9, r0
 80087c2:	d31b      	bcc.n	80087fc <_strtol_l.constprop.0+0xb8>
 80087c4:	d101      	bne.n	80087ca <_strtol_l.constprop.0+0x86>
 80087c6:	45a2      	cmp	sl, r4
 80087c8:	db18      	blt.n	80087fc <_strtol_l.constprop.0+0xb8>
 80087ca:	2701      	movs	r7, #1
 80087cc:	fb00 4003 	mla	r0, r0, r3, r4
 80087d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087d4:	e7ea      	b.n	80087ac <_strtol_l.constprop.0+0x68>
 80087d6:	2c2b      	cmp	r4, #43	; 0x2b
 80087d8:	bf04      	itt	eq
 80087da:	782c      	ldrbeq	r4, [r5, #0]
 80087dc:	1c85      	addeq	r5, r0, #2
 80087de:	e7cd      	b.n	800877c <_strtol_l.constprop.0+0x38>
 80087e0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80087e4:	f1bc 0f19 	cmp.w	ip, #25
 80087e8:	d801      	bhi.n	80087ee <_strtol_l.constprop.0+0xaa>
 80087ea:	3c37      	subs	r4, #55	; 0x37
 80087ec:	e7e4      	b.n	80087b8 <_strtol_l.constprop.0+0x74>
 80087ee:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80087f2:	f1bc 0f19 	cmp.w	ip, #25
 80087f6:	d804      	bhi.n	8008802 <_strtol_l.constprop.0+0xbe>
 80087f8:	3c57      	subs	r4, #87	; 0x57
 80087fa:	e7dd      	b.n	80087b8 <_strtol_l.constprop.0+0x74>
 80087fc:	f04f 37ff 	mov.w	r7, #4294967295
 8008800:	e7e6      	b.n	80087d0 <_strtol_l.constprop.0+0x8c>
 8008802:	2f00      	cmp	r7, #0
 8008804:	da07      	bge.n	8008816 <_strtol_l.constprop.0+0xd2>
 8008806:	2322      	movs	r3, #34	; 0x22
 8008808:	4670      	mov	r0, lr
 800880a:	f8c8 3000 	str.w	r3, [r8]
 800880e:	2a00      	cmp	r2, #0
 8008810:	d0a4      	beq.n	800875c <_strtol_l.constprop.0+0x18>
 8008812:	1e69      	subs	r1, r5, #1
 8008814:	e005      	b.n	8008822 <_strtol_l.constprop.0+0xde>
 8008816:	b106      	cbz	r6, 800881a <_strtol_l.constprop.0+0xd6>
 8008818:	4240      	negs	r0, r0
 800881a:	2a00      	cmp	r2, #0
 800881c:	d09e      	beq.n	800875c <_strtol_l.constprop.0+0x18>
 800881e:	2f00      	cmp	r7, #0
 8008820:	d1f7      	bne.n	8008812 <_strtol_l.constprop.0+0xce>
 8008822:	6011      	str	r1, [r2, #0]
 8008824:	e79a      	b.n	800875c <_strtol_l.constprop.0+0x18>
 8008826:	2430      	movs	r4, #48	; 0x30
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1b5      	bne.n	8008798 <_strtol_l.constprop.0+0x54>
 800882c:	2308      	movs	r3, #8
 800882e:	e7b3      	b.n	8008798 <_strtol_l.constprop.0+0x54>
 8008830:	2c30      	cmp	r4, #48	; 0x30
 8008832:	d0a9      	beq.n	8008788 <_strtol_l.constprop.0+0x44>
 8008834:	230a      	movs	r3, #10
 8008836:	e7af      	b.n	8008798 <_strtol_l.constprop.0+0x54>
 8008838:	0800b7b1 	.word	0x0800b7b1

0800883c <_strtol_r>:
 800883c:	f7ff bf82 	b.w	8008744 <_strtol_l.constprop.0>

08008840 <_vsiprintf_r>:
 8008840:	b500      	push	{lr}
 8008842:	b09b      	sub	sp, #108	; 0x6c
 8008844:	9100      	str	r1, [sp, #0]
 8008846:	9104      	str	r1, [sp, #16]
 8008848:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800884c:	9105      	str	r1, [sp, #20]
 800884e:	9102      	str	r1, [sp, #8]
 8008850:	4905      	ldr	r1, [pc, #20]	; (8008868 <_vsiprintf_r+0x28>)
 8008852:	9103      	str	r1, [sp, #12]
 8008854:	4669      	mov	r1, sp
 8008856:	f002 f831 	bl	800a8bc <_svfiprintf_r>
 800885a:	2200      	movs	r2, #0
 800885c:	9b00      	ldr	r3, [sp, #0]
 800885e:	701a      	strb	r2, [r3, #0]
 8008860:	b01b      	add	sp, #108	; 0x6c
 8008862:	f85d fb04 	ldr.w	pc, [sp], #4
 8008866:	bf00      	nop
 8008868:	ffff0208 	.word	0xffff0208

0800886c <vsiprintf>:
 800886c:	4613      	mov	r3, r2
 800886e:	460a      	mov	r2, r1
 8008870:	4601      	mov	r1, r0
 8008872:	4802      	ldr	r0, [pc, #8]	; (800887c <vsiprintf+0x10>)
 8008874:	6800      	ldr	r0, [r0, #0]
 8008876:	f7ff bfe3 	b.w	8008840 <_vsiprintf_r>
 800887a:	bf00      	nop
 800887c:	20000014 	.word	0x20000014

08008880 <quorem>:
 8008880:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008884:	6903      	ldr	r3, [r0, #16]
 8008886:	690c      	ldr	r4, [r1, #16]
 8008888:	4607      	mov	r7, r0
 800888a:	42a3      	cmp	r3, r4
 800888c:	f2c0 8082 	blt.w	8008994 <quorem+0x114>
 8008890:	3c01      	subs	r4, #1
 8008892:	f100 0514 	add.w	r5, r0, #20
 8008896:	f101 0814 	add.w	r8, r1, #20
 800889a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800889e:	9301      	str	r3, [sp, #4]
 80088a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088a8:	3301      	adds	r3, #1
 80088aa:	429a      	cmp	r2, r3
 80088ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80088b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088b8:	d331      	bcc.n	800891e <quorem+0x9e>
 80088ba:	f04f 0e00 	mov.w	lr, #0
 80088be:	4640      	mov	r0, r8
 80088c0:	46ac      	mov	ip, r5
 80088c2:	46f2      	mov	sl, lr
 80088c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80088c8:	b293      	uxth	r3, r2
 80088ca:	fb06 e303 	mla	r3, r6, r3, lr
 80088ce:	0c12      	lsrs	r2, r2, #16
 80088d0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	fb06 e202 	mla	r2, r6, r2, lr
 80088da:	ebaa 0303 	sub.w	r3, sl, r3
 80088de:	f8dc a000 	ldr.w	sl, [ip]
 80088e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088e6:	fa1f fa8a 	uxth.w	sl, sl
 80088ea:	4453      	add	r3, sl
 80088ec:	f8dc a000 	ldr.w	sl, [ip]
 80088f0:	b292      	uxth	r2, r2
 80088f2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80088f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008900:	4581      	cmp	r9, r0
 8008902:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008906:	f84c 3b04 	str.w	r3, [ip], #4
 800890a:	d2db      	bcs.n	80088c4 <quorem+0x44>
 800890c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008910:	b92b      	cbnz	r3, 800891e <quorem+0x9e>
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	3b04      	subs	r3, #4
 8008916:	429d      	cmp	r5, r3
 8008918:	461a      	mov	r2, r3
 800891a:	d32f      	bcc.n	800897c <quorem+0xfc>
 800891c:	613c      	str	r4, [r7, #16]
 800891e:	4638      	mov	r0, r7
 8008920:	f001 fc90 	bl	800a244 <__mcmp>
 8008924:	2800      	cmp	r0, #0
 8008926:	db25      	blt.n	8008974 <quorem+0xf4>
 8008928:	4628      	mov	r0, r5
 800892a:	f04f 0c00 	mov.w	ip, #0
 800892e:	3601      	adds	r6, #1
 8008930:	f858 1b04 	ldr.w	r1, [r8], #4
 8008934:	f8d0 e000 	ldr.w	lr, [r0]
 8008938:	b28b      	uxth	r3, r1
 800893a:	ebac 0303 	sub.w	r3, ip, r3
 800893e:	fa1f f28e 	uxth.w	r2, lr
 8008942:	4413      	add	r3, r2
 8008944:	0c0a      	lsrs	r2, r1, #16
 8008946:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800894a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800894e:	b29b      	uxth	r3, r3
 8008950:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008954:	45c1      	cmp	r9, r8
 8008956:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800895a:	f840 3b04 	str.w	r3, [r0], #4
 800895e:	d2e7      	bcs.n	8008930 <quorem+0xb0>
 8008960:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008964:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008968:	b922      	cbnz	r2, 8008974 <quorem+0xf4>
 800896a:	3b04      	subs	r3, #4
 800896c:	429d      	cmp	r5, r3
 800896e:	461a      	mov	r2, r3
 8008970:	d30a      	bcc.n	8008988 <quorem+0x108>
 8008972:	613c      	str	r4, [r7, #16]
 8008974:	4630      	mov	r0, r6
 8008976:	b003      	add	sp, #12
 8008978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897c:	6812      	ldr	r2, [r2, #0]
 800897e:	3b04      	subs	r3, #4
 8008980:	2a00      	cmp	r2, #0
 8008982:	d1cb      	bne.n	800891c <quorem+0x9c>
 8008984:	3c01      	subs	r4, #1
 8008986:	e7c6      	b.n	8008916 <quorem+0x96>
 8008988:	6812      	ldr	r2, [r2, #0]
 800898a:	3b04      	subs	r3, #4
 800898c:	2a00      	cmp	r2, #0
 800898e:	d1f0      	bne.n	8008972 <quorem+0xf2>
 8008990:	3c01      	subs	r4, #1
 8008992:	e7eb      	b.n	800896c <quorem+0xec>
 8008994:	2000      	movs	r0, #0
 8008996:	e7ee      	b.n	8008976 <quorem+0xf6>

08008998 <_dtoa_r>:
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	4616      	mov	r6, r2
 800899e:	461f      	mov	r7, r3
 80089a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80089a2:	b099      	sub	sp, #100	; 0x64
 80089a4:	4605      	mov	r5, r0
 80089a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80089aa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80089ae:	b974      	cbnz	r4, 80089ce <_dtoa_r+0x36>
 80089b0:	2010      	movs	r0, #16
 80089b2:	f001 f949 	bl	8009c48 <malloc>
 80089b6:	4602      	mov	r2, r0
 80089b8:	6268      	str	r0, [r5, #36]	; 0x24
 80089ba:	b920      	cbnz	r0, 80089c6 <_dtoa_r+0x2e>
 80089bc:	21ea      	movs	r1, #234	; 0xea
 80089be:	4ba8      	ldr	r3, [pc, #672]	; (8008c60 <_dtoa_r+0x2c8>)
 80089c0:	48a8      	ldr	r0, [pc, #672]	; (8008c64 <_dtoa_r+0x2cc>)
 80089c2:	f002 f8b3 	bl	800ab2c <__assert_func>
 80089c6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089ca:	6004      	str	r4, [r0, #0]
 80089cc:	60c4      	str	r4, [r0, #12]
 80089ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089d0:	6819      	ldr	r1, [r3, #0]
 80089d2:	b151      	cbz	r1, 80089ea <_dtoa_r+0x52>
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	2301      	movs	r3, #1
 80089d8:	4093      	lsls	r3, r2
 80089da:	604a      	str	r2, [r1, #4]
 80089dc:	608b      	str	r3, [r1, #8]
 80089de:	4628      	mov	r0, r5
 80089e0:	f001 f9a8 	bl	8009d34 <_Bfree>
 80089e4:	2200      	movs	r2, #0
 80089e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	1e3b      	subs	r3, r7, #0
 80089ec:	bfaf      	iteee	ge
 80089ee:	2300      	movge	r3, #0
 80089f0:	2201      	movlt	r2, #1
 80089f2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80089f6:	9305      	strlt	r3, [sp, #20]
 80089f8:	bfa8      	it	ge
 80089fa:	f8c8 3000 	strge.w	r3, [r8]
 80089fe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008a02:	4b99      	ldr	r3, [pc, #612]	; (8008c68 <_dtoa_r+0x2d0>)
 8008a04:	bfb8      	it	lt
 8008a06:	f8c8 2000 	strlt.w	r2, [r8]
 8008a0a:	ea33 0309 	bics.w	r3, r3, r9
 8008a0e:	d119      	bne.n	8008a44 <_dtoa_r+0xac>
 8008a10:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a14:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a1c:	4333      	orrs	r3, r6
 8008a1e:	f000 857f 	beq.w	8009520 <_dtoa_r+0xb88>
 8008a22:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a24:	b953      	cbnz	r3, 8008a3c <_dtoa_r+0xa4>
 8008a26:	4b91      	ldr	r3, [pc, #580]	; (8008c6c <_dtoa_r+0x2d4>)
 8008a28:	e022      	b.n	8008a70 <_dtoa_r+0xd8>
 8008a2a:	4b91      	ldr	r3, [pc, #580]	; (8008c70 <_dtoa_r+0x2d8>)
 8008a2c:	9303      	str	r3, [sp, #12]
 8008a2e:	3308      	adds	r3, #8
 8008a30:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008a32:	6013      	str	r3, [r2, #0]
 8008a34:	9803      	ldr	r0, [sp, #12]
 8008a36:	b019      	add	sp, #100	; 0x64
 8008a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3c:	4b8b      	ldr	r3, [pc, #556]	; (8008c6c <_dtoa_r+0x2d4>)
 8008a3e:	9303      	str	r3, [sp, #12]
 8008a40:	3303      	adds	r3, #3
 8008a42:	e7f5      	b.n	8008a30 <_dtoa_r+0x98>
 8008a44:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008a48:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008a4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a50:	2200      	movs	r2, #0
 8008a52:	2300      	movs	r3, #0
 8008a54:	f7f7 ffa8 	bl	80009a8 <__aeabi_dcmpeq>
 8008a58:	4680      	mov	r8, r0
 8008a5a:	b158      	cbz	r0, 8008a74 <_dtoa_r+0xdc>
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a60:	6013      	str	r3, [r2, #0]
 8008a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 8558 	beq.w	800951a <_dtoa_r+0xb82>
 8008a6a:	4882      	ldr	r0, [pc, #520]	; (8008c74 <_dtoa_r+0x2dc>)
 8008a6c:	6018      	str	r0, [r3, #0]
 8008a6e:	1e43      	subs	r3, r0, #1
 8008a70:	9303      	str	r3, [sp, #12]
 8008a72:	e7df      	b.n	8008a34 <_dtoa_r+0x9c>
 8008a74:	ab16      	add	r3, sp, #88	; 0x58
 8008a76:	9301      	str	r3, [sp, #4]
 8008a78:	ab17      	add	r3, sp, #92	; 0x5c
 8008a7a:	9300      	str	r3, [sp, #0]
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a82:	f001 fd01 	bl	800a488 <__d2b>
 8008a86:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008a8a:	4683      	mov	fp, r0
 8008a8c:	2c00      	cmp	r4, #0
 8008a8e:	d07f      	beq.n	8008b90 <_dtoa_r+0x1f8>
 8008a90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a96:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008a9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a9e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008aa2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008aa6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008aaa:	2200      	movs	r2, #0
 8008aac:	4b72      	ldr	r3, [pc, #456]	; (8008c78 <_dtoa_r+0x2e0>)
 8008aae:	f7f7 fb5b 	bl	8000168 <__aeabi_dsub>
 8008ab2:	a365      	add	r3, pc, #404	; (adr r3, 8008c48 <_dtoa_r+0x2b0>)
 8008ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab8:	f7f7 fd0e 	bl	80004d8 <__aeabi_dmul>
 8008abc:	a364      	add	r3, pc, #400	; (adr r3, 8008c50 <_dtoa_r+0x2b8>)
 8008abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac2:	f7f7 fb53 	bl	800016c <__adddf3>
 8008ac6:	4606      	mov	r6, r0
 8008ac8:	4620      	mov	r0, r4
 8008aca:	460f      	mov	r7, r1
 8008acc:	f7f7 fc9a 	bl	8000404 <__aeabi_i2d>
 8008ad0:	a361      	add	r3, pc, #388	; (adr r3, 8008c58 <_dtoa_r+0x2c0>)
 8008ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad6:	f7f7 fcff 	bl	80004d8 <__aeabi_dmul>
 8008ada:	4602      	mov	r2, r0
 8008adc:	460b      	mov	r3, r1
 8008ade:	4630      	mov	r0, r6
 8008ae0:	4639      	mov	r1, r7
 8008ae2:	f7f7 fb43 	bl	800016c <__adddf3>
 8008ae6:	4606      	mov	r6, r0
 8008ae8:	460f      	mov	r7, r1
 8008aea:	f7f7 ffa5 	bl	8000a38 <__aeabi_d2iz>
 8008aee:	2200      	movs	r2, #0
 8008af0:	4682      	mov	sl, r0
 8008af2:	2300      	movs	r3, #0
 8008af4:	4630      	mov	r0, r6
 8008af6:	4639      	mov	r1, r7
 8008af8:	f7f7 ff60 	bl	80009bc <__aeabi_dcmplt>
 8008afc:	b148      	cbz	r0, 8008b12 <_dtoa_r+0x17a>
 8008afe:	4650      	mov	r0, sl
 8008b00:	f7f7 fc80 	bl	8000404 <__aeabi_i2d>
 8008b04:	4632      	mov	r2, r6
 8008b06:	463b      	mov	r3, r7
 8008b08:	f7f7 ff4e 	bl	80009a8 <__aeabi_dcmpeq>
 8008b0c:	b908      	cbnz	r0, 8008b12 <_dtoa_r+0x17a>
 8008b0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b12:	f1ba 0f16 	cmp.w	sl, #22
 8008b16:	d858      	bhi.n	8008bca <_dtoa_r+0x232>
 8008b18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b1c:	4b57      	ldr	r3, [pc, #348]	; (8008c7c <_dtoa_r+0x2e4>)
 8008b1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b26:	f7f7 ff49 	bl	80009bc <__aeabi_dcmplt>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d04f      	beq.n	8008bce <_dtoa_r+0x236>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b34:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b36:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b38:	1b1c      	subs	r4, r3, r4
 8008b3a:	1e63      	subs	r3, r4, #1
 8008b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b3e:	bf49      	itett	mi
 8008b40:	f1c4 0301 	rsbmi	r3, r4, #1
 8008b44:	2300      	movpl	r3, #0
 8008b46:	9306      	strmi	r3, [sp, #24]
 8008b48:	2300      	movmi	r3, #0
 8008b4a:	bf54      	ite	pl
 8008b4c:	9306      	strpl	r3, [sp, #24]
 8008b4e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008b50:	f1ba 0f00 	cmp.w	sl, #0
 8008b54:	db3d      	blt.n	8008bd2 <_dtoa_r+0x23a>
 8008b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b58:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008b5c:	4453      	add	r3, sl
 8008b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b60:	2300      	movs	r3, #0
 8008b62:	930a      	str	r3, [sp, #40]	; 0x28
 8008b64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b66:	2b09      	cmp	r3, #9
 8008b68:	f200 808c 	bhi.w	8008c84 <_dtoa_r+0x2ec>
 8008b6c:	2b05      	cmp	r3, #5
 8008b6e:	bfc4      	itt	gt
 8008b70:	3b04      	subgt	r3, #4
 8008b72:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008b74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b76:	bfc8      	it	gt
 8008b78:	2400      	movgt	r4, #0
 8008b7a:	f1a3 0302 	sub.w	r3, r3, #2
 8008b7e:	bfd8      	it	le
 8008b80:	2401      	movle	r4, #1
 8008b82:	2b03      	cmp	r3, #3
 8008b84:	f200 808a 	bhi.w	8008c9c <_dtoa_r+0x304>
 8008b88:	e8df f003 	tbb	[pc, r3]
 8008b8c:	5b4d4f2d 	.word	0x5b4d4f2d
 8008b90:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008b94:	441c      	add	r4, r3
 8008b96:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008b9a:	2b20      	cmp	r3, #32
 8008b9c:	bfc3      	ittte	gt
 8008b9e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008ba2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008ba6:	fa09 f303 	lslgt.w	r3, r9, r3
 8008baa:	f1c3 0320 	rsble	r3, r3, #32
 8008bae:	bfc6      	itte	gt
 8008bb0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008bb4:	4318      	orrgt	r0, r3
 8008bb6:	fa06 f003 	lslle.w	r0, r6, r3
 8008bba:	f7f7 fc13 	bl	80003e4 <__aeabi_ui2d>
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008bc4:	3c01      	subs	r4, #1
 8008bc6:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bc8:	e76f      	b.n	8008aaa <_dtoa_r+0x112>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e7b2      	b.n	8008b34 <_dtoa_r+0x19c>
 8008bce:	900f      	str	r0, [sp, #60]	; 0x3c
 8008bd0:	e7b1      	b.n	8008b36 <_dtoa_r+0x19e>
 8008bd2:	9b06      	ldr	r3, [sp, #24]
 8008bd4:	eba3 030a 	sub.w	r3, r3, sl
 8008bd8:	9306      	str	r3, [sp, #24]
 8008bda:	f1ca 0300 	rsb	r3, sl, #0
 8008bde:	930a      	str	r3, [sp, #40]	; 0x28
 8008be0:	2300      	movs	r3, #0
 8008be2:	930e      	str	r3, [sp, #56]	; 0x38
 8008be4:	e7be      	b.n	8008b64 <_dtoa_r+0x1cc>
 8008be6:	2300      	movs	r3, #0
 8008be8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	dc58      	bgt.n	8008ca2 <_dtoa_r+0x30a>
 8008bf0:	f04f 0901 	mov.w	r9, #1
 8008bf4:	464b      	mov	r3, r9
 8008bf6:	f8cd 9020 	str.w	r9, [sp, #32]
 8008bfa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8008bfe:	2200      	movs	r2, #0
 8008c00:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008c02:	6042      	str	r2, [r0, #4]
 8008c04:	2204      	movs	r2, #4
 8008c06:	f102 0614 	add.w	r6, r2, #20
 8008c0a:	429e      	cmp	r6, r3
 8008c0c:	6841      	ldr	r1, [r0, #4]
 8008c0e:	d94e      	bls.n	8008cae <_dtoa_r+0x316>
 8008c10:	4628      	mov	r0, r5
 8008c12:	f001 f84f 	bl	8009cb4 <_Balloc>
 8008c16:	9003      	str	r0, [sp, #12]
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	d14c      	bne.n	8008cb6 <_dtoa_r+0x31e>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c22:	4b17      	ldr	r3, [pc, #92]	; (8008c80 <_dtoa_r+0x2e8>)
 8008c24:	e6cc      	b.n	80089c0 <_dtoa_r+0x28>
 8008c26:	2301      	movs	r3, #1
 8008c28:	e7de      	b.n	8008be8 <_dtoa_r+0x250>
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c30:	eb0a 0903 	add.w	r9, sl, r3
 8008c34:	f109 0301 	add.w	r3, r9, #1
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	9308      	str	r3, [sp, #32]
 8008c3c:	bfb8      	it	lt
 8008c3e:	2301      	movlt	r3, #1
 8008c40:	e7dd      	b.n	8008bfe <_dtoa_r+0x266>
 8008c42:	2301      	movs	r3, #1
 8008c44:	e7f2      	b.n	8008c2c <_dtoa_r+0x294>
 8008c46:	bf00      	nop
 8008c48:	636f4361 	.word	0x636f4361
 8008c4c:	3fd287a7 	.word	0x3fd287a7
 8008c50:	8b60c8b3 	.word	0x8b60c8b3
 8008c54:	3fc68a28 	.word	0x3fc68a28
 8008c58:	509f79fb 	.word	0x509f79fb
 8008c5c:	3fd34413 	.word	0x3fd34413
 8008c60:	0800b8be 	.word	0x0800b8be
 8008c64:	0800b8d5 	.word	0x0800b8d5
 8008c68:	7ff00000 	.word	0x7ff00000
 8008c6c:	0800b8ba 	.word	0x0800b8ba
 8008c70:	0800b8b1 	.word	0x0800b8b1
 8008c74:	0800b731 	.word	0x0800b731
 8008c78:	3ff80000 	.word	0x3ff80000
 8008c7c:	0800ba40 	.word	0x0800ba40
 8008c80:	0800b930 	.word	0x0800b930
 8008c84:	2401      	movs	r4, #1
 8008c86:	2300      	movs	r3, #0
 8008c88:	940b      	str	r4, [sp, #44]	; 0x2c
 8008c8a:	9322      	str	r3, [sp, #136]	; 0x88
 8008c8c:	f04f 39ff 	mov.w	r9, #4294967295
 8008c90:	2200      	movs	r2, #0
 8008c92:	2312      	movs	r3, #18
 8008c94:	f8cd 9020 	str.w	r9, [sp, #32]
 8008c98:	9223      	str	r2, [sp, #140]	; 0x8c
 8008c9a:	e7b0      	b.n	8008bfe <_dtoa_r+0x266>
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ca0:	e7f4      	b.n	8008c8c <_dtoa_r+0x2f4>
 8008ca2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8008ca6:	464b      	mov	r3, r9
 8008ca8:	f8cd 9020 	str.w	r9, [sp, #32]
 8008cac:	e7a7      	b.n	8008bfe <_dtoa_r+0x266>
 8008cae:	3101      	adds	r1, #1
 8008cb0:	6041      	str	r1, [r0, #4]
 8008cb2:	0052      	lsls	r2, r2, #1
 8008cb4:	e7a7      	b.n	8008c06 <_dtoa_r+0x26e>
 8008cb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008cb8:	9a03      	ldr	r2, [sp, #12]
 8008cba:	601a      	str	r2, [r3, #0]
 8008cbc:	9b08      	ldr	r3, [sp, #32]
 8008cbe:	2b0e      	cmp	r3, #14
 8008cc0:	f200 80a8 	bhi.w	8008e14 <_dtoa_r+0x47c>
 8008cc4:	2c00      	cmp	r4, #0
 8008cc6:	f000 80a5 	beq.w	8008e14 <_dtoa_r+0x47c>
 8008cca:	f1ba 0f00 	cmp.w	sl, #0
 8008cce:	dd34      	ble.n	8008d3a <_dtoa_r+0x3a2>
 8008cd0:	4a9a      	ldr	r2, [pc, #616]	; (8008f3c <_dtoa_r+0x5a4>)
 8008cd2:	f00a 030f 	and.w	r3, sl, #15
 8008cd6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008cda:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008cde:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008ce2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008ce6:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008cea:	d016      	beq.n	8008d1a <_dtoa_r+0x382>
 8008cec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008cf0:	4b93      	ldr	r3, [pc, #588]	; (8008f40 <_dtoa_r+0x5a8>)
 8008cf2:	2703      	movs	r7, #3
 8008cf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cf8:	f7f7 fd18 	bl	800072c <__aeabi_ddiv>
 8008cfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d00:	f004 040f 	and.w	r4, r4, #15
 8008d04:	4e8e      	ldr	r6, [pc, #568]	; (8008f40 <_dtoa_r+0x5a8>)
 8008d06:	b954      	cbnz	r4, 8008d1e <_dtoa_r+0x386>
 8008d08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d10:	f7f7 fd0c 	bl	800072c <__aeabi_ddiv>
 8008d14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d18:	e029      	b.n	8008d6e <_dtoa_r+0x3d6>
 8008d1a:	2702      	movs	r7, #2
 8008d1c:	e7f2      	b.n	8008d04 <_dtoa_r+0x36c>
 8008d1e:	07e1      	lsls	r1, r4, #31
 8008d20:	d508      	bpl.n	8008d34 <_dtoa_r+0x39c>
 8008d22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d26:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d2a:	f7f7 fbd5 	bl	80004d8 <__aeabi_dmul>
 8008d2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008d32:	3701      	adds	r7, #1
 8008d34:	1064      	asrs	r4, r4, #1
 8008d36:	3608      	adds	r6, #8
 8008d38:	e7e5      	b.n	8008d06 <_dtoa_r+0x36e>
 8008d3a:	f000 80a5 	beq.w	8008e88 <_dtoa_r+0x4f0>
 8008d3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008d42:	f1ca 0400 	rsb	r4, sl, #0
 8008d46:	4b7d      	ldr	r3, [pc, #500]	; (8008f3c <_dtoa_r+0x5a4>)
 8008d48:	f004 020f 	and.w	r2, r4, #15
 8008d4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d54:	f7f7 fbc0 	bl	80004d8 <__aeabi_dmul>
 8008d58:	2702      	movs	r7, #2
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d60:	4e77      	ldr	r6, [pc, #476]	; (8008f40 <_dtoa_r+0x5a8>)
 8008d62:	1124      	asrs	r4, r4, #4
 8008d64:	2c00      	cmp	r4, #0
 8008d66:	f040 8084 	bne.w	8008e72 <_dtoa_r+0x4da>
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1d2      	bne.n	8008d14 <_dtoa_r+0x37c>
 8008d6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	f000 808b 	beq.w	8008e8c <_dtoa_r+0x4f4>
 8008d76:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008d7a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008d7e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d82:	2200      	movs	r2, #0
 8008d84:	4b6f      	ldr	r3, [pc, #444]	; (8008f44 <_dtoa_r+0x5ac>)
 8008d86:	f7f7 fe19 	bl	80009bc <__aeabi_dcmplt>
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	d07e      	beq.n	8008e8c <_dtoa_r+0x4f4>
 8008d8e:	9b08      	ldr	r3, [sp, #32]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d07b      	beq.n	8008e8c <_dtoa_r+0x4f4>
 8008d94:	f1b9 0f00 	cmp.w	r9, #0
 8008d98:	dd38      	ble.n	8008e0c <_dtoa_r+0x474>
 8008d9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d9e:	2200      	movs	r2, #0
 8008da0:	4b69      	ldr	r3, [pc, #420]	; (8008f48 <_dtoa_r+0x5b0>)
 8008da2:	f7f7 fb99 	bl	80004d8 <__aeabi_dmul>
 8008da6:	464c      	mov	r4, r9
 8008da8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008dac:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008db0:	3701      	adds	r7, #1
 8008db2:	4638      	mov	r0, r7
 8008db4:	f7f7 fb26 	bl	8000404 <__aeabi_i2d>
 8008db8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dbc:	f7f7 fb8c 	bl	80004d8 <__aeabi_dmul>
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	4b62      	ldr	r3, [pc, #392]	; (8008f4c <_dtoa_r+0x5b4>)
 8008dc4:	f7f7 f9d2 	bl	800016c <__adddf3>
 8008dc8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008dcc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008dd0:	9611      	str	r6, [sp, #68]	; 0x44
 8008dd2:	2c00      	cmp	r4, #0
 8008dd4:	d15d      	bne.n	8008e92 <_dtoa_r+0x4fa>
 8008dd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	4b5c      	ldr	r3, [pc, #368]	; (8008f50 <_dtoa_r+0x5b8>)
 8008dde:	f7f7 f9c3 	bl	8000168 <__aeabi_dsub>
 8008de2:	4602      	mov	r2, r0
 8008de4:	460b      	mov	r3, r1
 8008de6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008dea:	4633      	mov	r3, r6
 8008dec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dee:	f7f7 fe03 	bl	80009f8 <__aeabi_dcmpgt>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	f040 829c 	bne.w	8009330 <_dtoa_r+0x998>
 8008df8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dfe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008e02:	f7f7 fddb 	bl	80009bc <__aeabi_dcmplt>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	f040 8290 	bne.w	800932c <_dtoa_r+0x994>
 8008e0c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008e10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008e14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f2c0 8152 	blt.w	80090c0 <_dtoa_r+0x728>
 8008e1c:	f1ba 0f0e 	cmp.w	sl, #14
 8008e20:	f300 814e 	bgt.w	80090c0 <_dtoa_r+0x728>
 8008e24:	4b45      	ldr	r3, [pc, #276]	; (8008f3c <_dtoa_r+0x5a4>)
 8008e26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008e2a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008e2e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008e32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f280 80db 	bge.w	8008ff0 <_dtoa_r+0x658>
 8008e3a:	9b08      	ldr	r3, [sp, #32]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f300 80d7 	bgt.w	8008ff0 <_dtoa_r+0x658>
 8008e42:	f040 8272 	bne.w	800932a <_dtoa_r+0x992>
 8008e46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	4b40      	ldr	r3, [pc, #256]	; (8008f50 <_dtoa_r+0x5b8>)
 8008e4e:	f7f7 fb43 	bl	80004d8 <__aeabi_dmul>
 8008e52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e56:	f7f7 fdc5 	bl	80009e4 <__aeabi_dcmpge>
 8008e5a:	9c08      	ldr	r4, [sp, #32]
 8008e5c:	4626      	mov	r6, r4
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	f040 8248 	bne.w	80092f4 <_dtoa_r+0x95c>
 8008e64:	2331      	movs	r3, #49	; 0x31
 8008e66:	9f03      	ldr	r7, [sp, #12]
 8008e68:	f10a 0a01 	add.w	sl, sl, #1
 8008e6c:	f807 3b01 	strb.w	r3, [r7], #1
 8008e70:	e244      	b.n	80092fc <_dtoa_r+0x964>
 8008e72:	07e2      	lsls	r2, r4, #31
 8008e74:	d505      	bpl.n	8008e82 <_dtoa_r+0x4ea>
 8008e76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e7a:	f7f7 fb2d 	bl	80004d8 <__aeabi_dmul>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	3701      	adds	r7, #1
 8008e82:	1064      	asrs	r4, r4, #1
 8008e84:	3608      	adds	r6, #8
 8008e86:	e76d      	b.n	8008d64 <_dtoa_r+0x3cc>
 8008e88:	2702      	movs	r7, #2
 8008e8a:	e770      	b.n	8008d6e <_dtoa_r+0x3d6>
 8008e8c:	46d0      	mov	r8, sl
 8008e8e:	9c08      	ldr	r4, [sp, #32]
 8008e90:	e78f      	b.n	8008db2 <_dtoa_r+0x41a>
 8008e92:	9903      	ldr	r1, [sp, #12]
 8008e94:	4b29      	ldr	r3, [pc, #164]	; (8008f3c <_dtoa_r+0x5a4>)
 8008e96:	4421      	add	r1, r4
 8008e98:	9112      	str	r1, [sp, #72]	; 0x48
 8008e9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ea0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008ea4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ea8:	2900      	cmp	r1, #0
 8008eaa:	d055      	beq.n	8008f58 <_dtoa_r+0x5c0>
 8008eac:	2000      	movs	r0, #0
 8008eae:	4929      	ldr	r1, [pc, #164]	; (8008f54 <_dtoa_r+0x5bc>)
 8008eb0:	f7f7 fc3c 	bl	800072c <__aeabi_ddiv>
 8008eb4:	463b      	mov	r3, r7
 8008eb6:	4632      	mov	r2, r6
 8008eb8:	f7f7 f956 	bl	8000168 <__aeabi_dsub>
 8008ebc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008ec0:	9f03      	ldr	r7, [sp, #12]
 8008ec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ec6:	f7f7 fdb7 	bl	8000a38 <__aeabi_d2iz>
 8008eca:	4604      	mov	r4, r0
 8008ecc:	f7f7 fa9a 	bl	8000404 <__aeabi_i2d>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ed8:	f7f7 f946 	bl	8000168 <__aeabi_dsub>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	3430      	adds	r4, #48	; 0x30
 8008ee2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ee6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008eea:	f807 4b01 	strb.w	r4, [r7], #1
 8008eee:	f7f7 fd65 	bl	80009bc <__aeabi_dcmplt>
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	d174      	bne.n	8008fe0 <_dtoa_r+0x648>
 8008ef6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008efa:	2000      	movs	r0, #0
 8008efc:	4911      	ldr	r1, [pc, #68]	; (8008f44 <_dtoa_r+0x5ac>)
 8008efe:	f7f7 f933 	bl	8000168 <__aeabi_dsub>
 8008f02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008f06:	f7f7 fd59 	bl	80009bc <__aeabi_dcmplt>
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	f040 80b7 	bne.w	800907e <_dtoa_r+0x6e6>
 8008f10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f12:	429f      	cmp	r7, r3
 8008f14:	f43f af7a 	beq.w	8008e0c <_dtoa_r+0x474>
 8008f18:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	4b0a      	ldr	r3, [pc, #40]	; (8008f48 <_dtoa_r+0x5b0>)
 8008f20:	f7f7 fada 	bl	80004d8 <__aeabi_dmul>
 8008f24:	2200      	movs	r2, #0
 8008f26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f2e:	4b06      	ldr	r3, [pc, #24]	; (8008f48 <_dtoa_r+0x5b0>)
 8008f30:	f7f7 fad2 	bl	80004d8 <__aeabi_dmul>
 8008f34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f38:	e7c3      	b.n	8008ec2 <_dtoa_r+0x52a>
 8008f3a:	bf00      	nop
 8008f3c:	0800ba40 	.word	0x0800ba40
 8008f40:	0800ba18 	.word	0x0800ba18
 8008f44:	3ff00000 	.word	0x3ff00000
 8008f48:	40240000 	.word	0x40240000
 8008f4c:	401c0000 	.word	0x401c0000
 8008f50:	40140000 	.word	0x40140000
 8008f54:	3fe00000 	.word	0x3fe00000
 8008f58:	4630      	mov	r0, r6
 8008f5a:	4639      	mov	r1, r7
 8008f5c:	f7f7 fabc 	bl	80004d8 <__aeabi_dmul>
 8008f60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f62:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f66:	9c03      	ldr	r4, [sp, #12]
 8008f68:	9314      	str	r3, [sp, #80]	; 0x50
 8008f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f6e:	f7f7 fd63 	bl	8000a38 <__aeabi_d2iz>
 8008f72:	9015      	str	r0, [sp, #84]	; 0x54
 8008f74:	f7f7 fa46 	bl	8000404 <__aeabi_i2d>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f80:	f7f7 f8f2 	bl	8000168 <__aeabi_dsub>
 8008f84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f86:	4606      	mov	r6, r0
 8008f88:	3330      	adds	r3, #48	; 0x30
 8008f8a:	f804 3b01 	strb.w	r3, [r4], #1
 8008f8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f90:	460f      	mov	r7, r1
 8008f92:	429c      	cmp	r4, r3
 8008f94:	f04f 0200 	mov.w	r2, #0
 8008f98:	d124      	bne.n	8008fe4 <_dtoa_r+0x64c>
 8008f9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f9e:	4bb0      	ldr	r3, [pc, #704]	; (8009260 <_dtoa_r+0x8c8>)
 8008fa0:	f7f7 f8e4 	bl	800016c <__adddf3>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	4630      	mov	r0, r6
 8008faa:	4639      	mov	r1, r7
 8008fac:	f7f7 fd24 	bl	80009f8 <__aeabi_dcmpgt>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d163      	bne.n	800907c <_dtoa_r+0x6e4>
 8008fb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fb8:	2000      	movs	r0, #0
 8008fba:	49a9      	ldr	r1, [pc, #676]	; (8009260 <_dtoa_r+0x8c8>)
 8008fbc:	f7f7 f8d4 	bl	8000168 <__aeabi_dsub>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	4639      	mov	r1, r7
 8008fc8:	f7f7 fcf8 	bl	80009bc <__aeabi_dcmplt>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	f43f af1d 	beq.w	8008e0c <_dtoa_r+0x474>
 8008fd2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008fd4:	1e7b      	subs	r3, r7, #1
 8008fd6:	9314      	str	r3, [sp, #80]	; 0x50
 8008fd8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008fdc:	2b30      	cmp	r3, #48	; 0x30
 8008fde:	d0f8      	beq.n	8008fd2 <_dtoa_r+0x63a>
 8008fe0:	46c2      	mov	sl, r8
 8008fe2:	e03b      	b.n	800905c <_dtoa_r+0x6c4>
 8008fe4:	4b9f      	ldr	r3, [pc, #636]	; (8009264 <_dtoa_r+0x8cc>)
 8008fe6:	f7f7 fa77 	bl	80004d8 <__aeabi_dmul>
 8008fea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fee:	e7bc      	b.n	8008f6a <_dtoa_r+0x5d2>
 8008ff0:	9f03      	ldr	r7, [sp, #12]
 8008ff2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008ff6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ffa:	4640      	mov	r0, r8
 8008ffc:	4649      	mov	r1, r9
 8008ffe:	f7f7 fb95 	bl	800072c <__aeabi_ddiv>
 8009002:	f7f7 fd19 	bl	8000a38 <__aeabi_d2iz>
 8009006:	4604      	mov	r4, r0
 8009008:	f7f7 f9fc 	bl	8000404 <__aeabi_i2d>
 800900c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009010:	f7f7 fa62 	bl	80004d8 <__aeabi_dmul>
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	4640      	mov	r0, r8
 800901a:	4649      	mov	r1, r9
 800901c:	f7f7 f8a4 	bl	8000168 <__aeabi_dsub>
 8009020:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009024:	f807 6b01 	strb.w	r6, [r7], #1
 8009028:	9e03      	ldr	r6, [sp, #12]
 800902a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800902e:	1bbe      	subs	r6, r7, r6
 8009030:	45b4      	cmp	ip, r6
 8009032:	4602      	mov	r2, r0
 8009034:	460b      	mov	r3, r1
 8009036:	d136      	bne.n	80090a6 <_dtoa_r+0x70e>
 8009038:	f7f7 f898 	bl	800016c <__adddf3>
 800903c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009040:	4680      	mov	r8, r0
 8009042:	4689      	mov	r9, r1
 8009044:	f7f7 fcd8 	bl	80009f8 <__aeabi_dcmpgt>
 8009048:	bb58      	cbnz	r0, 80090a2 <_dtoa_r+0x70a>
 800904a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800904e:	4640      	mov	r0, r8
 8009050:	4649      	mov	r1, r9
 8009052:	f7f7 fca9 	bl	80009a8 <__aeabi_dcmpeq>
 8009056:	b108      	cbz	r0, 800905c <_dtoa_r+0x6c4>
 8009058:	07e1      	lsls	r1, r4, #31
 800905a:	d422      	bmi.n	80090a2 <_dtoa_r+0x70a>
 800905c:	4628      	mov	r0, r5
 800905e:	4659      	mov	r1, fp
 8009060:	f000 fe68 	bl	8009d34 <_Bfree>
 8009064:	2300      	movs	r3, #0
 8009066:	703b      	strb	r3, [r7, #0]
 8009068:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800906a:	f10a 0001 	add.w	r0, sl, #1
 800906e:	6018      	str	r0, [r3, #0]
 8009070:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009072:	2b00      	cmp	r3, #0
 8009074:	f43f acde 	beq.w	8008a34 <_dtoa_r+0x9c>
 8009078:	601f      	str	r7, [r3, #0]
 800907a:	e4db      	b.n	8008a34 <_dtoa_r+0x9c>
 800907c:	4627      	mov	r7, r4
 800907e:	463b      	mov	r3, r7
 8009080:	461f      	mov	r7, r3
 8009082:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009086:	2a39      	cmp	r2, #57	; 0x39
 8009088:	d107      	bne.n	800909a <_dtoa_r+0x702>
 800908a:	9a03      	ldr	r2, [sp, #12]
 800908c:	429a      	cmp	r2, r3
 800908e:	d1f7      	bne.n	8009080 <_dtoa_r+0x6e8>
 8009090:	2230      	movs	r2, #48	; 0x30
 8009092:	9903      	ldr	r1, [sp, #12]
 8009094:	f108 0801 	add.w	r8, r8, #1
 8009098:	700a      	strb	r2, [r1, #0]
 800909a:	781a      	ldrb	r2, [r3, #0]
 800909c:	3201      	adds	r2, #1
 800909e:	701a      	strb	r2, [r3, #0]
 80090a0:	e79e      	b.n	8008fe0 <_dtoa_r+0x648>
 80090a2:	46d0      	mov	r8, sl
 80090a4:	e7eb      	b.n	800907e <_dtoa_r+0x6e6>
 80090a6:	2200      	movs	r2, #0
 80090a8:	4b6e      	ldr	r3, [pc, #440]	; (8009264 <_dtoa_r+0x8cc>)
 80090aa:	f7f7 fa15 	bl	80004d8 <__aeabi_dmul>
 80090ae:	2200      	movs	r2, #0
 80090b0:	2300      	movs	r3, #0
 80090b2:	4680      	mov	r8, r0
 80090b4:	4689      	mov	r9, r1
 80090b6:	f7f7 fc77 	bl	80009a8 <__aeabi_dcmpeq>
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d09b      	beq.n	8008ff6 <_dtoa_r+0x65e>
 80090be:	e7cd      	b.n	800905c <_dtoa_r+0x6c4>
 80090c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80090c2:	2a00      	cmp	r2, #0
 80090c4:	f000 80d0 	beq.w	8009268 <_dtoa_r+0x8d0>
 80090c8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80090ca:	2a01      	cmp	r2, #1
 80090cc:	f300 80ae 	bgt.w	800922c <_dtoa_r+0x894>
 80090d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090d2:	2a00      	cmp	r2, #0
 80090d4:	f000 80a6 	beq.w	8009224 <_dtoa_r+0x88c>
 80090d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80090dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80090de:	9f06      	ldr	r7, [sp, #24]
 80090e0:	9a06      	ldr	r2, [sp, #24]
 80090e2:	2101      	movs	r1, #1
 80090e4:	441a      	add	r2, r3
 80090e6:	9206      	str	r2, [sp, #24]
 80090e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090ea:	4628      	mov	r0, r5
 80090ec:	441a      	add	r2, r3
 80090ee:	9209      	str	r2, [sp, #36]	; 0x24
 80090f0:	f000 ff20 	bl	8009f34 <__i2b>
 80090f4:	4606      	mov	r6, r0
 80090f6:	2f00      	cmp	r7, #0
 80090f8:	dd0c      	ble.n	8009114 <_dtoa_r+0x77c>
 80090fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	dd09      	ble.n	8009114 <_dtoa_r+0x77c>
 8009100:	42bb      	cmp	r3, r7
 8009102:	bfa8      	it	ge
 8009104:	463b      	movge	r3, r7
 8009106:	9a06      	ldr	r2, [sp, #24]
 8009108:	1aff      	subs	r7, r7, r3
 800910a:	1ad2      	subs	r2, r2, r3
 800910c:	9206      	str	r2, [sp, #24]
 800910e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009110:	1ad3      	subs	r3, r2, r3
 8009112:	9309      	str	r3, [sp, #36]	; 0x24
 8009114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009116:	b1f3      	cbz	r3, 8009156 <_dtoa_r+0x7be>
 8009118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800911a:	2b00      	cmp	r3, #0
 800911c:	f000 80a8 	beq.w	8009270 <_dtoa_r+0x8d8>
 8009120:	2c00      	cmp	r4, #0
 8009122:	dd10      	ble.n	8009146 <_dtoa_r+0x7ae>
 8009124:	4631      	mov	r1, r6
 8009126:	4622      	mov	r2, r4
 8009128:	4628      	mov	r0, r5
 800912a:	f000 ffc1 	bl	800a0b0 <__pow5mult>
 800912e:	465a      	mov	r2, fp
 8009130:	4601      	mov	r1, r0
 8009132:	4606      	mov	r6, r0
 8009134:	4628      	mov	r0, r5
 8009136:	f000 ff13 	bl	8009f60 <__multiply>
 800913a:	4680      	mov	r8, r0
 800913c:	4659      	mov	r1, fp
 800913e:	4628      	mov	r0, r5
 8009140:	f000 fdf8 	bl	8009d34 <_Bfree>
 8009144:	46c3      	mov	fp, r8
 8009146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009148:	1b1a      	subs	r2, r3, r4
 800914a:	d004      	beq.n	8009156 <_dtoa_r+0x7be>
 800914c:	4659      	mov	r1, fp
 800914e:	4628      	mov	r0, r5
 8009150:	f000 ffae 	bl	800a0b0 <__pow5mult>
 8009154:	4683      	mov	fp, r0
 8009156:	2101      	movs	r1, #1
 8009158:	4628      	mov	r0, r5
 800915a:	f000 feeb 	bl	8009f34 <__i2b>
 800915e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009160:	4604      	mov	r4, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	f340 8086 	ble.w	8009274 <_dtoa_r+0x8dc>
 8009168:	461a      	mov	r2, r3
 800916a:	4601      	mov	r1, r0
 800916c:	4628      	mov	r0, r5
 800916e:	f000 ff9f 	bl	800a0b0 <__pow5mult>
 8009172:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009174:	4604      	mov	r4, r0
 8009176:	2b01      	cmp	r3, #1
 8009178:	dd7f      	ble.n	800927a <_dtoa_r+0x8e2>
 800917a:	f04f 0800 	mov.w	r8, #0
 800917e:	6923      	ldr	r3, [r4, #16]
 8009180:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009184:	6918      	ldr	r0, [r3, #16]
 8009186:	f000 fe87 	bl	8009e98 <__hi0bits>
 800918a:	f1c0 0020 	rsb	r0, r0, #32
 800918e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009190:	4418      	add	r0, r3
 8009192:	f010 001f 	ands.w	r0, r0, #31
 8009196:	f000 8092 	beq.w	80092be <_dtoa_r+0x926>
 800919a:	f1c0 0320 	rsb	r3, r0, #32
 800919e:	2b04      	cmp	r3, #4
 80091a0:	f340 808a 	ble.w	80092b8 <_dtoa_r+0x920>
 80091a4:	f1c0 001c 	rsb	r0, r0, #28
 80091a8:	9b06      	ldr	r3, [sp, #24]
 80091aa:	4407      	add	r7, r0
 80091ac:	4403      	add	r3, r0
 80091ae:	9306      	str	r3, [sp, #24]
 80091b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091b2:	4403      	add	r3, r0
 80091b4:	9309      	str	r3, [sp, #36]	; 0x24
 80091b6:	9b06      	ldr	r3, [sp, #24]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	dd05      	ble.n	80091c8 <_dtoa_r+0x830>
 80091bc:	4659      	mov	r1, fp
 80091be:	461a      	mov	r2, r3
 80091c0:	4628      	mov	r0, r5
 80091c2:	f000 ffcf 	bl	800a164 <__lshift>
 80091c6:	4683      	mov	fp, r0
 80091c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	dd05      	ble.n	80091da <_dtoa_r+0x842>
 80091ce:	4621      	mov	r1, r4
 80091d0:	461a      	mov	r2, r3
 80091d2:	4628      	mov	r0, r5
 80091d4:	f000 ffc6 	bl	800a164 <__lshift>
 80091d8:	4604      	mov	r4, r0
 80091da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d070      	beq.n	80092c2 <_dtoa_r+0x92a>
 80091e0:	4621      	mov	r1, r4
 80091e2:	4658      	mov	r0, fp
 80091e4:	f001 f82e 	bl	800a244 <__mcmp>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	da6a      	bge.n	80092c2 <_dtoa_r+0x92a>
 80091ec:	2300      	movs	r3, #0
 80091ee:	4659      	mov	r1, fp
 80091f0:	220a      	movs	r2, #10
 80091f2:	4628      	mov	r0, r5
 80091f4:	f000 fdc0 	bl	8009d78 <__multadd>
 80091f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091fa:	4683      	mov	fp, r0
 80091fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009200:	2b00      	cmp	r3, #0
 8009202:	f000 8194 	beq.w	800952e <_dtoa_r+0xb96>
 8009206:	4631      	mov	r1, r6
 8009208:	2300      	movs	r3, #0
 800920a:	220a      	movs	r2, #10
 800920c:	4628      	mov	r0, r5
 800920e:	f000 fdb3 	bl	8009d78 <__multadd>
 8009212:	f1b9 0f00 	cmp.w	r9, #0
 8009216:	4606      	mov	r6, r0
 8009218:	f300 8093 	bgt.w	8009342 <_dtoa_r+0x9aa>
 800921c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800921e:	2b02      	cmp	r3, #2
 8009220:	dc57      	bgt.n	80092d2 <_dtoa_r+0x93a>
 8009222:	e08e      	b.n	8009342 <_dtoa_r+0x9aa>
 8009224:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009226:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800922a:	e757      	b.n	80090dc <_dtoa_r+0x744>
 800922c:	9b08      	ldr	r3, [sp, #32]
 800922e:	1e5c      	subs	r4, r3, #1
 8009230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009232:	42a3      	cmp	r3, r4
 8009234:	bfb7      	itett	lt
 8009236:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009238:	1b1c      	subge	r4, r3, r4
 800923a:	1ae2      	sublt	r2, r4, r3
 800923c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800923e:	bfbe      	ittt	lt
 8009240:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009242:	189b      	addlt	r3, r3, r2
 8009244:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009246:	9b08      	ldr	r3, [sp, #32]
 8009248:	bfb8      	it	lt
 800924a:	2400      	movlt	r4, #0
 800924c:	2b00      	cmp	r3, #0
 800924e:	bfbb      	ittet	lt
 8009250:	9b06      	ldrlt	r3, [sp, #24]
 8009252:	9a08      	ldrlt	r2, [sp, #32]
 8009254:	9f06      	ldrge	r7, [sp, #24]
 8009256:	1a9f      	sublt	r7, r3, r2
 8009258:	bfac      	ite	ge
 800925a:	9b08      	ldrge	r3, [sp, #32]
 800925c:	2300      	movlt	r3, #0
 800925e:	e73f      	b.n	80090e0 <_dtoa_r+0x748>
 8009260:	3fe00000 	.word	0x3fe00000
 8009264:	40240000 	.word	0x40240000
 8009268:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800926a:	9f06      	ldr	r7, [sp, #24]
 800926c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800926e:	e742      	b.n	80090f6 <_dtoa_r+0x75e>
 8009270:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009272:	e76b      	b.n	800914c <_dtoa_r+0x7b4>
 8009274:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009276:	2b01      	cmp	r3, #1
 8009278:	dc19      	bgt.n	80092ae <_dtoa_r+0x916>
 800927a:	9b04      	ldr	r3, [sp, #16]
 800927c:	b9bb      	cbnz	r3, 80092ae <_dtoa_r+0x916>
 800927e:	9b05      	ldr	r3, [sp, #20]
 8009280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009284:	b99b      	cbnz	r3, 80092ae <_dtoa_r+0x916>
 8009286:	9b05      	ldr	r3, [sp, #20]
 8009288:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800928c:	0d1b      	lsrs	r3, r3, #20
 800928e:	051b      	lsls	r3, r3, #20
 8009290:	b183      	cbz	r3, 80092b4 <_dtoa_r+0x91c>
 8009292:	f04f 0801 	mov.w	r8, #1
 8009296:	9b06      	ldr	r3, [sp, #24]
 8009298:	3301      	adds	r3, #1
 800929a:	9306      	str	r3, [sp, #24]
 800929c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929e:	3301      	adds	r3, #1
 80092a0:	9309      	str	r3, [sp, #36]	; 0x24
 80092a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f47f af6a 	bne.w	800917e <_dtoa_r+0x7e6>
 80092aa:	2001      	movs	r0, #1
 80092ac:	e76f      	b.n	800918e <_dtoa_r+0x7f6>
 80092ae:	f04f 0800 	mov.w	r8, #0
 80092b2:	e7f6      	b.n	80092a2 <_dtoa_r+0x90a>
 80092b4:	4698      	mov	r8, r3
 80092b6:	e7f4      	b.n	80092a2 <_dtoa_r+0x90a>
 80092b8:	f43f af7d 	beq.w	80091b6 <_dtoa_r+0x81e>
 80092bc:	4618      	mov	r0, r3
 80092be:	301c      	adds	r0, #28
 80092c0:	e772      	b.n	80091a8 <_dtoa_r+0x810>
 80092c2:	9b08      	ldr	r3, [sp, #32]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	dc36      	bgt.n	8009336 <_dtoa_r+0x99e>
 80092c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	dd33      	ble.n	8009336 <_dtoa_r+0x99e>
 80092ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80092d2:	f1b9 0f00 	cmp.w	r9, #0
 80092d6:	d10d      	bne.n	80092f4 <_dtoa_r+0x95c>
 80092d8:	4621      	mov	r1, r4
 80092da:	464b      	mov	r3, r9
 80092dc:	2205      	movs	r2, #5
 80092de:	4628      	mov	r0, r5
 80092e0:	f000 fd4a 	bl	8009d78 <__multadd>
 80092e4:	4601      	mov	r1, r0
 80092e6:	4604      	mov	r4, r0
 80092e8:	4658      	mov	r0, fp
 80092ea:	f000 ffab 	bl	800a244 <__mcmp>
 80092ee:	2800      	cmp	r0, #0
 80092f0:	f73f adb8 	bgt.w	8008e64 <_dtoa_r+0x4cc>
 80092f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80092f6:	9f03      	ldr	r7, [sp, #12]
 80092f8:	ea6f 0a03 	mvn.w	sl, r3
 80092fc:	f04f 0800 	mov.w	r8, #0
 8009300:	4621      	mov	r1, r4
 8009302:	4628      	mov	r0, r5
 8009304:	f000 fd16 	bl	8009d34 <_Bfree>
 8009308:	2e00      	cmp	r6, #0
 800930a:	f43f aea7 	beq.w	800905c <_dtoa_r+0x6c4>
 800930e:	f1b8 0f00 	cmp.w	r8, #0
 8009312:	d005      	beq.n	8009320 <_dtoa_r+0x988>
 8009314:	45b0      	cmp	r8, r6
 8009316:	d003      	beq.n	8009320 <_dtoa_r+0x988>
 8009318:	4641      	mov	r1, r8
 800931a:	4628      	mov	r0, r5
 800931c:	f000 fd0a 	bl	8009d34 <_Bfree>
 8009320:	4631      	mov	r1, r6
 8009322:	4628      	mov	r0, r5
 8009324:	f000 fd06 	bl	8009d34 <_Bfree>
 8009328:	e698      	b.n	800905c <_dtoa_r+0x6c4>
 800932a:	2400      	movs	r4, #0
 800932c:	4626      	mov	r6, r4
 800932e:	e7e1      	b.n	80092f4 <_dtoa_r+0x95c>
 8009330:	46c2      	mov	sl, r8
 8009332:	4626      	mov	r6, r4
 8009334:	e596      	b.n	8008e64 <_dtoa_r+0x4cc>
 8009336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009338:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800933c:	2b00      	cmp	r3, #0
 800933e:	f000 80fd 	beq.w	800953c <_dtoa_r+0xba4>
 8009342:	2f00      	cmp	r7, #0
 8009344:	dd05      	ble.n	8009352 <_dtoa_r+0x9ba>
 8009346:	4631      	mov	r1, r6
 8009348:	463a      	mov	r2, r7
 800934a:	4628      	mov	r0, r5
 800934c:	f000 ff0a 	bl	800a164 <__lshift>
 8009350:	4606      	mov	r6, r0
 8009352:	f1b8 0f00 	cmp.w	r8, #0
 8009356:	d05c      	beq.n	8009412 <_dtoa_r+0xa7a>
 8009358:	4628      	mov	r0, r5
 800935a:	6871      	ldr	r1, [r6, #4]
 800935c:	f000 fcaa 	bl	8009cb4 <_Balloc>
 8009360:	4607      	mov	r7, r0
 8009362:	b928      	cbnz	r0, 8009370 <_dtoa_r+0x9d8>
 8009364:	4602      	mov	r2, r0
 8009366:	f240 21ea 	movw	r1, #746	; 0x2ea
 800936a:	4b7f      	ldr	r3, [pc, #508]	; (8009568 <_dtoa_r+0xbd0>)
 800936c:	f7ff bb28 	b.w	80089c0 <_dtoa_r+0x28>
 8009370:	6932      	ldr	r2, [r6, #16]
 8009372:	f106 010c 	add.w	r1, r6, #12
 8009376:	3202      	adds	r2, #2
 8009378:	0092      	lsls	r2, r2, #2
 800937a:	300c      	adds	r0, #12
 800937c:	f000 fc8c 	bl	8009c98 <memcpy>
 8009380:	2201      	movs	r2, #1
 8009382:	4639      	mov	r1, r7
 8009384:	4628      	mov	r0, r5
 8009386:	f000 feed 	bl	800a164 <__lshift>
 800938a:	46b0      	mov	r8, r6
 800938c:	4606      	mov	r6, r0
 800938e:	9b03      	ldr	r3, [sp, #12]
 8009390:	3301      	adds	r3, #1
 8009392:	9308      	str	r3, [sp, #32]
 8009394:	9b03      	ldr	r3, [sp, #12]
 8009396:	444b      	add	r3, r9
 8009398:	930a      	str	r3, [sp, #40]	; 0x28
 800939a:	9b04      	ldr	r3, [sp, #16]
 800939c:	f003 0301 	and.w	r3, r3, #1
 80093a0:	9309      	str	r3, [sp, #36]	; 0x24
 80093a2:	9b08      	ldr	r3, [sp, #32]
 80093a4:	4621      	mov	r1, r4
 80093a6:	3b01      	subs	r3, #1
 80093a8:	4658      	mov	r0, fp
 80093aa:	9304      	str	r3, [sp, #16]
 80093ac:	f7ff fa68 	bl	8008880 <quorem>
 80093b0:	4603      	mov	r3, r0
 80093b2:	4641      	mov	r1, r8
 80093b4:	3330      	adds	r3, #48	; 0x30
 80093b6:	9006      	str	r0, [sp, #24]
 80093b8:	4658      	mov	r0, fp
 80093ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80093bc:	f000 ff42 	bl	800a244 <__mcmp>
 80093c0:	4632      	mov	r2, r6
 80093c2:	4681      	mov	r9, r0
 80093c4:	4621      	mov	r1, r4
 80093c6:	4628      	mov	r0, r5
 80093c8:	f000 ff58 	bl	800a27c <__mdiff>
 80093cc:	68c2      	ldr	r2, [r0, #12]
 80093ce:	4607      	mov	r7, r0
 80093d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093d2:	bb02      	cbnz	r2, 8009416 <_dtoa_r+0xa7e>
 80093d4:	4601      	mov	r1, r0
 80093d6:	4658      	mov	r0, fp
 80093d8:	f000 ff34 	bl	800a244 <__mcmp>
 80093dc:	4602      	mov	r2, r0
 80093de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093e0:	4639      	mov	r1, r7
 80093e2:	4628      	mov	r0, r5
 80093e4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80093e8:	f000 fca4 	bl	8009d34 <_Bfree>
 80093ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093f0:	9f08      	ldr	r7, [sp, #32]
 80093f2:	ea43 0102 	orr.w	r1, r3, r2
 80093f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f8:	430b      	orrs	r3, r1
 80093fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093fc:	d10d      	bne.n	800941a <_dtoa_r+0xa82>
 80093fe:	2b39      	cmp	r3, #57	; 0x39
 8009400:	d029      	beq.n	8009456 <_dtoa_r+0xabe>
 8009402:	f1b9 0f00 	cmp.w	r9, #0
 8009406:	dd01      	ble.n	800940c <_dtoa_r+0xa74>
 8009408:	9b06      	ldr	r3, [sp, #24]
 800940a:	3331      	adds	r3, #49	; 0x31
 800940c:	9a04      	ldr	r2, [sp, #16]
 800940e:	7013      	strb	r3, [r2, #0]
 8009410:	e776      	b.n	8009300 <_dtoa_r+0x968>
 8009412:	4630      	mov	r0, r6
 8009414:	e7b9      	b.n	800938a <_dtoa_r+0x9f2>
 8009416:	2201      	movs	r2, #1
 8009418:	e7e2      	b.n	80093e0 <_dtoa_r+0xa48>
 800941a:	f1b9 0f00 	cmp.w	r9, #0
 800941e:	db06      	blt.n	800942e <_dtoa_r+0xa96>
 8009420:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009422:	ea41 0909 	orr.w	r9, r1, r9
 8009426:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009428:	ea59 0101 	orrs.w	r1, r9, r1
 800942c:	d120      	bne.n	8009470 <_dtoa_r+0xad8>
 800942e:	2a00      	cmp	r2, #0
 8009430:	ddec      	ble.n	800940c <_dtoa_r+0xa74>
 8009432:	4659      	mov	r1, fp
 8009434:	2201      	movs	r2, #1
 8009436:	4628      	mov	r0, r5
 8009438:	9308      	str	r3, [sp, #32]
 800943a:	f000 fe93 	bl	800a164 <__lshift>
 800943e:	4621      	mov	r1, r4
 8009440:	4683      	mov	fp, r0
 8009442:	f000 feff 	bl	800a244 <__mcmp>
 8009446:	2800      	cmp	r0, #0
 8009448:	9b08      	ldr	r3, [sp, #32]
 800944a:	dc02      	bgt.n	8009452 <_dtoa_r+0xaba>
 800944c:	d1de      	bne.n	800940c <_dtoa_r+0xa74>
 800944e:	07da      	lsls	r2, r3, #31
 8009450:	d5dc      	bpl.n	800940c <_dtoa_r+0xa74>
 8009452:	2b39      	cmp	r3, #57	; 0x39
 8009454:	d1d8      	bne.n	8009408 <_dtoa_r+0xa70>
 8009456:	2339      	movs	r3, #57	; 0x39
 8009458:	9a04      	ldr	r2, [sp, #16]
 800945a:	7013      	strb	r3, [r2, #0]
 800945c:	463b      	mov	r3, r7
 800945e:	461f      	mov	r7, r3
 8009460:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009464:	3b01      	subs	r3, #1
 8009466:	2a39      	cmp	r2, #57	; 0x39
 8009468:	d050      	beq.n	800950c <_dtoa_r+0xb74>
 800946a:	3201      	adds	r2, #1
 800946c:	701a      	strb	r2, [r3, #0]
 800946e:	e747      	b.n	8009300 <_dtoa_r+0x968>
 8009470:	2a00      	cmp	r2, #0
 8009472:	dd03      	ble.n	800947c <_dtoa_r+0xae4>
 8009474:	2b39      	cmp	r3, #57	; 0x39
 8009476:	d0ee      	beq.n	8009456 <_dtoa_r+0xabe>
 8009478:	3301      	adds	r3, #1
 800947a:	e7c7      	b.n	800940c <_dtoa_r+0xa74>
 800947c:	9a08      	ldr	r2, [sp, #32]
 800947e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009480:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009484:	428a      	cmp	r2, r1
 8009486:	d02a      	beq.n	80094de <_dtoa_r+0xb46>
 8009488:	4659      	mov	r1, fp
 800948a:	2300      	movs	r3, #0
 800948c:	220a      	movs	r2, #10
 800948e:	4628      	mov	r0, r5
 8009490:	f000 fc72 	bl	8009d78 <__multadd>
 8009494:	45b0      	cmp	r8, r6
 8009496:	4683      	mov	fp, r0
 8009498:	f04f 0300 	mov.w	r3, #0
 800949c:	f04f 020a 	mov.w	r2, #10
 80094a0:	4641      	mov	r1, r8
 80094a2:	4628      	mov	r0, r5
 80094a4:	d107      	bne.n	80094b6 <_dtoa_r+0xb1e>
 80094a6:	f000 fc67 	bl	8009d78 <__multadd>
 80094aa:	4680      	mov	r8, r0
 80094ac:	4606      	mov	r6, r0
 80094ae:	9b08      	ldr	r3, [sp, #32]
 80094b0:	3301      	adds	r3, #1
 80094b2:	9308      	str	r3, [sp, #32]
 80094b4:	e775      	b.n	80093a2 <_dtoa_r+0xa0a>
 80094b6:	f000 fc5f 	bl	8009d78 <__multadd>
 80094ba:	4631      	mov	r1, r6
 80094bc:	4680      	mov	r8, r0
 80094be:	2300      	movs	r3, #0
 80094c0:	220a      	movs	r2, #10
 80094c2:	4628      	mov	r0, r5
 80094c4:	f000 fc58 	bl	8009d78 <__multadd>
 80094c8:	4606      	mov	r6, r0
 80094ca:	e7f0      	b.n	80094ae <_dtoa_r+0xb16>
 80094cc:	f1b9 0f00 	cmp.w	r9, #0
 80094d0:	bfcc      	ite	gt
 80094d2:	464f      	movgt	r7, r9
 80094d4:	2701      	movle	r7, #1
 80094d6:	f04f 0800 	mov.w	r8, #0
 80094da:	9a03      	ldr	r2, [sp, #12]
 80094dc:	4417      	add	r7, r2
 80094de:	4659      	mov	r1, fp
 80094e0:	2201      	movs	r2, #1
 80094e2:	4628      	mov	r0, r5
 80094e4:	9308      	str	r3, [sp, #32]
 80094e6:	f000 fe3d 	bl	800a164 <__lshift>
 80094ea:	4621      	mov	r1, r4
 80094ec:	4683      	mov	fp, r0
 80094ee:	f000 fea9 	bl	800a244 <__mcmp>
 80094f2:	2800      	cmp	r0, #0
 80094f4:	dcb2      	bgt.n	800945c <_dtoa_r+0xac4>
 80094f6:	d102      	bne.n	80094fe <_dtoa_r+0xb66>
 80094f8:	9b08      	ldr	r3, [sp, #32]
 80094fa:	07db      	lsls	r3, r3, #31
 80094fc:	d4ae      	bmi.n	800945c <_dtoa_r+0xac4>
 80094fe:	463b      	mov	r3, r7
 8009500:	461f      	mov	r7, r3
 8009502:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009506:	2a30      	cmp	r2, #48	; 0x30
 8009508:	d0fa      	beq.n	8009500 <_dtoa_r+0xb68>
 800950a:	e6f9      	b.n	8009300 <_dtoa_r+0x968>
 800950c:	9a03      	ldr	r2, [sp, #12]
 800950e:	429a      	cmp	r2, r3
 8009510:	d1a5      	bne.n	800945e <_dtoa_r+0xac6>
 8009512:	2331      	movs	r3, #49	; 0x31
 8009514:	f10a 0a01 	add.w	sl, sl, #1
 8009518:	e779      	b.n	800940e <_dtoa_r+0xa76>
 800951a:	4b14      	ldr	r3, [pc, #80]	; (800956c <_dtoa_r+0xbd4>)
 800951c:	f7ff baa8 	b.w	8008a70 <_dtoa_r+0xd8>
 8009520:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009522:	2b00      	cmp	r3, #0
 8009524:	f47f aa81 	bne.w	8008a2a <_dtoa_r+0x92>
 8009528:	4b11      	ldr	r3, [pc, #68]	; (8009570 <_dtoa_r+0xbd8>)
 800952a:	f7ff baa1 	b.w	8008a70 <_dtoa_r+0xd8>
 800952e:	f1b9 0f00 	cmp.w	r9, #0
 8009532:	dc03      	bgt.n	800953c <_dtoa_r+0xba4>
 8009534:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009536:	2b02      	cmp	r3, #2
 8009538:	f73f aecb 	bgt.w	80092d2 <_dtoa_r+0x93a>
 800953c:	9f03      	ldr	r7, [sp, #12]
 800953e:	4621      	mov	r1, r4
 8009540:	4658      	mov	r0, fp
 8009542:	f7ff f99d 	bl	8008880 <quorem>
 8009546:	9a03      	ldr	r2, [sp, #12]
 8009548:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800954c:	f807 3b01 	strb.w	r3, [r7], #1
 8009550:	1aba      	subs	r2, r7, r2
 8009552:	4591      	cmp	r9, r2
 8009554:	ddba      	ble.n	80094cc <_dtoa_r+0xb34>
 8009556:	4659      	mov	r1, fp
 8009558:	2300      	movs	r3, #0
 800955a:	220a      	movs	r2, #10
 800955c:	4628      	mov	r0, r5
 800955e:	f000 fc0b 	bl	8009d78 <__multadd>
 8009562:	4683      	mov	fp, r0
 8009564:	e7eb      	b.n	800953e <_dtoa_r+0xba6>
 8009566:	bf00      	nop
 8009568:	0800b930 	.word	0x0800b930
 800956c:	0800b730 	.word	0x0800b730
 8009570:	0800b8b1 	.word	0x0800b8b1

08009574 <rshift>:
 8009574:	6903      	ldr	r3, [r0, #16]
 8009576:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800957a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800957e:	f100 0414 	add.w	r4, r0, #20
 8009582:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009586:	dd46      	ble.n	8009616 <rshift+0xa2>
 8009588:	f011 011f 	ands.w	r1, r1, #31
 800958c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009590:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009594:	d10c      	bne.n	80095b0 <rshift+0x3c>
 8009596:	4629      	mov	r1, r5
 8009598:	f100 0710 	add.w	r7, r0, #16
 800959c:	42b1      	cmp	r1, r6
 800959e:	d335      	bcc.n	800960c <rshift+0x98>
 80095a0:	1a9b      	subs	r3, r3, r2
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	1eea      	subs	r2, r5, #3
 80095a6:	4296      	cmp	r6, r2
 80095a8:	bf38      	it	cc
 80095aa:	2300      	movcc	r3, #0
 80095ac:	4423      	add	r3, r4
 80095ae:	e015      	b.n	80095dc <rshift+0x68>
 80095b0:	46a1      	mov	r9, r4
 80095b2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80095b6:	f1c1 0820 	rsb	r8, r1, #32
 80095ba:	40cf      	lsrs	r7, r1
 80095bc:	f105 0e04 	add.w	lr, r5, #4
 80095c0:	4576      	cmp	r6, lr
 80095c2:	46f4      	mov	ip, lr
 80095c4:	d816      	bhi.n	80095f4 <rshift+0x80>
 80095c6:	1a9a      	subs	r2, r3, r2
 80095c8:	0092      	lsls	r2, r2, #2
 80095ca:	3a04      	subs	r2, #4
 80095cc:	3501      	adds	r5, #1
 80095ce:	42ae      	cmp	r6, r5
 80095d0:	bf38      	it	cc
 80095d2:	2200      	movcc	r2, #0
 80095d4:	18a3      	adds	r3, r4, r2
 80095d6:	50a7      	str	r7, [r4, r2]
 80095d8:	b107      	cbz	r7, 80095dc <rshift+0x68>
 80095da:	3304      	adds	r3, #4
 80095dc:	42a3      	cmp	r3, r4
 80095de:	eba3 0204 	sub.w	r2, r3, r4
 80095e2:	bf08      	it	eq
 80095e4:	2300      	moveq	r3, #0
 80095e6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80095ea:	6102      	str	r2, [r0, #16]
 80095ec:	bf08      	it	eq
 80095ee:	6143      	streq	r3, [r0, #20]
 80095f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095f4:	f8dc c000 	ldr.w	ip, [ip]
 80095f8:	fa0c fc08 	lsl.w	ip, ip, r8
 80095fc:	ea4c 0707 	orr.w	r7, ip, r7
 8009600:	f849 7b04 	str.w	r7, [r9], #4
 8009604:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009608:	40cf      	lsrs	r7, r1
 800960a:	e7d9      	b.n	80095c0 <rshift+0x4c>
 800960c:	f851 cb04 	ldr.w	ip, [r1], #4
 8009610:	f847 cf04 	str.w	ip, [r7, #4]!
 8009614:	e7c2      	b.n	800959c <rshift+0x28>
 8009616:	4623      	mov	r3, r4
 8009618:	e7e0      	b.n	80095dc <rshift+0x68>

0800961a <__hexdig_fun>:
 800961a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800961e:	2b09      	cmp	r3, #9
 8009620:	d802      	bhi.n	8009628 <__hexdig_fun+0xe>
 8009622:	3820      	subs	r0, #32
 8009624:	b2c0      	uxtb	r0, r0
 8009626:	4770      	bx	lr
 8009628:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800962c:	2b05      	cmp	r3, #5
 800962e:	d801      	bhi.n	8009634 <__hexdig_fun+0x1a>
 8009630:	3847      	subs	r0, #71	; 0x47
 8009632:	e7f7      	b.n	8009624 <__hexdig_fun+0xa>
 8009634:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009638:	2b05      	cmp	r3, #5
 800963a:	d801      	bhi.n	8009640 <__hexdig_fun+0x26>
 800963c:	3827      	subs	r0, #39	; 0x27
 800963e:	e7f1      	b.n	8009624 <__hexdig_fun+0xa>
 8009640:	2000      	movs	r0, #0
 8009642:	4770      	bx	lr

08009644 <__gethex>:
 8009644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009648:	b08b      	sub	sp, #44	; 0x2c
 800964a:	9305      	str	r3, [sp, #20]
 800964c:	4bb2      	ldr	r3, [pc, #712]	; (8009918 <__gethex+0x2d4>)
 800964e:	9002      	str	r0, [sp, #8]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	468b      	mov	fp, r1
 8009654:	4618      	mov	r0, r3
 8009656:	4690      	mov	r8, r2
 8009658:	9303      	str	r3, [sp, #12]
 800965a:	f7f6 fd79 	bl	8000150 <strlen>
 800965e:	4682      	mov	sl, r0
 8009660:	9b03      	ldr	r3, [sp, #12]
 8009662:	f8db 2000 	ldr.w	r2, [fp]
 8009666:	4403      	add	r3, r0
 8009668:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800966c:	9306      	str	r3, [sp, #24]
 800966e:	1c93      	adds	r3, r2, #2
 8009670:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009674:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009678:	32fe      	adds	r2, #254	; 0xfe
 800967a:	18d1      	adds	r1, r2, r3
 800967c:	461f      	mov	r7, r3
 800967e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009682:	9101      	str	r1, [sp, #4]
 8009684:	2830      	cmp	r0, #48	; 0x30
 8009686:	d0f8      	beq.n	800967a <__gethex+0x36>
 8009688:	f7ff ffc7 	bl	800961a <__hexdig_fun>
 800968c:	4604      	mov	r4, r0
 800968e:	2800      	cmp	r0, #0
 8009690:	d13a      	bne.n	8009708 <__gethex+0xc4>
 8009692:	4652      	mov	r2, sl
 8009694:	4638      	mov	r0, r7
 8009696:	9903      	ldr	r1, [sp, #12]
 8009698:	f001 fa26 	bl	800aae8 <strncmp>
 800969c:	4605      	mov	r5, r0
 800969e:	2800      	cmp	r0, #0
 80096a0:	d166      	bne.n	8009770 <__gethex+0x12c>
 80096a2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80096a6:	eb07 060a 	add.w	r6, r7, sl
 80096aa:	f7ff ffb6 	bl	800961a <__hexdig_fun>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	d060      	beq.n	8009774 <__gethex+0x130>
 80096b2:	4633      	mov	r3, r6
 80096b4:	7818      	ldrb	r0, [r3, #0]
 80096b6:	461f      	mov	r7, r3
 80096b8:	2830      	cmp	r0, #48	; 0x30
 80096ba:	f103 0301 	add.w	r3, r3, #1
 80096be:	d0f9      	beq.n	80096b4 <__gethex+0x70>
 80096c0:	f7ff ffab 	bl	800961a <__hexdig_fun>
 80096c4:	2301      	movs	r3, #1
 80096c6:	fab0 f480 	clz	r4, r0
 80096ca:	4635      	mov	r5, r6
 80096cc:	0964      	lsrs	r4, r4, #5
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	463a      	mov	r2, r7
 80096d2:	4616      	mov	r6, r2
 80096d4:	7830      	ldrb	r0, [r6, #0]
 80096d6:	3201      	adds	r2, #1
 80096d8:	f7ff ff9f 	bl	800961a <__hexdig_fun>
 80096dc:	2800      	cmp	r0, #0
 80096de:	d1f8      	bne.n	80096d2 <__gethex+0x8e>
 80096e0:	4652      	mov	r2, sl
 80096e2:	4630      	mov	r0, r6
 80096e4:	9903      	ldr	r1, [sp, #12]
 80096e6:	f001 f9ff 	bl	800aae8 <strncmp>
 80096ea:	b980      	cbnz	r0, 800970e <__gethex+0xca>
 80096ec:	b94d      	cbnz	r5, 8009702 <__gethex+0xbe>
 80096ee:	eb06 050a 	add.w	r5, r6, sl
 80096f2:	462a      	mov	r2, r5
 80096f4:	4616      	mov	r6, r2
 80096f6:	7830      	ldrb	r0, [r6, #0]
 80096f8:	3201      	adds	r2, #1
 80096fa:	f7ff ff8e 	bl	800961a <__hexdig_fun>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d1f8      	bne.n	80096f4 <__gethex+0xb0>
 8009702:	1bad      	subs	r5, r5, r6
 8009704:	00ad      	lsls	r5, r5, #2
 8009706:	e004      	b.n	8009712 <__gethex+0xce>
 8009708:	2400      	movs	r4, #0
 800970a:	4625      	mov	r5, r4
 800970c:	e7e0      	b.n	80096d0 <__gethex+0x8c>
 800970e:	2d00      	cmp	r5, #0
 8009710:	d1f7      	bne.n	8009702 <__gethex+0xbe>
 8009712:	7833      	ldrb	r3, [r6, #0]
 8009714:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009718:	2b50      	cmp	r3, #80	; 0x50
 800971a:	d139      	bne.n	8009790 <__gethex+0x14c>
 800971c:	7873      	ldrb	r3, [r6, #1]
 800971e:	2b2b      	cmp	r3, #43	; 0x2b
 8009720:	d02a      	beq.n	8009778 <__gethex+0x134>
 8009722:	2b2d      	cmp	r3, #45	; 0x2d
 8009724:	d02c      	beq.n	8009780 <__gethex+0x13c>
 8009726:	f04f 0900 	mov.w	r9, #0
 800972a:	1c71      	adds	r1, r6, #1
 800972c:	7808      	ldrb	r0, [r1, #0]
 800972e:	f7ff ff74 	bl	800961a <__hexdig_fun>
 8009732:	1e43      	subs	r3, r0, #1
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b18      	cmp	r3, #24
 8009738:	d82a      	bhi.n	8009790 <__gethex+0x14c>
 800973a:	f1a0 0210 	sub.w	r2, r0, #16
 800973e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009742:	f7ff ff6a 	bl	800961a <__hexdig_fun>
 8009746:	1e43      	subs	r3, r0, #1
 8009748:	b2db      	uxtb	r3, r3
 800974a:	2b18      	cmp	r3, #24
 800974c:	d91b      	bls.n	8009786 <__gethex+0x142>
 800974e:	f1b9 0f00 	cmp.w	r9, #0
 8009752:	d000      	beq.n	8009756 <__gethex+0x112>
 8009754:	4252      	negs	r2, r2
 8009756:	4415      	add	r5, r2
 8009758:	f8cb 1000 	str.w	r1, [fp]
 800975c:	b1d4      	cbz	r4, 8009794 <__gethex+0x150>
 800975e:	9b01      	ldr	r3, [sp, #4]
 8009760:	2b00      	cmp	r3, #0
 8009762:	bf14      	ite	ne
 8009764:	2700      	movne	r7, #0
 8009766:	2706      	moveq	r7, #6
 8009768:	4638      	mov	r0, r7
 800976a:	b00b      	add	sp, #44	; 0x2c
 800976c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009770:	463e      	mov	r6, r7
 8009772:	4625      	mov	r5, r4
 8009774:	2401      	movs	r4, #1
 8009776:	e7cc      	b.n	8009712 <__gethex+0xce>
 8009778:	f04f 0900 	mov.w	r9, #0
 800977c:	1cb1      	adds	r1, r6, #2
 800977e:	e7d5      	b.n	800972c <__gethex+0xe8>
 8009780:	f04f 0901 	mov.w	r9, #1
 8009784:	e7fa      	b.n	800977c <__gethex+0x138>
 8009786:	230a      	movs	r3, #10
 8009788:	fb03 0202 	mla	r2, r3, r2, r0
 800978c:	3a10      	subs	r2, #16
 800978e:	e7d6      	b.n	800973e <__gethex+0xfa>
 8009790:	4631      	mov	r1, r6
 8009792:	e7e1      	b.n	8009758 <__gethex+0x114>
 8009794:	4621      	mov	r1, r4
 8009796:	1bf3      	subs	r3, r6, r7
 8009798:	3b01      	subs	r3, #1
 800979a:	2b07      	cmp	r3, #7
 800979c:	dc0a      	bgt.n	80097b4 <__gethex+0x170>
 800979e:	9802      	ldr	r0, [sp, #8]
 80097a0:	f000 fa88 	bl	8009cb4 <_Balloc>
 80097a4:	4604      	mov	r4, r0
 80097a6:	b940      	cbnz	r0, 80097ba <__gethex+0x176>
 80097a8:	4602      	mov	r2, r0
 80097aa:	21de      	movs	r1, #222	; 0xde
 80097ac:	4b5b      	ldr	r3, [pc, #364]	; (800991c <__gethex+0x2d8>)
 80097ae:	485c      	ldr	r0, [pc, #368]	; (8009920 <__gethex+0x2dc>)
 80097b0:	f001 f9bc 	bl	800ab2c <__assert_func>
 80097b4:	3101      	adds	r1, #1
 80097b6:	105b      	asrs	r3, r3, #1
 80097b8:	e7ef      	b.n	800979a <__gethex+0x156>
 80097ba:	f04f 0b00 	mov.w	fp, #0
 80097be:	f100 0914 	add.w	r9, r0, #20
 80097c2:	f1ca 0301 	rsb	r3, sl, #1
 80097c6:	f8cd 9010 	str.w	r9, [sp, #16]
 80097ca:	f8cd b004 	str.w	fp, [sp, #4]
 80097ce:	9308      	str	r3, [sp, #32]
 80097d0:	42b7      	cmp	r7, r6
 80097d2:	d33f      	bcc.n	8009854 <__gethex+0x210>
 80097d4:	9f04      	ldr	r7, [sp, #16]
 80097d6:	9b01      	ldr	r3, [sp, #4]
 80097d8:	f847 3b04 	str.w	r3, [r7], #4
 80097dc:	eba7 0709 	sub.w	r7, r7, r9
 80097e0:	10bf      	asrs	r7, r7, #2
 80097e2:	6127      	str	r7, [r4, #16]
 80097e4:	4618      	mov	r0, r3
 80097e6:	f000 fb57 	bl	8009e98 <__hi0bits>
 80097ea:	017f      	lsls	r7, r7, #5
 80097ec:	f8d8 6000 	ldr.w	r6, [r8]
 80097f0:	1a3f      	subs	r7, r7, r0
 80097f2:	42b7      	cmp	r7, r6
 80097f4:	dd62      	ble.n	80098bc <__gethex+0x278>
 80097f6:	1bbf      	subs	r7, r7, r6
 80097f8:	4639      	mov	r1, r7
 80097fa:	4620      	mov	r0, r4
 80097fc:	f000 fef1 	bl	800a5e2 <__any_on>
 8009800:	4682      	mov	sl, r0
 8009802:	b1a8      	cbz	r0, 8009830 <__gethex+0x1ec>
 8009804:	f04f 0a01 	mov.w	sl, #1
 8009808:	1e7b      	subs	r3, r7, #1
 800980a:	1159      	asrs	r1, r3, #5
 800980c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009810:	f003 021f 	and.w	r2, r3, #31
 8009814:	fa0a f202 	lsl.w	r2, sl, r2
 8009818:	420a      	tst	r2, r1
 800981a:	d009      	beq.n	8009830 <__gethex+0x1ec>
 800981c:	4553      	cmp	r3, sl
 800981e:	dd05      	ble.n	800982c <__gethex+0x1e8>
 8009820:	4620      	mov	r0, r4
 8009822:	1eb9      	subs	r1, r7, #2
 8009824:	f000 fedd 	bl	800a5e2 <__any_on>
 8009828:	2800      	cmp	r0, #0
 800982a:	d144      	bne.n	80098b6 <__gethex+0x272>
 800982c:	f04f 0a02 	mov.w	sl, #2
 8009830:	4639      	mov	r1, r7
 8009832:	4620      	mov	r0, r4
 8009834:	f7ff fe9e 	bl	8009574 <rshift>
 8009838:	443d      	add	r5, r7
 800983a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800983e:	42ab      	cmp	r3, r5
 8009840:	da4a      	bge.n	80098d8 <__gethex+0x294>
 8009842:	4621      	mov	r1, r4
 8009844:	9802      	ldr	r0, [sp, #8]
 8009846:	f000 fa75 	bl	8009d34 <_Bfree>
 800984a:	2300      	movs	r3, #0
 800984c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800984e:	27a3      	movs	r7, #163	; 0xa3
 8009850:	6013      	str	r3, [r2, #0]
 8009852:	e789      	b.n	8009768 <__gethex+0x124>
 8009854:	1e73      	subs	r3, r6, #1
 8009856:	9a06      	ldr	r2, [sp, #24]
 8009858:	9307      	str	r3, [sp, #28]
 800985a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800985e:	4293      	cmp	r3, r2
 8009860:	d019      	beq.n	8009896 <__gethex+0x252>
 8009862:	f1bb 0f20 	cmp.w	fp, #32
 8009866:	d107      	bne.n	8009878 <__gethex+0x234>
 8009868:	9b04      	ldr	r3, [sp, #16]
 800986a:	9a01      	ldr	r2, [sp, #4]
 800986c:	f843 2b04 	str.w	r2, [r3], #4
 8009870:	9304      	str	r3, [sp, #16]
 8009872:	2300      	movs	r3, #0
 8009874:	469b      	mov	fp, r3
 8009876:	9301      	str	r3, [sp, #4]
 8009878:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800987c:	f7ff fecd 	bl	800961a <__hexdig_fun>
 8009880:	9b01      	ldr	r3, [sp, #4]
 8009882:	f000 000f 	and.w	r0, r0, #15
 8009886:	fa00 f00b 	lsl.w	r0, r0, fp
 800988a:	4303      	orrs	r3, r0
 800988c:	9301      	str	r3, [sp, #4]
 800988e:	f10b 0b04 	add.w	fp, fp, #4
 8009892:	9b07      	ldr	r3, [sp, #28]
 8009894:	e00d      	b.n	80098b2 <__gethex+0x26e>
 8009896:	9a08      	ldr	r2, [sp, #32]
 8009898:	1e73      	subs	r3, r6, #1
 800989a:	4413      	add	r3, r2
 800989c:	42bb      	cmp	r3, r7
 800989e:	d3e0      	bcc.n	8009862 <__gethex+0x21e>
 80098a0:	4618      	mov	r0, r3
 80098a2:	4652      	mov	r2, sl
 80098a4:	9903      	ldr	r1, [sp, #12]
 80098a6:	9309      	str	r3, [sp, #36]	; 0x24
 80098a8:	f001 f91e 	bl	800aae8 <strncmp>
 80098ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d1d7      	bne.n	8009862 <__gethex+0x21e>
 80098b2:	461e      	mov	r6, r3
 80098b4:	e78c      	b.n	80097d0 <__gethex+0x18c>
 80098b6:	f04f 0a03 	mov.w	sl, #3
 80098ba:	e7b9      	b.n	8009830 <__gethex+0x1ec>
 80098bc:	da09      	bge.n	80098d2 <__gethex+0x28e>
 80098be:	1bf7      	subs	r7, r6, r7
 80098c0:	4621      	mov	r1, r4
 80098c2:	463a      	mov	r2, r7
 80098c4:	9802      	ldr	r0, [sp, #8]
 80098c6:	f000 fc4d 	bl	800a164 <__lshift>
 80098ca:	4604      	mov	r4, r0
 80098cc:	1bed      	subs	r5, r5, r7
 80098ce:	f100 0914 	add.w	r9, r0, #20
 80098d2:	f04f 0a00 	mov.w	sl, #0
 80098d6:	e7b0      	b.n	800983a <__gethex+0x1f6>
 80098d8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80098dc:	42a8      	cmp	r0, r5
 80098de:	dd72      	ble.n	80099c6 <__gethex+0x382>
 80098e0:	1b45      	subs	r5, r0, r5
 80098e2:	42ae      	cmp	r6, r5
 80098e4:	dc35      	bgt.n	8009952 <__gethex+0x30e>
 80098e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098ea:	2b02      	cmp	r3, #2
 80098ec:	d029      	beq.n	8009942 <__gethex+0x2fe>
 80098ee:	2b03      	cmp	r3, #3
 80098f0:	d02b      	beq.n	800994a <__gethex+0x306>
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	d11c      	bne.n	8009930 <__gethex+0x2ec>
 80098f6:	42ae      	cmp	r6, r5
 80098f8:	d11a      	bne.n	8009930 <__gethex+0x2ec>
 80098fa:	2e01      	cmp	r6, #1
 80098fc:	d112      	bne.n	8009924 <__gethex+0x2e0>
 80098fe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009902:	9a05      	ldr	r2, [sp, #20]
 8009904:	2762      	movs	r7, #98	; 0x62
 8009906:	6013      	str	r3, [r2, #0]
 8009908:	2301      	movs	r3, #1
 800990a:	6123      	str	r3, [r4, #16]
 800990c:	f8c9 3000 	str.w	r3, [r9]
 8009910:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009912:	601c      	str	r4, [r3, #0]
 8009914:	e728      	b.n	8009768 <__gethex+0x124>
 8009916:	bf00      	nop
 8009918:	0800b9a8 	.word	0x0800b9a8
 800991c:	0800b930 	.word	0x0800b930
 8009920:	0800b941 	.word	0x0800b941
 8009924:	4620      	mov	r0, r4
 8009926:	1e71      	subs	r1, r6, #1
 8009928:	f000 fe5b 	bl	800a5e2 <__any_on>
 800992c:	2800      	cmp	r0, #0
 800992e:	d1e6      	bne.n	80098fe <__gethex+0x2ba>
 8009930:	4621      	mov	r1, r4
 8009932:	9802      	ldr	r0, [sp, #8]
 8009934:	f000 f9fe 	bl	8009d34 <_Bfree>
 8009938:	2300      	movs	r3, #0
 800993a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800993c:	2750      	movs	r7, #80	; 0x50
 800993e:	6013      	str	r3, [r2, #0]
 8009940:	e712      	b.n	8009768 <__gethex+0x124>
 8009942:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009944:	2b00      	cmp	r3, #0
 8009946:	d1f3      	bne.n	8009930 <__gethex+0x2ec>
 8009948:	e7d9      	b.n	80098fe <__gethex+0x2ba>
 800994a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1d6      	bne.n	80098fe <__gethex+0x2ba>
 8009950:	e7ee      	b.n	8009930 <__gethex+0x2ec>
 8009952:	1e6f      	subs	r7, r5, #1
 8009954:	f1ba 0f00 	cmp.w	sl, #0
 8009958:	d132      	bne.n	80099c0 <__gethex+0x37c>
 800995a:	b127      	cbz	r7, 8009966 <__gethex+0x322>
 800995c:	4639      	mov	r1, r7
 800995e:	4620      	mov	r0, r4
 8009960:	f000 fe3f 	bl	800a5e2 <__any_on>
 8009964:	4682      	mov	sl, r0
 8009966:	2101      	movs	r1, #1
 8009968:	117b      	asrs	r3, r7, #5
 800996a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800996e:	f007 071f 	and.w	r7, r7, #31
 8009972:	fa01 f707 	lsl.w	r7, r1, r7
 8009976:	421f      	tst	r7, r3
 8009978:	f04f 0702 	mov.w	r7, #2
 800997c:	4629      	mov	r1, r5
 800997e:	4620      	mov	r0, r4
 8009980:	bf18      	it	ne
 8009982:	f04a 0a02 	orrne.w	sl, sl, #2
 8009986:	1b76      	subs	r6, r6, r5
 8009988:	f7ff fdf4 	bl	8009574 <rshift>
 800998c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009990:	f1ba 0f00 	cmp.w	sl, #0
 8009994:	d048      	beq.n	8009a28 <__gethex+0x3e4>
 8009996:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800999a:	2b02      	cmp	r3, #2
 800999c:	d015      	beq.n	80099ca <__gethex+0x386>
 800999e:	2b03      	cmp	r3, #3
 80099a0:	d017      	beq.n	80099d2 <__gethex+0x38e>
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d109      	bne.n	80099ba <__gethex+0x376>
 80099a6:	f01a 0f02 	tst.w	sl, #2
 80099aa:	d006      	beq.n	80099ba <__gethex+0x376>
 80099ac:	f8d9 0000 	ldr.w	r0, [r9]
 80099b0:	ea4a 0a00 	orr.w	sl, sl, r0
 80099b4:	f01a 0f01 	tst.w	sl, #1
 80099b8:	d10e      	bne.n	80099d8 <__gethex+0x394>
 80099ba:	f047 0710 	orr.w	r7, r7, #16
 80099be:	e033      	b.n	8009a28 <__gethex+0x3e4>
 80099c0:	f04f 0a01 	mov.w	sl, #1
 80099c4:	e7cf      	b.n	8009966 <__gethex+0x322>
 80099c6:	2701      	movs	r7, #1
 80099c8:	e7e2      	b.n	8009990 <__gethex+0x34c>
 80099ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099cc:	f1c3 0301 	rsb	r3, r3, #1
 80099d0:	9315      	str	r3, [sp, #84]	; 0x54
 80099d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d0f0      	beq.n	80099ba <__gethex+0x376>
 80099d8:	f04f 0c00 	mov.w	ip, #0
 80099dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80099e0:	f104 0314 	add.w	r3, r4, #20
 80099e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80099e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80099ec:	4618      	mov	r0, r3
 80099ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80099f2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80099f6:	d01c      	beq.n	8009a32 <__gethex+0x3ee>
 80099f8:	3201      	adds	r2, #1
 80099fa:	6002      	str	r2, [r0, #0]
 80099fc:	2f02      	cmp	r7, #2
 80099fe:	f104 0314 	add.w	r3, r4, #20
 8009a02:	d13d      	bne.n	8009a80 <__gethex+0x43c>
 8009a04:	f8d8 2000 	ldr.w	r2, [r8]
 8009a08:	3a01      	subs	r2, #1
 8009a0a:	42b2      	cmp	r2, r6
 8009a0c:	d10a      	bne.n	8009a24 <__gethex+0x3e0>
 8009a0e:	2201      	movs	r2, #1
 8009a10:	1171      	asrs	r1, r6, #5
 8009a12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009a16:	f006 061f 	and.w	r6, r6, #31
 8009a1a:	fa02 f606 	lsl.w	r6, r2, r6
 8009a1e:	421e      	tst	r6, r3
 8009a20:	bf18      	it	ne
 8009a22:	4617      	movne	r7, r2
 8009a24:	f047 0720 	orr.w	r7, r7, #32
 8009a28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a2a:	601c      	str	r4, [r3, #0]
 8009a2c:	9b05      	ldr	r3, [sp, #20]
 8009a2e:	601d      	str	r5, [r3, #0]
 8009a30:	e69a      	b.n	8009768 <__gethex+0x124>
 8009a32:	4299      	cmp	r1, r3
 8009a34:	f843 cc04 	str.w	ip, [r3, #-4]
 8009a38:	d8d8      	bhi.n	80099ec <__gethex+0x3a8>
 8009a3a:	68a3      	ldr	r3, [r4, #8]
 8009a3c:	459b      	cmp	fp, r3
 8009a3e:	db17      	blt.n	8009a70 <__gethex+0x42c>
 8009a40:	6861      	ldr	r1, [r4, #4]
 8009a42:	9802      	ldr	r0, [sp, #8]
 8009a44:	3101      	adds	r1, #1
 8009a46:	f000 f935 	bl	8009cb4 <_Balloc>
 8009a4a:	4681      	mov	r9, r0
 8009a4c:	b918      	cbnz	r0, 8009a56 <__gethex+0x412>
 8009a4e:	4602      	mov	r2, r0
 8009a50:	2184      	movs	r1, #132	; 0x84
 8009a52:	4b19      	ldr	r3, [pc, #100]	; (8009ab8 <__gethex+0x474>)
 8009a54:	e6ab      	b.n	80097ae <__gethex+0x16a>
 8009a56:	6922      	ldr	r2, [r4, #16]
 8009a58:	f104 010c 	add.w	r1, r4, #12
 8009a5c:	3202      	adds	r2, #2
 8009a5e:	0092      	lsls	r2, r2, #2
 8009a60:	300c      	adds	r0, #12
 8009a62:	f000 f919 	bl	8009c98 <memcpy>
 8009a66:	4621      	mov	r1, r4
 8009a68:	9802      	ldr	r0, [sp, #8]
 8009a6a:	f000 f963 	bl	8009d34 <_Bfree>
 8009a6e:	464c      	mov	r4, r9
 8009a70:	6923      	ldr	r3, [r4, #16]
 8009a72:	1c5a      	adds	r2, r3, #1
 8009a74:	6122      	str	r2, [r4, #16]
 8009a76:	2201      	movs	r2, #1
 8009a78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009a7c:	615a      	str	r2, [r3, #20]
 8009a7e:	e7bd      	b.n	80099fc <__gethex+0x3b8>
 8009a80:	6922      	ldr	r2, [r4, #16]
 8009a82:	455a      	cmp	r2, fp
 8009a84:	dd0b      	ble.n	8009a9e <__gethex+0x45a>
 8009a86:	2101      	movs	r1, #1
 8009a88:	4620      	mov	r0, r4
 8009a8a:	f7ff fd73 	bl	8009574 <rshift>
 8009a8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a92:	3501      	adds	r5, #1
 8009a94:	42ab      	cmp	r3, r5
 8009a96:	f6ff aed4 	blt.w	8009842 <__gethex+0x1fe>
 8009a9a:	2701      	movs	r7, #1
 8009a9c:	e7c2      	b.n	8009a24 <__gethex+0x3e0>
 8009a9e:	f016 061f 	ands.w	r6, r6, #31
 8009aa2:	d0fa      	beq.n	8009a9a <__gethex+0x456>
 8009aa4:	4453      	add	r3, sl
 8009aa6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009aaa:	f000 f9f5 	bl	8009e98 <__hi0bits>
 8009aae:	f1c6 0620 	rsb	r6, r6, #32
 8009ab2:	42b0      	cmp	r0, r6
 8009ab4:	dbe7      	blt.n	8009a86 <__gethex+0x442>
 8009ab6:	e7f0      	b.n	8009a9a <__gethex+0x456>
 8009ab8:	0800b930 	.word	0x0800b930

08009abc <L_shift>:
 8009abc:	f1c2 0208 	rsb	r2, r2, #8
 8009ac0:	0092      	lsls	r2, r2, #2
 8009ac2:	b570      	push	{r4, r5, r6, lr}
 8009ac4:	f1c2 0620 	rsb	r6, r2, #32
 8009ac8:	6843      	ldr	r3, [r0, #4]
 8009aca:	6804      	ldr	r4, [r0, #0]
 8009acc:	fa03 f506 	lsl.w	r5, r3, r6
 8009ad0:	432c      	orrs	r4, r5
 8009ad2:	40d3      	lsrs	r3, r2
 8009ad4:	6004      	str	r4, [r0, #0]
 8009ad6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009ada:	4288      	cmp	r0, r1
 8009adc:	d3f4      	bcc.n	8009ac8 <L_shift+0xc>
 8009ade:	bd70      	pop	{r4, r5, r6, pc}

08009ae0 <__match>:
 8009ae0:	b530      	push	{r4, r5, lr}
 8009ae2:	6803      	ldr	r3, [r0, #0]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aea:	b914      	cbnz	r4, 8009af2 <__match+0x12>
 8009aec:	6003      	str	r3, [r0, #0]
 8009aee:	2001      	movs	r0, #1
 8009af0:	bd30      	pop	{r4, r5, pc}
 8009af2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009af6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009afa:	2d19      	cmp	r5, #25
 8009afc:	bf98      	it	ls
 8009afe:	3220      	addls	r2, #32
 8009b00:	42a2      	cmp	r2, r4
 8009b02:	d0f0      	beq.n	8009ae6 <__match+0x6>
 8009b04:	2000      	movs	r0, #0
 8009b06:	e7f3      	b.n	8009af0 <__match+0x10>

08009b08 <__hexnan>:
 8009b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b0c:	2500      	movs	r5, #0
 8009b0e:	680b      	ldr	r3, [r1, #0]
 8009b10:	4682      	mov	sl, r0
 8009b12:	115e      	asrs	r6, r3, #5
 8009b14:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009b18:	f013 031f 	ands.w	r3, r3, #31
 8009b1c:	bf18      	it	ne
 8009b1e:	3604      	addne	r6, #4
 8009b20:	1f37      	subs	r7, r6, #4
 8009b22:	46b9      	mov	r9, r7
 8009b24:	463c      	mov	r4, r7
 8009b26:	46ab      	mov	fp, r5
 8009b28:	b087      	sub	sp, #28
 8009b2a:	4690      	mov	r8, r2
 8009b2c:	6802      	ldr	r2, [r0, #0]
 8009b2e:	9301      	str	r3, [sp, #4]
 8009b30:	f846 5c04 	str.w	r5, [r6, #-4]
 8009b34:	9502      	str	r5, [sp, #8]
 8009b36:	7851      	ldrb	r1, [r2, #1]
 8009b38:	1c53      	adds	r3, r2, #1
 8009b3a:	9303      	str	r3, [sp, #12]
 8009b3c:	b341      	cbz	r1, 8009b90 <__hexnan+0x88>
 8009b3e:	4608      	mov	r0, r1
 8009b40:	9205      	str	r2, [sp, #20]
 8009b42:	9104      	str	r1, [sp, #16]
 8009b44:	f7ff fd69 	bl	800961a <__hexdig_fun>
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	d14f      	bne.n	8009bec <__hexnan+0xe4>
 8009b4c:	9904      	ldr	r1, [sp, #16]
 8009b4e:	9a05      	ldr	r2, [sp, #20]
 8009b50:	2920      	cmp	r1, #32
 8009b52:	d818      	bhi.n	8009b86 <__hexnan+0x7e>
 8009b54:	9b02      	ldr	r3, [sp, #8]
 8009b56:	459b      	cmp	fp, r3
 8009b58:	dd13      	ble.n	8009b82 <__hexnan+0x7a>
 8009b5a:	454c      	cmp	r4, r9
 8009b5c:	d206      	bcs.n	8009b6c <__hexnan+0x64>
 8009b5e:	2d07      	cmp	r5, #7
 8009b60:	dc04      	bgt.n	8009b6c <__hexnan+0x64>
 8009b62:	462a      	mov	r2, r5
 8009b64:	4649      	mov	r1, r9
 8009b66:	4620      	mov	r0, r4
 8009b68:	f7ff ffa8 	bl	8009abc <L_shift>
 8009b6c:	4544      	cmp	r4, r8
 8009b6e:	d950      	bls.n	8009c12 <__hexnan+0x10a>
 8009b70:	2300      	movs	r3, #0
 8009b72:	f1a4 0904 	sub.w	r9, r4, #4
 8009b76:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b7a:	461d      	mov	r5, r3
 8009b7c:	464c      	mov	r4, r9
 8009b7e:	f8cd b008 	str.w	fp, [sp, #8]
 8009b82:	9a03      	ldr	r2, [sp, #12]
 8009b84:	e7d7      	b.n	8009b36 <__hexnan+0x2e>
 8009b86:	2929      	cmp	r1, #41	; 0x29
 8009b88:	d156      	bne.n	8009c38 <__hexnan+0x130>
 8009b8a:	3202      	adds	r2, #2
 8009b8c:	f8ca 2000 	str.w	r2, [sl]
 8009b90:	f1bb 0f00 	cmp.w	fp, #0
 8009b94:	d050      	beq.n	8009c38 <__hexnan+0x130>
 8009b96:	454c      	cmp	r4, r9
 8009b98:	d206      	bcs.n	8009ba8 <__hexnan+0xa0>
 8009b9a:	2d07      	cmp	r5, #7
 8009b9c:	dc04      	bgt.n	8009ba8 <__hexnan+0xa0>
 8009b9e:	462a      	mov	r2, r5
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f7ff ff8a 	bl	8009abc <L_shift>
 8009ba8:	4544      	cmp	r4, r8
 8009baa:	d934      	bls.n	8009c16 <__hexnan+0x10e>
 8009bac:	4623      	mov	r3, r4
 8009bae:	f1a8 0204 	sub.w	r2, r8, #4
 8009bb2:	f853 1b04 	ldr.w	r1, [r3], #4
 8009bb6:	429f      	cmp	r7, r3
 8009bb8:	f842 1f04 	str.w	r1, [r2, #4]!
 8009bbc:	d2f9      	bcs.n	8009bb2 <__hexnan+0xaa>
 8009bbe:	1b3b      	subs	r3, r7, r4
 8009bc0:	f023 0303 	bic.w	r3, r3, #3
 8009bc4:	3304      	adds	r3, #4
 8009bc6:	3401      	adds	r4, #1
 8009bc8:	3e03      	subs	r6, #3
 8009bca:	42b4      	cmp	r4, r6
 8009bcc:	bf88      	it	hi
 8009bce:	2304      	movhi	r3, #4
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	4443      	add	r3, r8
 8009bd4:	f843 2b04 	str.w	r2, [r3], #4
 8009bd8:	429f      	cmp	r7, r3
 8009bda:	d2fb      	bcs.n	8009bd4 <__hexnan+0xcc>
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	b91b      	cbnz	r3, 8009be8 <__hexnan+0xe0>
 8009be0:	4547      	cmp	r7, r8
 8009be2:	d127      	bne.n	8009c34 <__hexnan+0x12c>
 8009be4:	2301      	movs	r3, #1
 8009be6:	603b      	str	r3, [r7, #0]
 8009be8:	2005      	movs	r0, #5
 8009bea:	e026      	b.n	8009c3a <__hexnan+0x132>
 8009bec:	3501      	adds	r5, #1
 8009bee:	2d08      	cmp	r5, #8
 8009bf0:	f10b 0b01 	add.w	fp, fp, #1
 8009bf4:	dd06      	ble.n	8009c04 <__hexnan+0xfc>
 8009bf6:	4544      	cmp	r4, r8
 8009bf8:	d9c3      	bls.n	8009b82 <__hexnan+0x7a>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	2501      	movs	r5, #1
 8009bfe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c02:	3c04      	subs	r4, #4
 8009c04:	6822      	ldr	r2, [r4, #0]
 8009c06:	f000 000f 	and.w	r0, r0, #15
 8009c0a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009c0e:	6022      	str	r2, [r4, #0]
 8009c10:	e7b7      	b.n	8009b82 <__hexnan+0x7a>
 8009c12:	2508      	movs	r5, #8
 8009c14:	e7b5      	b.n	8009b82 <__hexnan+0x7a>
 8009c16:	9b01      	ldr	r3, [sp, #4]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d0df      	beq.n	8009bdc <__hexnan+0xd4>
 8009c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c20:	f1c3 0320 	rsb	r3, r3, #32
 8009c24:	fa22 f303 	lsr.w	r3, r2, r3
 8009c28:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009c2c:	401a      	ands	r2, r3
 8009c2e:	f846 2c04 	str.w	r2, [r6, #-4]
 8009c32:	e7d3      	b.n	8009bdc <__hexnan+0xd4>
 8009c34:	3f04      	subs	r7, #4
 8009c36:	e7d1      	b.n	8009bdc <__hexnan+0xd4>
 8009c38:	2004      	movs	r0, #4
 8009c3a:	b007      	add	sp, #28
 8009c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c40 <_localeconv_r>:
 8009c40:	4800      	ldr	r0, [pc, #0]	; (8009c44 <_localeconv_r+0x4>)
 8009c42:	4770      	bx	lr
 8009c44:	2000016c 	.word	0x2000016c

08009c48 <malloc>:
 8009c48:	4b02      	ldr	r3, [pc, #8]	; (8009c54 <malloc+0xc>)
 8009c4a:	4601      	mov	r1, r0
 8009c4c:	6818      	ldr	r0, [r3, #0]
 8009c4e:	f000 bd65 	b.w	800a71c <_malloc_r>
 8009c52:	bf00      	nop
 8009c54:	20000014 	.word	0x20000014

08009c58 <__ascii_mbtowc>:
 8009c58:	b082      	sub	sp, #8
 8009c5a:	b901      	cbnz	r1, 8009c5e <__ascii_mbtowc+0x6>
 8009c5c:	a901      	add	r1, sp, #4
 8009c5e:	b142      	cbz	r2, 8009c72 <__ascii_mbtowc+0x1a>
 8009c60:	b14b      	cbz	r3, 8009c76 <__ascii_mbtowc+0x1e>
 8009c62:	7813      	ldrb	r3, [r2, #0]
 8009c64:	600b      	str	r3, [r1, #0]
 8009c66:	7812      	ldrb	r2, [r2, #0]
 8009c68:	1e10      	subs	r0, r2, #0
 8009c6a:	bf18      	it	ne
 8009c6c:	2001      	movne	r0, #1
 8009c6e:	b002      	add	sp, #8
 8009c70:	4770      	bx	lr
 8009c72:	4610      	mov	r0, r2
 8009c74:	e7fb      	b.n	8009c6e <__ascii_mbtowc+0x16>
 8009c76:	f06f 0001 	mvn.w	r0, #1
 8009c7a:	e7f8      	b.n	8009c6e <__ascii_mbtowc+0x16>

08009c7c <memchr>:
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	b510      	push	{r4, lr}
 8009c80:	b2c9      	uxtb	r1, r1
 8009c82:	4402      	add	r2, r0
 8009c84:	4293      	cmp	r3, r2
 8009c86:	4618      	mov	r0, r3
 8009c88:	d101      	bne.n	8009c8e <memchr+0x12>
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	e003      	b.n	8009c96 <memchr+0x1a>
 8009c8e:	7804      	ldrb	r4, [r0, #0]
 8009c90:	3301      	adds	r3, #1
 8009c92:	428c      	cmp	r4, r1
 8009c94:	d1f6      	bne.n	8009c84 <memchr+0x8>
 8009c96:	bd10      	pop	{r4, pc}

08009c98 <memcpy>:
 8009c98:	440a      	add	r2, r1
 8009c9a:	4291      	cmp	r1, r2
 8009c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ca0:	d100      	bne.n	8009ca4 <memcpy+0xc>
 8009ca2:	4770      	bx	lr
 8009ca4:	b510      	push	{r4, lr}
 8009ca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009caa:	4291      	cmp	r1, r2
 8009cac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009cb0:	d1f9      	bne.n	8009ca6 <memcpy+0xe>
 8009cb2:	bd10      	pop	{r4, pc}

08009cb4 <_Balloc>:
 8009cb4:	b570      	push	{r4, r5, r6, lr}
 8009cb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cb8:	4604      	mov	r4, r0
 8009cba:	460d      	mov	r5, r1
 8009cbc:	b976      	cbnz	r6, 8009cdc <_Balloc+0x28>
 8009cbe:	2010      	movs	r0, #16
 8009cc0:	f7ff ffc2 	bl	8009c48 <malloc>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	6260      	str	r0, [r4, #36]	; 0x24
 8009cc8:	b920      	cbnz	r0, 8009cd4 <_Balloc+0x20>
 8009cca:	2166      	movs	r1, #102	; 0x66
 8009ccc:	4b17      	ldr	r3, [pc, #92]	; (8009d2c <_Balloc+0x78>)
 8009cce:	4818      	ldr	r0, [pc, #96]	; (8009d30 <_Balloc+0x7c>)
 8009cd0:	f000 ff2c 	bl	800ab2c <__assert_func>
 8009cd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cd8:	6006      	str	r6, [r0, #0]
 8009cda:	60c6      	str	r6, [r0, #12]
 8009cdc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009cde:	68f3      	ldr	r3, [r6, #12]
 8009ce0:	b183      	cbz	r3, 8009d04 <_Balloc+0x50>
 8009ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ce4:	68db      	ldr	r3, [r3, #12]
 8009ce6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009cea:	b9b8      	cbnz	r0, 8009d1c <_Balloc+0x68>
 8009cec:	2101      	movs	r1, #1
 8009cee:	fa01 f605 	lsl.w	r6, r1, r5
 8009cf2:	1d72      	adds	r2, r6, #5
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	0092      	lsls	r2, r2, #2
 8009cf8:	f000 fc94 	bl	800a624 <_calloc_r>
 8009cfc:	b160      	cbz	r0, 8009d18 <_Balloc+0x64>
 8009cfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009d02:	e00e      	b.n	8009d22 <_Balloc+0x6e>
 8009d04:	2221      	movs	r2, #33	; 0x21
 8009d06:	2104      	movs	r1, #4
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f000 fc8b 	bl	800a624 <_calloc_r>
 8009d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d10:	60f0      	str	r0, [r6, #12]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d1e4      	bne.n	8009ce2 <_Balloc+0x2e>
 8009d18:	2000      	movs	r0, #0
 8009d1a:	bd70      	pop	{r4, r5, r6, pc}
 8009d1c:	6802      	ldr	r2, [r0, #0]
 8009d1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d22:	2300      	movs	r3, #0
 8009d24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009d28:	e7f7      	b.n	8009d1a <_Balloc+0x66>
 8009d2a:	bf00      	nop
 8009d2c:	0800b8be 	.word	0x0800b8be
 8009d30:	0800b9bc 	.word	0x0800b9bc

08009d34 <_Bfree>:
 8009d34:	b570      	push	{r4, r5, r6, lr}
 8009d36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d38:	4605      	mov	r5, r0
 8009d3a:	460c      	mov	r4, r1
 8009d3c:	b976      	cbnz	r6, 8009d5c <_Bfree+0x28>
 8009d3e:	2010      	movs	r0, #16
 8009d40:	f7ff ff82 	bl	8009c48 <malloc>
 8009d44:	4602      	mov	r2, r0
 8009d46:	6268      	str	r0, [r5, #36]	; 0x24
 8009d48:	b920      	cbnz	r0, 8009d54 <_Bfree+0x20>
 8009d4a:	218a      	movs	r1, #138	; 0x8a
 8009d4c:	4b08      	ldr	r3, [pc, #32]	; (8009d70 <_Bfree+0x3c>)
 8009d4e:	4809      	ldr	r0, [pc, #36]	; (8009d74 <_Bfree+0x40>)
 8009d50:	f000 feec 	bl	800ab2c <__assert_func>
 8009d54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d58:	6006      	str	r6, [r0, #0]
 8009d5a:	60c6      	str	r6, [r0, #12]
 8009d5c:	b13c      	cbz	r4, 8009d6e <_Bfree+0x3a>
 8009d5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009d60:	6862      	ldr	r2, [r4, #4]
 8009d62:	68db      	ldr	r3, [r3, #12]
 8009d64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d68:	6021      	str	r1, [r4, #0]
 8009d6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d6e:	bd70      	pop	{r4, r5, r6, pc}
 8009d70:	0800b8be 	.word	0x0800b8be
 8009d74:	0800b9bc 	.word	0x0800b9bc

08009d78 <__multadd>:
 8009d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d7c:	4607      	mov	r7, r0
 8009d7e:	460c      	mov	r4, r1
 8009d80:	461e      	mov	r6, r3
 8009d82:	2000      	movs	r0, #0
 8009d84:	690d      	ldr	r5, [r1, #16]
 8009d86:	f101 0c14 	add.w	ip, r1, #20
 8009d8a:	f8dc 3000 	ldr.w	r3, [ip]
 8009d8e:	3001      	adds	r0, #1
 8009d90:	b299      	uxth	r1, r3
 8009d92:	fb02 6101 	mla	r1, r2, r1, r6
 8009d96:	0c1e      	lsrs	r6, r3, #16
 8009d98:	0c0b      	lsrs	r3, r1, #16
 8009d9a:	fb02 3306 	mla	r3, r2, r6, r3
 8009d9e:	b289      	uxth	r1, r1
 8009da0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009da4:	4285      	cmp	r5, r0
 8009da6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009daa:	f84c 1b04 	str.w	r1, [ip], #4
 8009dae:	dcec      	bgt.n	8009d8a <__multadd+0x12>
 8009db0:	b30e      	cbz	r6, 8009df6 <__multadd+0x7e>
 8009db2:	68a3      	ldr	r3, [r4, #8]
 8009db4:	42ab      	cmp	r3, r5
 8009db6:	dc19      	bgt.n	8009dec <__multadd+0x74>
 8009db8:	6861      	ldr	r1, [r4, #4]
 8009dba:	4638      	mov	r0, r7
 8009dbc:	3101      	adds	r1, #1
 8009dbe:	f7ff ff79 	bl	8009cb4 <_Balloc>
 8009dc2:	4680      	mov	r8, r0
 8009dc4:	b928      	cbnz	r0, 8009dd2 <__multadd+0x5a>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	21b5      	movs	r1, #181	; 0xb5
 8009dca:	4b0c      	ldr	r3, [pc, #48]	; (8009dfc <__multadd+0x84>)
 8009dcc:	480c      	ldr	r0, [pc, #48]	; (8009e00 <__multadd+0x88>)
 8009dce:	f000 fead 	bl	800ab2c <__assert_func>
 8009dd2:	6922      	ldr	r2, [r4, #16]
 8009dd4:	f104 010c 	add.w	r1, r4, #12
 8009dd8:	3202      	adds	r2, #2
 8009dda:	0092      	lsls	r2, r2, #2
 8009ddc:	300c      	adds	r0, #12
 8009dde:	f7ff ff5b 	bl	8009c98 <memcpy>
 8009de2:	4621      	mov	r1, r4
 8009de4:	4638      	mov	r0, r7
 8009de6:	f7ff ffa5 	bl	8009d34 <_Bfree>
 8009dea:	4644      	mov	r4, r8
 8009dec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009df0:	3501      	adds	r5, #1
 8009df2:	615e      	str	r6, [r3, #20]
 8009df4:	6125      	str	r5, [r4, #16]
 8009df6:	4620      	mov	r0, r4
 8009df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dfc:	0800b930 	.word	0x0800b930
 8009e00:	0800b9bc 	.word	0x0800b9bc

08009e04 <__s2b>:
 8009e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e08:	4615      	mov	r5, r2
 8009e0a:	2209      	movs	r2, #9
 8009e0c:	461f      	mov	r7, r3
 8009e0e:	3308      	adds	r3, #8
 8009e10:	460c      	mov	r4, r1
 8009e12:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e16:	4606      	mov	r6, r0
 8009e18:	2201      	movs	r2, #1
 8009e1a:	2100      	movs	r1, #0
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	db09      	blt.n	8009e34 <__s2b+0x30>
 8009e20:	4630      	mov	r0, r6
 8009e22:	f7ff ff47 	bl	8009cb4 <_Balloc>
 8009e26:	b940      	cbnz	r0, 8009e3a <__s2b+0x36>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	21ce      	movs	r1, #206	; 0xce
 8009e2c:	4b18      	ldr	r3, [pc, #96]	; (8009e90 <__s2b+0x8c>)
 8009e2e:	4819      	ldr	r0, [pc, #100]	; (8009e94 <__s2b+0x90>)
 8009e30:	f000 fe7c 	bl	800ab2c <__assert_func>
 8009e34:	0052      	lsls	r2, r2, #1
 8009e36:	3101      	adds	r1, #1
 8009e38:	e7f0      	b.n	8009e1c <__s2b+0x18>
 8009e3a:	9b08      	ldr	r3, [sp, #32]
 8009e3c:	2d09      	cmp	r5, #9
 8009e3e:	6143      	str	r3, [r0, #20]
 8009e40:	f04f 0301 	mov.w	r3, #1
 8009e44:	6103      	str	r3, [r0, #16]
 8009e46:	dd16      	ble.n	8009e76 <__s2b+0x72>
 8009e48:	f104 0909 	add.w	r9, r4, #9
 8009e4c:	46c8      	mov	r8, r9
 8009e4e:	442c      	add	r4, r5
 8009e50:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009e54:	4601      	mov	r1, r0
 8009e56:	220a      	movs	r2, #10
 8009e58:	4630      	mov	r0, r6
 8009e5a:	3b30      	subs	r3, #48	; 0x30
 8009e5c:	f7ff ff8c 	bl	8009d78 <__multadd>
 8009e60:	45a0      	cmp	r8, r4
 8009e62:	d1f5      	bne.n	8009e50 <__s2b+0x4c>
 8009e64:	f1a5 0408 	sub.w	r4, r5, #8
 8009e68:	444c      	add	r4, r9
 8009e6a:	1b2d      	subs	r5, r5, r4
 8009e6c:	1963      	adds	r3, r4, r5
 8009e6e:	42bb      	cmp	r3, r7
 8009e70:	db04      	blt.n	8009e7c <__s2b+0x78>
 8009e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e76:	2509      	movs	r5, #9
 8009e78:	340a      	adds	r4, #10
 8009e7a:	e7f6      	b.n	8009e6a <__s2b+0x66>
 8009e7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e80:	4601      	mov	r1, r0
 8009e82:	220a      	movs	r2, #10
 8009e84:	4630      	mov	r0, r6
 8009e86:	3b30      	subs	r3, #48	; 0x30
 8009e88:	f7ff ff76 	bl	8009d78 <__multadd>
 8009e8c:	e7ee      	b.n	8009e6c <__s2b+0x68>
 8009e8e:	bf00      	nop
 8009e90:	0800b930 	.word	0x0800b930
 8009e94:	0800b9bc 	.word	0x0800b9bc

08009e98 <__hi0bits>:
 8009e98:	0c02      	lsrs	r2, r0, #16
 8009e9a:	0412      	lsls	r2, r2, #16
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	b9ca      	cbnz	r2, 8009ed4 <__hi0bits+0x3c>
 8009ea0:	0403      	lsls	r3, r0, #16
 8009ea2:	2010      	movs	r0, #16
 8009ea4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009ea8:	bf04      	itt	eq
 8009eaa:	021b      	lsleq	r3, r3, #8
 8009eac:	3008      	addeq	r0, #8
 8009eae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009eb2:	bf04      	itt	eq
 8009eb4:	011b      	lsleq	r3, r3, #4
 8009eb6:	3004      	addeq	r0, #4
 8009eb8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009ebc:	bf04      	itt	eq
 8009ebe:	009b      	lsleq	r3, r3, #2
 8009ec0:	3002      	addeq	r0, #2
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	db05      	blt.n	8009ed2 <__hi0bits+0x3a>
 8009ec6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009eca:	f100 0001 	add.w	r0, r0, #1
 8009ece:	bf08      	it	eq
 8009ed0:	2020      	moveq	r0, #32
 8009ed2:	4770      	bx	lr
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	e7e5      	b.n	8009ea4 <__hi0bits+0xc>

08009ed8 <__lo0bits>:
 8009ed8:	6803      	ldr	r3, [r0, #0]
 8009eda:	4602      	mov	r2, r0
 8009edc:	f013 0007 	ands.w	r0, r3, #7
 8009ee0:	d00b      	beq.n	8009efa <__lo0bits+0x22>
 8009ee2:	07d9      	lsls	r1, r3, #31
 8009ee4:	d421      	bmi.n	8009f2a <__lo0bits+0x52>
 8009ee6:	0798      	lsls	r0, r3, #30
 8009ee8:	bf49      	itett	mi
 8009eea:	085b      	lsrmi	r3, r3, #1
 8009eec:	089b      	lsrpl	r3, r3, #2
 8009eee:	2001      	movmi	r0, #1
 8009ef0:	6013      	strmi	r3, [r2, #0]
 8009ef2:	bf5c      	itt	pl
 8009ef4:	2002      	movpl	r0, #2
 8009ef6:	6013      	strpl	r3, [r2, #0]
 8009ef8:	4770      	bx	lr
 8009efa:	b299      	uxth	r1, r3
 8009efc:	b909      	cbnz	r1, 8009f02 <__lo0bits+0x2a>
 8009efe:	2010      	movs	r0, #16
 8009f00:	0c1b      	lsrs	r3, r3, #16
 8009f02:	b2d9      	uxtb	r1, r3
 8009f04:	b909      	cbnz	r1, 8009f0a <__lo0bits+0x32>
 8009f06:	3008      	adds	r0, #8
 8009f08:	0a1b      	lsrs	r3, r3, #8
 8009f0a:	0719      	lsls	r1, r3, #28
 8009f0c:	bf04      	itt	eq
 8009f0e:	091b      	lsreq	r3, r3, #4
 8009f10:	3004      	addeq	r0, #4
 8009f12:	0799      	lsls	r1, r3, #30
 8009f14:	bf04      	itt	eq
 8009f16:	089b      	lsreq	r3, r3, #2
 8009f18:	3002      	addeq	r0, #2
 8009f1a:	07d9      	lsls	r1, r3, #31
 8009f1c:	d403      	bmi.n	8009f26 <__lo0bits+0x4e>
 8009f1e:	085b      	lsrs	r3, r3, #1
 8009f20:	f100 0001 	add.w	r0, r0, #1
 8009f24:	d003      	beq.n	8009f2e <__lo0bits+0x56>
 8009f26:	6013      	str	r3, [r2, #0]
 8009f28:	4770      	bx	lr
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	4770      	bx	lr
 8009f2e:	2020      	movs	r0, #32
 8009f30:	4770      	bx	lr
	...

08009f34 <__i2b>:
 8009f34:	b510      	push	{r4, lr}
 8009f36:	460c      	mov	r4, r1
 8009f38:	2101      	movs	r1, #1
 8009f3a:	f7ff febb 	bl	8009cb4 <_Balloc>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	b928      	cbnz	r0, 8009f4e <__i2b+0x1a>
 8009f42:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009f46:	4b04      	ldr	r3, [pc, #16]	; (8009f58 <__i2b+0x24>)
 8009f48:	4804      	ldr	r0, [pc, #16]	; (8009f5c <__i2b+0x28>)
 8009f4a:	f000 fdef 	bl	800ab2c <__assert_func>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	6144      	str	r4, [r0, #20]
 8009f52:	6103      	str	r3, [r0, #16]
 8009f54:	bd10      	pop	{r4, pc}
 8009f56:	bf00      	nop
 8009f58:	0800b930 	.word	0x0800b930
 8009f5c:	0800b9bc 	.word	0x0800b9bc

08009f60 <__multiply>:
 8009f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f64:	4691      	mov	r9, r2
 8009f66:	690a      	ldr	r2, [r1, #16]
 8009f68:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f6c:	460c      	mov	r4, r1
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	bfbe      	ittt	lt
 8009f72:	460b      	movlt	r3, r1
 8009f74:	464c      	movlt	r4, r9
 8009f76:	4699      	movlt	r9, r3
 8009f78:	6927      	ldr	r7, [r4, #16]
 8009f7a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009f7e:	68a3      	ldr	r3, [r4, #8]
 8009f80:	6861      	ldr	r1, [r4, #4]
 8009f82:	eb07 060a 	add.w	r6, r7, sl
 8009f86:	42b3      	cmp	r3, r6
 8009f88:	b085      	sub	sp, #20
 8009f8a:	bfb8      	it	lt
 8009f8c:	3101      	addlt	r1, #1
 8009f8e:	f7ff fe91 	bl	8009cb4 <_Balloc>
 8009f92:	b930      	cbnz	r0, 8009fa2 <__multiply+0x42>
 8009f94:	4602      	mov	r2, r0
 8009f96:	f240 115d 	movw	r1, #349	; 0x15d
 8009f9a:	4b43      	ldr	r3, [pc, #268]	; (800a0a8 <__multiply+0x148>)
 8009f9c:	4843      	ldr	r0, [pc, #268]	; (800a0ac <__multiply+0x14c>)
 8009f9e:	f000 fdc5 	bl	800ab2c <__assert_func>
 8009fa2:	f100 0514 	add.w	r5, r0, #20
 8009fa6:	462b      	mov	r3, r5
 8009fa8:	2200      	movs	r2, #0
 8009faa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009fae:	4543      	cmp	r3, r8
 8009fb0:	d321      	bcc.n	8009ff6 <__multiply+0x96>
 8009fb2:	f104 0314 	add.w	r3, r4, #20
 8009fb6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009fba:	f109 0314 	add.w	r3, r9, #20
 8009fbe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009fc2:	9202      	str	r2, [sp, #8]
 8009fc4:	1b3a      	subs	r2, r7, r4
 8009fc6:	3a15      	subs	r2, #21
 8009fc8:	f022 0203 	bic.w	r2, r2, #3
 8009fcc:	3204      	adds	r2, #4
 8009fce:	f104 0115 	add.w	r1, r4, #21
 8009fd2:	428f      	cmp	r7, r1
 8009fd4:	bf38      	it	cc
 8009fd6:	2204      	movcc	r2, #4
 8009fd8:	9201      	str	r2, [sp, #4]
 8009fda:	9a02      	ldr	r2, [sp, #8]
 8009fdc:	9303      	str	r3, [sp, #12]
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d80c      	bhi.n	8009ffc <__multiply+0x9c>
 8009fe2:	2e00      	cmp	r6, #0
 8009fe4:	dd03      	ble.n	8009fee <__multiply+0x8e>
 8009fe6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d059      	beq.n	800a0a2 <__multiply+0x142>
 8009fee:	6106      	str	r6, [r0, #16]
 8009ff0:	b005      	add	sp, #20
 8009ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff6:	f843 2b04 	str.w	r2, [r3], #4
 8009ffa:	e7d8      	b.n	8009fae <__multiply+0x4e>
 8009ffc:	f8b3 a000 	ldrh.w	sl, [r3]
 800a000:	f1ba 0f00 	cmp.w	sl, #0
 800a004:	d023      	beq.n	800a04e <__multiply+0xee>
 800a006:	46a9      	mov	r9, r5
 800a008:	f04f 0c00 	mov.w	ip, #0
 800a00c:	f104 0e14 	add.w	lr, r4, #20
 800a010:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a014:	f8d9 1000 	ldr.w	r1, [r9]
 800a018:	fa1f fb82 	uxth.w	fp, r2
 800a01c:	b289      	uxth	r1, r1
 800a01e:	fb0a 110b 	mla	r1, sl, fp, r1
 800a022:	4461      	add	r1, ip
 800a024:	f8d9 c000 	ldr.w	ip, [r9]
 800a028:	0c12      	lsrs	r2, r2, #16
 800a02a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a02e:	fb0a c202 	mla	r2, sl, r2, ip
 800a032:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a036:	b289      	uxth	r1, r1
 800a038:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a03c:	4577      	cmp	r7, lr
 800a03e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a042:	f849 1b04 	str.w	r1, [r9], #4
 800a046:	d8e3      	bhi.n	800a010 <__multiply+0xb0>
 800a048:	9a01      	ldr	r2, [sp, #4]
 800a04a:	f845 c002 	str.w	ip, [r5, r2]
 800a04e:	9a03      	ldr	r2, [sp, #12]
 800a050:	3304      	adds	r3, #4
 800a052:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a056:	f1b9 0f00 	cmp.w	r9, #0
 800a05a:	d020      	beq.n	800a09e <__multiply+0x13e>
 800a05c:	46ae      	mov	lr, r5
 800a05e:	f04f 0a00 	mov.w	sl, #0
 800a062:	6829      	ldr	r1, [r5, #0]
 800a064:	f104 0c14 	add.w	ip, r4, #20
 800a068:	f8bc b000 	ldrh.w	fp, [ip]
 800a06c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a070:	b289      	uxth	r1, r1
 800a072:	fb09 220b 	mla	r2, r9, fp, r2
 800a076:	4492      	add	sl, r2
 800a078:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a07c:	f84e 1b04 	str.w	r1, [lr], #4
 800a080:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a084:	f8be 1000 	ldrh.w	r1, [lr]
 800a088:	0c12      	lsrs	r2, r2, #16
 800a08a:	fb09 1102 	mla	r1, r9, r2, r1
 800a08e:	4567      	cmp	r7, ip
 800a090:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a094:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a098:	d8e6      	bhi.n	800a068 <__multiply+0x108>
 800a09a:	9a01      	ldr	r2, [sp, #4]
 800a09c:	50a9      	str	r1, [r5, r2]
 800a09e:	3504      	adds	r5, #4
 800a0a0:	e79b      	b.n	8009fda <__multiply+0x7a>
 800a0a2:	3e01      	subs	r6, #1
 800a0a4:	e79d      	b.n	8009fe2 <__multiply+0x82>
 800a0a6:	bf00      	nop
 800a0a8:	0800b930 	.word	0x0800b930
 800a0ac:	0800b9bc 	.word	0x0800b9bc

0800a0b0 <__pow5mult>:
 800a0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0b4:	4615      	mov	r5, r2
 800a0b6:	f012 0203 	ands.w	r2, r2, #3
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	460f      	mov	r7, r1
 800a0be:	d007      	beq.n	800a0d0 <__pow5mult+0x20>
 800a0c0:	4c25      	ldr	r4, [pc, #148]	; (800a158 <__pow5mult+0xa8>)
 800a0c2:	3a01      	subs	r2, #1
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a0ca:	f7ff fe55 	bl	8009d78 <__multadd>
 800a0ce:	4607      	mov	r7, r0
 800a0d0:	10ad      	asrs	r5, r5, #2
 800a0d2:	d03d      	beq.n	800a150 <__pow5mult+0xa0>
 800a0d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a0d6:	b97c      	cbnz	r4, 800a0f8 <__pow5mult+0x48>
 800a0d8:	2010      	movs	r0, #16
 800a0da:	f7ff fdb5 	bl	8009c48 <malloc>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	6270      	str	r0, [r6, #36]	; 0x24
 800a0e2:	b928      	cbnz	r0, 800a0f0 <__pow5mult+0x40>
 800a0e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a0e8:	4b1c      	ldr	r3, [pc, #112]	; (800a15c <__pow5mult+0xac>)
 800a0ea:	481d      	ldr	r0, [pc, #116]	; (800a160 <__pow5mult+0xb0>)
 800a0ec:	f000 fd1e 	bl	800ab2c <__assert_func>
 800a0f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a0f4:	6004      	str	r4, [r0, #0]
 800a0f6:	60c4      	str	r4, [r0, #12]
 800a0f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a0fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a100:	b94c      	cbnz	r4, 800a116 <__pow5mult+0x66>
 800a102:	f240 2171 	movw	r1, #625	; 0x271
 800a106:	4630      	mov	r0, r6
 800a108:	f7ff ff14 	bl	8009f34 <__i2b>
 800a10c:	2300      	movs	r3, #0
 800a10e:	4604      	mov	r4, r0
 800a110:	f8c8 0008 	str.w	r0, [r8, #8]
 800a114:	6003      	str	r3, [r0, #0]
 800a116:	f04f 0900 	mov.w	r9, #0
 800a11a:	07eb      	lsls	r3, r5, #31
 800a11c:	d50a      	bpl.n	800a134 <__pow5mult+0x84>
 800a11e:	4639      	mov	r1, r7
 800a120:	4622      	mov	r2, r4
 800a122:	4630      	mov	r0, r6
 800a124:	f7ff ff1c 	bl	8009f60 <__multiply>
 800a128:	4680      	mov	r8, r0
 800a12a:	4639      	mov	r1, r7
 800a12c:	4630      	mov	r0, r6
 800a12e:	f7ff fe01 	bl	8009d34 <_Bfree>
 800a132:	4647      	mov	r7, r8
 800a134:	106d      	asrs	r5, r5, #1
 800a136:	d00b      	beq.n	800a150 <__pow5mult+0xa0>
 800a138:	6820      	ldr	r0, [r4, #0]
 800a13a:	b938      	cbnz	r0, 800a14c <__pow5mult+0x9c>
 800a13c:	4622      	mov	r2, r4
 800a13e:	4621      	mov	r1, r4
 800a140:	4630      	mov	r0, r6
 800a142:	f7ff ff0d 	bl	8009f60 <__multiply>
 800a146:	6020      	str	r0, [r4, #0]
 800a148:	f8c0 9000 	str.w	r9, [r0]
 800a14c:	4604      	mov	r4, r0
 800a14e:	e7e4      	b.n	800a11a <__pow5mult+0x6a>
 800a150:	4638      	mov	r0, r7
 800a152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a156:	bf00      	nop
 800a158:	0800bb08 	.word	0x0800bb08
 800a15c:	0800b8be 	.word	0x0800b8be
 800a160:	0800b9bc 	.word	0x0800b9bc

0800a164 <__lshift>:
 800a164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a168:	460c      	mov	r4, r1
 800a16a:	4607      	mov	r7, r0
 800a16c:	4691      	mov	r9, r2
 800a16e:	6923      	ldr	r3, [r4, #16]
 800a170:	6849      	ldr	r1, [r1, #4]
 800a172:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a176:	68a3      	ldr	r3, [r4, #8]
 800a178:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a17c:	f108 0601 	add.w	r6, r8, #1
 800a180:	42b3      	cmp	r3, r6
 800a182:	db0b      	blt.n	800a19c <__lshift+0x38>
 800a184:	4638      	mov	r0, r7
 800a186:	f7ff fd95 	bl	8009cb4 <_Balloc>
 800a18a:	4605      	mov	r5, r0
 800a18c:	b948      	cbnz	r0, 800a1a2 <__lshift+0x3e>
 800a18e:	4602      	mov	r2, r0
 800a190:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a194:	4b29      	ldr	r3, [pc, #164]	; (800a23c <__lshift+0xd8>)
 800a196:	482a      	ldr	r0, [pc, #168]	; (800a240 <__lshift+0xdc>)
 800a198:	f000 fcc8 	bl	800ab2c <__assert_func>
 800a19c:	3101      	adds	r1, #1
 800a19e:	005b      	lsls	r3, r3, #1
 800a1a0:	e7ee      	b.n	800a180 <__lshift+0x1c>
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	f100 0114 	add.w	r1, r0, #20
 800a1a8:	f100 0210 	add.w	r2, r0, #16
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	4553      	cmp	r3, sl
 800a1b0:	db37      	blt.n	800a222 <__lshift+0xbe>
 800a1b2:	6920      	ldr	r0, [r4, #16]
 800a1b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a1b8:	f104 0314 	add.w	r3, r4, #20
 800a1bc:	f019 091f 	ands.w	r9, r9, #31
 800a1c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a1c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a1c8:	d02f      	beq.n	800a22a <__lshift+0xc6>
 800a1ca:	468a      	mov	sl, r1
 800a1cc:	f04f 0c00 	mov.w	ip, #0
 800a1d0:	f1c9 0e20 	rsb	lr, r9, #32
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	fa02 f209 	lsl.w	r2, r2, r9
 800a1da:	ea42 020c 	orr.w	r2, r2, ip
 800a1de:	f84a 2b04 	str.w	r2, [sl], #4
 800a1e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1e6:	4298      	cmp	r0, r3
 800a1e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a1ec:	d8f2      	bhi.n	800a1d4 <__lshift+0x70>
 800a1ee:	1b03      	subs	r3, r0, r4
 800a1f0:	3b15      	subs	r3, #21
 800a1f2:	f023 0303 	bic.w	r3, r3, #3
 800a1f6:	3304      	adds	r3, #4
 800a1f8:	f104 0215 	add.w	r2, r4, #21
 800a1fc:	4290      	cmp	r0, r2
 800a1fe:	bf38      	it	cc
 800a200:	2304      	movcc	r3, #4
 800a202:	f841 c003 	str.w	ip, [r1, r3]
 800a206:	f1bc 0f00 	cmp.w	ip, #0
 800a20a:	d001      	beq.n	800a210 <__lshift+0xac>
 800a20c:	f108 0602 	add.w	r6, r8, #2
 800a210:	3e01      	subs	r6, #1
 800a212:	4638      	mov	r0, r7
 800a214:	4621      	mov	r1, r4
 800a216:	612e      	str	r6, [r5, #16]
 800a218:	f7ff fd8c 	bl	8009d34 <_Bfree>
 800a21c:	4628      	mov	r0, r5
 800a21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a222:	f842 0f04 	str.w	r0, [r2, #4]!
 800a226:	3301      	adds	r3, #1
 800a228:	e7c1      	b.n	800a1ae <__lshift+0x4a>
 800a22a:	3904      	subs	r1, #4
 800a22c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a230:	4298      	cmp	r0, r3
 800a232:	f841 2f04 	str.w	r2, [r1, #4]!
 800a236:	d8f9      	bhi.n	800a22c <__lshift+0xc8>
 800a238:	e7ea      	b.n	800a210 <__lshift+0xac>
 800a23a:	bf00      	nop
 800a23c:	0800b930 	.word	0x0800b930
 800a240:	0800b9bc 	.word	0x0800b9bc

0800a244 <__mcmp>:
 800a244:	4603      	mov	r3, r0
 800a246:	690a      	ldr	r2, [r1, #16]
 800a248:	6900      	ldr	r0, [r0, #16]
 800a24a:	b530      	push	{r4, r5, lr}
 800a24c:	1a80      	subs	r0, r0, r2
 800a24e:	d10d      	bne.n	800a26c <__mcmp+0x28>
 800a250:	3314      	adds	r3, #20
 800a252:	3114      	adds	r1, #20
 800a254:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a258:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a25c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a260:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a264:	4295      	cmp	r5, r2
 800a266:	d002      	beq.n	800a26e <__mcmp+0x2a>
 800a268:	d304      	bcc.n	800a274 <__mcmp+0x30>
 800a26a:	2001      	movs	r0, #1
 800a26c:	bd30      	pop	{r4, r5, pc}
 800a26e:	42a3      	cmp	r3, r4
 800a270:	d3f4      	bcc.n	800a25c <__mcmp+0x18>
 800a272:	e7fb      	b.n	800a26c <__mcmp+0x28>
 800a274:	f04f 30ff 	mov.w	r0, #4294967295
 800a278:	e7f8      	b.n	800a26c <__mcmp+0x28>
	...

0800a27c <__mdiff>:
 800a27c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a280:	460d      	mov	r5, r1
 800a282:	4607      	mov	r7, r0
 800a284:	4611      	mov	r1, r2
 800a286:	4628      	mov	r0, r5
 800a288:	4614      	mov	r4, r2
 800a28a:	f7ff ffdb 	bl	800a244 <__mcmp>
 800a28e:	1e06      	subs	r6, r0, #0
 800a290:	d111      	bne.n	800a2b6 <__mdiff+0x3a>
 800a292:	4631      	mov	r1, r6
 800a294:	4638      	mov	r0, r7
 800a296:	f7ff fd0d 	bl	8009cb4 <_Balloc>
 800a29a:	4602      	mov	r2, r0
 800a29c:	b928      	cbnz	r0, 800a2aa <__mdiff+0x2e>
 800a29e:	f240 2132 	movw	r1, #562	; 0x232
 800a2a2:	4b3a      	ldr	r3, [pc, #232]	; (800a38c <__mdiff+0x110>)
 800a2a4:	483a      	ldr	r0, [pc, #232]	; (800a390 <__mdiff+0x114>)
 800a2a6:	f000 fc41 	bl	800ab2c <__assert_func>
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a2b0:	4610      	mov	r0, r2
 800a2b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b6:	bfa4      	itt	ge
 800a2b8:	4623      	movge	r3, r4
 800a2ba:	462c      	movge	r4, r5
 800a2bc:	4638      	mov	r0, r7
 800a2be:	6861      	ldr	r1, [r4, #4]
 800a2c0:	bfa6      	itte	ge
 800a2c2:	461d      	movge	r5, r3
 800a2c4:	2600      	movge	r6, #0
 800a2c6:	2601      	movlt	r6, #1
 800a2c8:	f7ff fcf4 	bl	8009cb4 <_Balloc>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	b918      	cbnz	r0, 800a2d8 <__mdiff+0x5c>
 800a2d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a2d4:	4b2d      	ldr	r3, [pc, #180]	; (800a38c <__mdiff+0x110>)
 800a2d6:	e7e5      	b.n	800a2a4 <__mdiff+0x28>
 800a2d8:	f102 0814 	add.w	r8, r2, #20
 800a2dc:	46c2      	mov	sl, r8
 800a2de:	f04f 0c00 	mov.w	ip, #0
 800a2e2:	6927      	ldr	r7, [r4, #16]
 800a2e4:	60c6      	str	r6, [r0, #12]
 800a2e6:	692e      	ldr	r6, [r5, #16]
 800a2e8:	f104 0014 	add.w	r0, r4, #20
 800a2ec:	f105 0914 	add.w	r9, r5, #20
 800a2f0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a2f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a2f8:	3410      	adds	r4, #16
 800a2fa:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a2fe:	f859 3b04 	ldr.w	r3, [r9], #4
 800a302:	fa1f f18b 	uxth.w	r1, fp
 800a306:	448c      	add	ip, r1
 800a308:	b299      	uxth	r1, r3
 800a30a:	0c1b      	lsrs	r3, r3, #16
 800a30c:	ebac 0101 	sub.w	r1, ip, r1
 800a310:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a314:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a318:	b289      	uxth	r1, r1
 800a31a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a31e:	454e      	cmp	r6, r9
 800a320:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a324:	f84a 3b04 	str.w	r3, [sl], #4
 800a328:	d8e7      	bhi.n	800a2fa <__mdiff+0x7e>
 800a32a:	1b73      	subs	r3, r6, r5
 800a32c:	3b15      	subs	r3, #21
 800a32e:	f023 0303 	bic.w	r3, r3, #3
 800a332:	3515      	adds	r5, #21
 800a334:	3304      	adds	r3, #4
 800a336:	42ae      	cmp	r6, r5
 800a338:	bf38      	it	cc
 800a33a:	2304      	movcc	r3, #4
 800a33c:	4418      	add	r0, r3
 800a33e:	4443      	add	r3, r8
 800a340:	461e      	mov	r6, r3
 800a342:	4605      	mov	r5, r0
 800a344:	4575      	cmp	r5, lr
 800a346:	d30e      	bcc.n	800a366 <__mdiff+0xea>
 800a348:	f10e 0103 	add.w	r1, lr, #3
 800a34c:	1a09      	subs	r1, r1, r0
 800a34e:	f021 0103 	bic.w	r1, r1, #3
 800a352:	3803      	subs	r0, #3
 800a354:	4586      	cmp	lr, r0
 800a356:	bf38      	it	cc
 800a358:	2100      	movcc	r1, #0
 800a35a:	4419      	add	r1, r3
 800a35c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a360:	b18b      	cbz	r3, 800a386 <__mdiff+0x10a>
 800a362:	6117      	str	r7, [r2, #16]
 800a364:	e7a4      	b.n	800a2b0 <__mdiff+0x34>
 800a366:	f855 8b04 	ldr.w	r8, [r5], #4
 800a36a:	fa1f f188 	uxth.w	r1, r8
 800a36e:	4461      	add	r1, ip
 800a370:	140c      	asrs	r4, r1, #16
 800a372:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a376:	b289      	uxth	r1, r1
 800a378:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a37c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a380:	f846 1b04 	str.w	r1, [r6], #4
 800a384:	e7de      	b.n	800a344 <__mdiff+0xc8>
 800a386:	3f01      	subs	r7, #1
 800a388:	e7e8      	b.n	800a35c <__mdiff+0xe0>
 800a38a:	bf00      	nop
 800a38c:	0800b930 	.word	0x0800b930
 800a390:	0800b9bc 	.word	0x0800b9bc

0800a394 <__ulp>:
 800a394:	4b11      	ldr	r3, [pc, #68]	; (800a3dc <__ulp+0x48>)
 800a396:	400b      	ands	r3, r1
 800a398:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	dd02      	ble.n	800a3a6 <__ulp+0x12>
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	4770      	bx	lr
 800a3a6:	425b      	negs	r3, r3
 800a3a8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a3ac:	f04f 0000 	mov.w	r0, #0
 800a3b0:	f04f 0100 	mov.w	r1, #0
 800a3b4:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a3b8:	da04      	bge.n	800a3c4 <__ulp+0x30>
 800a3ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a3be:	fa43 f102 	asr.w	r1, r3, r2
 800a3c2:	4770      	bx	lr
 800a3c4:	f1a2 0314 	sub.w	r3, r2, #20
 800a3c8:	2b1e      	cmp	r3, #30
 800a3ca:	bfd6      	itet	le
 800a3cc:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a3d0:	2301      	movgt	r3, #1
 800a3d2:	fa22 f303 	lsrle.w	r3, r2, r3
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	4770      	bx	lr
 800a3da:	bf00      	nop
 800a3dc:	7ff00000 	.word	0x7ff00000

0800a3e0 <__b2d>:
 800a3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3e4:	6907      	ldr	r7, [r0, #16]
 800a3e6:	f100 0914 	add.w	r9, r0, #20
 800a3ea:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a3ee:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a3f2:	f1a7 0804 	sub.w	r8, r7, #4
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	f7ff fd4e 	bl	8009e98 <__hi0bits>
 800a3fc:	f1c0 0320 	rsb	r3, r0, #32
 800a400:	280a      	cmp	r0, #10
 800a402:	600b      	str	r3, [r1, #0]
 800a404:	491f      	ldr	r1, [pc, #124]	; (800a484 <__b2d+0xa4>)
 800a406:	dc17      	bgt.n	800a438 <__b2d+0x58>
 800a408:	45c1      	cmp	r9, r8
 800a40a:	bf28      	it	cs
 800a40c:	2200      	movcs	r2, #0
 800a40e:	f1c0 0c0b 	rsb	ip, r0, #11
 800a412:	fa26 f30c 	lsr.w	r3, r6, ip
 800a416:	bf38      	it	cc
 800a418:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a41c:	ea43 0501 	orr.w	r5, r3, r1
 800a420:	f100 0315 	add.w	r3, r0, #21
 800a424:	fa06 f303 	lsl.w	r3, r6, r3
 800a428:	fa22 f20c 	lsr.w	r2, r2, ip
 800a42c:	ea43 0402 	orr.w	r4, r3, r2
 800a430:	4620      	mov	r0, r4
 800a432:	4629      	mov	r1, r5
 800a434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a438:	45c1      	cmp	r9, r8
 800a43a:	bf2e      	itee	cs
 800a43c:	2200      	movcs	r2, #0
 800a43e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a442:	f1a7 0808 	subcc.w	r8, r7, #8
 800a446:	f1b0 030b 	subs.w	r3, r0, #11
 800a44a:	d016      	beq.n	800a47a <__b2d+0x9a>
 800a44c:	f1c3 0720 	rsb	r7, r3, #32
 800a450:	fa22 f107 	lsr.w	r1, r2, r7
 800a454:	45c8      	cmp	r8, r9
 800a456:	fa06 f603 	lsl.w	r6, r6, r3
 800a45a:	ea46 0601 	orr.w	r6, r6, r1
 800a45e:	bf94      	ite	ls
 800a460:	2100      	movls	r1, #0
 800a462:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800a466:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800a46a:	fa02 f003 	lsl.w	r0, r2, r3
 800a46e:	40f9      	lsrs	r1, r7
 800a470:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a474:	ea40 0401 	orr.w	r4, r0, r1
 800a478:	e7da      	b.n	800a430 <__b2d+0x50>
 800a47a:	4614      	mov	r4, r2
 800a47c:	ea46 0501 	orr.w	r5, r6, r1
 800a480:	e7d6      	b.n	800a430 <__b2d+0x50>
 800a482:	bf00      	nop
 800a484:	3ff00000 	.word	0x3ff00000

0800a488 <__d2b>:
 800a488:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a48c:	2101      	movs	r1, #1
 800a48e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a492:	4690      	mov	r8, r2
 800a494:	461d      	mov	r5, r3
 800a496:	f7ff fc0d 	bl	8009cb4 <_Balloc>
 800a49a:	4604      	mov	r4, r0
 800a49c:	b930      	cbnz	r0, 800a4ac <__d2b+0x24>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	f240 310a 	movw	r1, #778	; 0x30a
 800a4a4:	4b24      	ldr	r3, [pc, #144]	; (800a538 <__d2b+0xb0>)
 800a4a6:	4825      	ldr	r0, [pc, #148]	; (800a53c <__d2b+0xb4>)
 800a4a8:	f000 fb40 	bl	800ab2c <__assert_func>
 800a4ac:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a4b0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a4b4:	bb2d      	cbnz	r5, 800a502 <__d2b+0x7a>
 800a4b6:	9301      	str	r3, [sp, #4]
 800a4b8:	f1b8 0300 	subs.w	r3, r8, #0
 800a4bc:	d026      	beq.n	800a50c <__d2b+0x84>
 800a4be:	4668      	mov	r0, sp
 800a4c0:	9300      	str	r3, [sp, #0]
 800a4c2:	f7ff fd09 	bl	8009ed8 <__lo0bits>
 800a4c6:	9900      	ldr	r1, [sp, #0]
 800a4c8:	b1f0      	cbz	r0, 800a508 <__d2b+0x80>
 800a4ca:	9a01      	ldr	r2, [sp, #4]
 800a4cc:	f1c0 0320 	rsb	r3, r0, #32
 800a4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d4:	430b      	orrs	r3, r1
 800a4d6:	40c2      	lsrs	r2, r0
 800a4d8:	6163      	str	r3, [r4, #20]
 800a4da:	9201      	str	r2, [sp, #4]
 800a4dc:	9b01      	ldr	r3, [sp, #4]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	bf14      	ite	ne
 800a4e2:	2102      	movne	r1, #2
 800a4e4:	2101      	moveq	r1, #1
 800a4e6:	61a3      	str	r3, [r4, #24]
 800a4e8:	6121      	str	r1, [r4, #16]
 800a4ea:	b1c5      	cbz	r5, 800a51e <__d2b+0x96>
 800a4ec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a4f0:	4405      	add	r5, r0
 800a4f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a4f6:	603d      	str	r5, [r7, #0]
 800a4f8:	6030      	str	r0, [r6, #0]
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	b002      	add	sp, #8
 800a4fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a502:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a506:	e7d6      	b.n	800a4b6 <__d2b+0x2e>
 800a508:	6161      	str	r1, [r4, #20]
 800a50a:	e7e7      	b.n	800a4dc <__d2b+0x54>
 800a50c:	a801      	add	r0, sp, #4
 800a50e:	f7ff fce3 	bl	8009ed8 <__lo0bits>
 800a512:	2101      	movs	r1, #1
 800a514:	9b01      	ldr	r3, [sp, #4]
 800a516:	6121      	str	r1, [r4, #16]
 800a518:	6163      	str	r3, [r4, #20]
 800a51a:	3020      	adds	r0, #32
 800a51c:	e7e5      	b.n	800a4ea <__d2b+0x62>
 800a51e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a522:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a526:	6038      	str	r0, [r7, #0]
 800a528:	6918      	ldr	r0, [r3, #16]
 800a52a:	f7ff fcb5 	bl	8009e98 <__hi0bits>
 800a52e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a532:	6031      	str	r1, [r6, #0]
 800a534:	e7e1      	b.n	800a4fa <__d2b+0x72>
 800a536:	bf00      	nop
 800a538:	0800b930 	.word	0x0800b930
 800a53c:	0800b9bc 	.word	0x0800b9bc

0800a540 <__ratio>:
 800a540:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a544:	4688      	mov	r8, r1
 800a546:	4669      	mov	r1, sp
 800a548:	4681      	mov	r9, r0
 800a54a:	f7ff ff49 	bl	800a3e0 <__b2d>
 800a54e:	460f      	mov	r7, r1
 800a550:	4604      	mov	r4, r0
 800a552:	460d      	mov	r5, r1
 800a554:	4640      	mov	r0, r8
 800a556:	a901      	add	r1, sp, #4
 800a558:	f7ff ff42 	bl	800a3e0 <__b2d>
 800a55c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a560:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a564:	468b      	mov	fp, r1
 800a566:	eba3 0c02 	sub.w	ip, r3, r2
 800a56a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a56e:	1a9b      	subs	r3, r3, r2
 800a570:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a574:	2b00      	cmp	r3, #0
 800a576:	bfd5      	itete	le
 800a578:	460a      	movle	r2, r1
 800a57a:	462a      	movgt	r2, r5
 800a57c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a580:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a584:	bfd8      	it	le
 800a586:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a58a:	465b      	mov	r3, fp
 800a58c:	4602      	mov	r2, r0
 800a58e:	4639      	mov	r1, r7
 800a590:	4620      	mov	r0, r4
 800a592:	f7f6 f8cb 	bl	800072c <__aeabi_ddiv>
 800a596:	b003      	add	sp, #12
 800a598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a59c <__copybits>:
 800a59c:	3901      	subs	r1, #1
 800a59e:	b570      	push	{r4, r5, r6, lr}
 800a5a0:	1149      	asrs	r1, r1, #5
 800a5a2:	6914      	ldr	r4, [r2, #16]
 800a5a4:	3101      	adds	r1, #1
 800a5a6:	f102 0314 	add.w	r3, r2, #20
 800a5aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a5ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a5b2:	1f05      	subs	r5, r0, #4
 800a5b4:	42a3      	cmp	r3, r4
 800a5b6:	d30c      	bcc.n	800a5d2 <__copybits+0x36>
 800a5b8:	1aa3      	subs	r3, r4, r2
 800a5ba:	3b11      	subs	r3, #17
 800a5bc:	f023 0303 	bic.w	r3, r3, #3
 800a5c0:	3211      	adds	r2, #17
 800a5c2:	42a2      	cmp	r2, r4
 800a5c4:	bf88      	it	hi
 800a5c6:	2300      	movhi	r3, #0
 800a5c8:	4418      	add	r0, r3
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	4288      	cmp	r0, r1
 800a5ce:	d305      	bcc.n	800a5dc <__copybits+0x40>
 800a5d0:	bd70      	pop	{r4, r5, r6, pc}
 800a5d2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a5d6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a5da:	e7eb      	b.n	800a5b4 <__copybits+0x18>
 800a5dc:	f840 3b04 	str.w	r3, [r0], #4
 800a5e0:	e7f4      	b.n	800a5cc <__copybits+0x30>

0800a5e2 <__any_on>:
 800a5e2:	f100 0214 	add.w	r2, r0, #20
 800a5e6:	6900      	ldr	r0, [r0, #16]
 800a5e8:	114b      	asrs	r3, r1, #5
 800a5ea:	4298      	cmp	r0, r3
 800a5ec:	b510      	push	{r4, lr}
 800a5ee:	db11      	blt.n	800a614 <__any_on+0x32>
 800a5f0:	dd0a      	ble.n	800a608 <__any_on+0x26>
 800a5f2:	f011 011f 	ands.w	r1, r1, #31
 800a5f6:	d007      	beq.n	800a608 <__any_on+0x26>
 800a5f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a5fc:	fa24 f001 	lsr.w	r0, r4, r1
 800a600:	fa00 f101 	lsl.w	r1, r0, r1
 800a604:	428c      	cmp	r4, r1
 800a606:	d10b      	bne.n	800a620 <__any_on+0x3e>
 800a608:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d803      	bhi.n	800a618 <__any_on+0x36>
 800a610:	2000      	movs	r0, #0
 800a612:	bd10      	pop	{r4, pc}
 800a614:	4603      	mov	r3, r0
 800a616:	e7f7      	b.n	800a608 <__any_on+0x26>
 800a618:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a61c:	2900      	cmp	r1, #0
 800a61e:	d0f5      	beq.n	800a60c <__any_on+0x2a>
 800a620:	2001      	movs	r0, #1
 800a622:	e7f6      	b.n	800a612 <__any_on+0x30>

0800a624 <_calloc_r>:
 800a624:	b570      	push	{r4, r5, r6, lr}
 800a626:	fba1 5402 	umull	r5, r4, r1, r2
 800a62a:	b934      	cbnz	r4, 800a63a <_calloc_r+0x16>
 800a62c:	4629      	mov	r1, r5
 800a62e:	f000 f875 	bl	800a71c <_malloc_r>
 800a632:	4606      	mov	r6, r0
 800a634:	b928      	cbnz	r0, 800a642 <_calloc_r+0x1e>
 800a636:	4630      	mov	r0, r6
 800a638:	bd70      	pop	{r4, r5, r6, pc}
 800a63a:	220c      	movs	r2, #12
 800a63c:	2600      	movs	r6, #0
 800a63e:	6002      	str	r2, [r0, #0]
 800a640:	e7f9      	b.n	800a636 <_calloc_r+0x12>
 800a642:	462a      	mov	r2, r5
 800a644:	4621      	mov	r1, r4
 800a646:	f7fc fbd1 	bl	8006dec <memset>
 800a64a:	e7f4      	b.n	800a636 <_calloc_r+0x12>

0800a64c <_free_r>:
 800a64c:	b538      	push	{r3, r4, r5, lr}
 800a64e:	4605      	mov	r5, r0
 800a650:	2900      	cmp	r1, #0
 800a652:	d040      	beq.n	800a6d6 <_free_r+0x8a>
 800a654:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a658:	1f0c      	subs	r4, r1, #4
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	bfb8      	it	lt
 800a65e:	18e4      	addlt	r4, r4, r3
 800a660:	f000 faae 	bl	800abc0 <__malloc_lock>
 800a664:	4a1c      	ldr	r2, [pc, #112]	; (800a6d8 <_free_r+0x8c>)
 800a666:	6813      	ldr	r3, [r2, #0]
 800a668:	b933      	cbnz	r3, 800a678 <_free_r+0x2c>
 800a66a:	6063      	str	r3, [r4, #4]
 800a66c:	6014      	str	r4, [r2, #0]
 800a66e:	4628      	mov	r0, r5
 800a670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a674:	f000 baaa 	b.w	800abcc <__malloc_unlock>
 800a678:	42a3      	cmp	r3, r4
 800a67a:	d908      	bls.n	800a68e <_free_r+0x42>
 800a67c:	6820      	ldr	r0, [r4, #0]
 800a67e:	1821      	adds	r1, r4, r0
 800a680:	428b      	cmp	r3, r1
 800a682:	bf01      	itttt	eq
 800a684:	6819      	ldreq	r1, [r3, #0]
 800a686:	685b      	ldreq	r3, [r3, #4]
 800a688:	1809      	addeq	r1, r1, r0
 800a68a:	6021      	streq	r1, [r4, #0]
 800a68c:	e7ed      	b.n	800a66a <_free_r+0x1e>
 800a68e:	461a      	mov	r2, r3
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	b10b      	cbz	r3, 800a698 <_free_r+0x4c>
 800a694:	42a3      	cmp	r3, r4
 800a696:	d9fa      	bls.n	800a68e <_free_r+0x42>
 800a698:	6811      	ldr	r1, [r2, #0]
 800a69a:	1850      	adds	r0, r2, r1
 800a69c:	42a0      	cmp	r0, r4
 800a69e:	d10b      	bne.n	800a6b8 <_free_r+0x6c>
 800a6a0:	6820      	ldr	r0, [r4, #0]
 800a6a2:	4401      	add	r1, r0
 800a6a4:	1850      	adds	r0, r2, r1
 800a6a6:	4283      	cmp	r3, r0
 800a6a8:	6011      	str	r1, [r2, #0]
 800a6aa:	d1e0      	bne.n	800a66e <_free_r+0x22>
 800a6ac:	6818      	ldr	r0, [r3, #0]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	4401      	add	r1, r0
 800a6b2:	6011      	str	r1, [r2, #0]
 800a6b4:	6053      	str	r3, [r2, #4]
 800a6b6:	e7da      	b.n	800a66e <_free_r+0x22>
 800a6b8:	d902      	bls.n	800a6c0 <_free_r+0x74>
 800a6ba:	230c      	movs	r3, #12
 800a6bc:	602b      	str	r3, [r5, #0]
 800a6be:	e7d6      	b.n	800a66e <_free_r+0x22>
 800a6c0:	6820      	ldr	r0, [r4, #0]
 800a6c2:	1821      	adds	r1, r4, r0
 800a6c4:	428b      	cmp	r3, r1
 800a6c6:	bf01      	itttt	eq
 800a6c8:	6819      	ldreq	r1, [r3, #0]
 800a6ca:	685b      	ldreq	r3, [r3, #4]
 800a6cc:	1809      	addeq	r1, r1, r0
 800a6ce:	6021      	streq	r1, [r4, #0]
 800a6d0:	6063      	str	r3, [r4, #4]
 800a6d2:	6054      	str	r4, [r2, #4]
 800a6d4:	e7cb      	b.n	800a66e <_free_r+0x22>
 800a6d6:	bd38      	pop	{r3, r4, r5, pc}
 800a6d8:	20000418 	.word	0x20000418

0800a6dc <sbrk_aligned>:
 800a6dc:	b570      	push	{r4, r5, r6, lr}
 800a6de:	4e0e      	ldr	r6, [pc, #56]	; (800a718 <sbrk_aligned+0x3c>)
 800a6e0:	460c      	mov	r4, r1
 800a6e2:	6831      	ldr	r1, [r6, #0]
 800a6e4:	4605      	mov	r5, r0
 800a6e6:	b911      	cbnz	r1, 800a6ee <sbrk_aligned+0x12>
 800a6e8:	f000 f9ee 	bl	800aac8 <_sbrk_r>
 800a6ec:	6030      	str	r0, [r6, #0]
 800a6ee:	4621      	mov	r1, r4
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	f000 f9e9 	bl	800aac8 <_sbrk_r>
 800a6f6:	1c43      	adds	r3, r0, #1
 800a6f8:	d00a      	beq.n	800a710 <sbrk_aligned+0x34>
 800a6fa:	1cc4      	adds	r4, r0, #3
 800a6fc:	f024 0403 	bic.w	r4, r4, #3
 800a700:	42a0      	cmp	r0, r4
 800a702:	d007      	beq.n	800a714 <sbrk_aligned+0x38>
 800a704:	1a21      	subs	r1, r4, r0
 800a706:	4628      	mov	r0, r5
 800a708:	f000 f9de 	bl	800aac8 <_sbrk_r>
 800a70c:	3001      	adds	r0, #1
 800a70e:	d101      	bne.n	800a714 <sbrk_aligned+0x38>
 800a710:	f04f 34ff 	mov.w	r4, #4294967295
 800a714:	4620      	mov	r0, r4
 800a716:	bd70      	pop	{r4, r5, r6, pc}
 800a718:	2000041c 	.word	0x2000041c

0800a71c <_malloc_r>:
 800a71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a720:	1ccd      	adds	r5, r1, #3
 800a722:	f025 0503 	bic.w	r5, r5, #3
 800a726:	3508      	adds	r5, #8
 800a728:	2d0c      	cmp	r5, #12
 800a72a:	bf38      	it	cc
 800a72c:	250c      	movcc	r5, #12
 800a72e:	2d00      	cmp	r5, #0
 800a730:	4607      	mov	r7, r0
 800a732:	db01      	blt.n	800a738 <_malloc_r+0x1c>
 800a734:	42a9      	cmp	r1, r5
 800a736:	d905      	bls.n	800a744 <_malloc_r+0x28>
 800a738:	230c      	movs	r3, #12
 800a73a:	2600      	movs	r6, #0
 800a73c:	603b      	str	r3, [r7, #0]
 800a73e:	4630      	mov	r0, r6
 800a740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a744:	4e2e      	ldr	r6, [pc, #184]	; (800a800 <_malloc_r+0xe4>)
 800a746:	f000 fa3b 	bl	800abc0 <__malloc_lock>
 800a74a:	6833      	ldr	r3, [r6, #0]
 800a74c:	461c      	mov	r4, r3
 800a74e:	bb34      	cbnz	r4, 800a79e <_malloc_r+0x82>
 800a750:	4629      	mov	r1, r5
 800a752:	4638      	mov	r0, r7
 800a754:	f7ff ffc2 	bl	800a6dc <sbrk_aligned>
 800a758:	1c43      	adds	r3, r0, #1
 800a75a:	4604      	mov	r4, r0
 800a75c:	d14d      	bne.n	800a7fa <_malloc_r+0xde>
 800a75e:	6834      	ldr	r4, [r6, #0]
 800a760:	4626      	mov	r6, r4
 800a762:	2e00      	cmp	r6, #0
 800a764:	d140      	bne.n	800a7e8 <_malloc_r+0xcc>
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	4631      	mov	r1, r6
 800a76a:	4638      	mov	r0, r7
 800a76c:	eb04 0803 	add.w	r8, r4, r3
 800a770:	f000 f9aa 	bl	800aac8 <_sbrk_r>
 800a774:	4580      	cmp	r8, r0
 800a776:	d13a      	bne.n	800a7ee <_malloc_r+0xd2>
 800a778:	6821      	ldr	r1, [r4, #0]
 800a77a:	3503      	adds	r5, #3
 800a77c:	1a6d      	subs	r5, r5, r1
 800a77e:	f025 0503 	bic.w	r5, r5, #3
 800a782:	3508      	adds	r5, #8
 800a784:	2d0c      	cmp	r5, #12
 800a786:	bf38      	it	cc
 800a788:	250c      	movcc	r5, #12
 800a78a:	4638      	mov	r0, r7
 800a78c:	4629      	mov	r1, r5
 800a78e:	f7ff ffa5 	bl	800a6dc <sbrk_aligned>
 800a792:	3001      	adds	r0, #1
 800a794:	d02b      	beq.n	800a7ee <_malloc_r+0xd2>
 800a796:	6823      	ldr	r3, [r4, #0]
 800a798:	442b      	add	r3, r5
 800a79a:	6023      	str	r3, [r4, #0]
 800a79c:	e00e      	b.n	800a7bc <_malloc_r+0xa0>
 800a79e:	6822      	ldr	r2, [r4, #0]
 800a7a0:	1b52      	subs	r2, r2, r5
 800a7a2:	d41e      	bmi.n	800a7e2 <_malloc_r+0xc6>
 800a7a4:	2a0b      	cmp	r2, #11
 800a7a6:	d916      	bls.n	800a7d6 <_malloc_r+0xba>
 800a7a8:	1961      	adds	r1, r4, r5
 800a7aa:	42a3      	cmp	r3, r4
 800a7ac:	6025      	str	r5, [r4, #0]
 800a7ae:	bf18      	it	ne
 800a7b0:	6059      	strne	r1, [r3, #4]
 800a7b2:	6863      	ldr	r3, [r4, #4]
 800a7b4:	bf08      	it	eq
 800a7b6:	6031      	streq	r1, [r6, #0]
 800a7b8:	5162      	str	r2, [r4, r5]
 800a7ba:	604b      	str	r3, [r1, #4]
 800a7bc:	4638      	mov	r0, r7
 800a7be:	f104 060b 	add.w	r6, r4, #11
 800a7c2:	f000 fa03 	bl	800abcc <__malloc_unlock>
 800a7c6:	f026 0607 	bic.w	r6, r6, #7
 800a7ca:	1d23      	adds	r3, r4, #4
 800a7cc:	1af2      	subs	r2, r6, r3
 800a7ce:	d0b6      	beq.n	800a73e <_malloc_r+0x22>
 800a7d0:	1b9b      	subs	r3, r3, r6
 800a7d2:	50a3      	str	r3, [r4, r2]
 800a7d4:	e7b3      	b.n	800a73e <_malloc_r+0x22>
 800a7d6:	6862      	ldr	r2, [r4, #4]
 800a7d8:	42a3      	cmp	r3, r4
 800a7da:	bf0c      	ite	eq
 800a7dc:	6032      	streq	r2, [r6, #0]
 800a7de:	605a      	strne	r2, [r3, #4]
 800a7e0:	e7ec      	b.n	800a7bc <_malloc_r+0xa0>
 800a7e2:	4623      	mov	r3, r4
 800a7e4:	6864      	ldr	r4, [r4, #4]
 800a7e6:	e7b2      	b.n	800a74e <_malloc_r+0x32>
 800a7e8:	4634      	mov	r4, r6
 800a7ea:	6876      	ldr	r6, [r6, #4]
 800a7ec:	e7b9      	b.n	800a762 <_malloc_r+0x46>
 800a7ee:	230c      	movs	r3, #12
 800a7f0:	4638      	mov	r0, r7
 800a7f2:	603b      	str	r3, [r7, #0]
 800a7f4:	f000 f9ea 	bl	800abcc <__malloc_unlock>
 800a7f8:	e7a1      	b.n	800a73e <_malloc_r+0x22>
 800a7fa:	6025      	str	r5, [r4, #0]
 800a7fc:	e7de      	b.n	800a7bc <_malloc_r+0xa0>
 800a7fe:	bf00      	nop
 800a800:	20000418 	.word	0x20000418

0800a804 <__ssputs_r>:
 800a804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a808:	688e      	ldr	r6, [r1, #8]
 800a80a:	4682      	mov	sl, r0
 800a80c:	429e      	cmp	r6, r3
 800a80e:	460c      	mov	r4, r1
 800a810:	4690      	mov	r8, r2
 800a812:	461f      	mov	r7, r3
 800a814:	d838      	bhi.n	800a888 <__ssputs_r+0x84>
 800a816:	898a      	ldrh	r2, [r1, #12]
 800a818:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a81c:	d032      	beq.n	800a884 <__ssputs_r+0x80>
 800a81e:	6825      	ldr	r5, [r4, #0]
 800a820:	6909      	ldr	r1, [r1, #16]
 800a822:	3301      	adds	r3, #1
 800a824:	eba5 0901 	sub.w	r9, r5, r1
 800a828:	6965      	ldr	r5, [r4, #20]
 800a82a:	444b      	add	r3, r9
 800a82c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a834:	106d      	asrs	r5, r5, #1
 800a836:	429d      	cmp	r5, r3
 800a838:	bf38      	it	cc
 800a83a:	461d      	movcc	r5, r3
 800a83c:	0553      	lsls	r3, r2, #21
 800a83e:	d531      	bpl.n	800a8a4 <__ssputs_r+0xa0>
 800a840:	4629      	mov	r1, r5
 800a842:	f7ff ff6b 	bl	800a71c <_malloc_r>
 800a846:	4606      	mov	r6, r0
 800a848:	b950      	cbnz	r0, 800a860 <__ssputs_r+0x5c>
 800a84a:	230c      	movs	r3, #12
 800a84c:	f04f 30ff 	mov.w	r0, #4294967295
 800a850:	f8ca 3000 	str.w	r3, [sl]
 800a854:	89a3      	ldrh	r3, [r4, #12]
 800a856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a85a:	81a3      	strh	r3, [r4, #12]
 800a85c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a860:	464a      	mov	r2, r9
 800a862:	6921      	ldr	r1, [r4, #16]
 800a864:	f7ff fa18 	bl	8009c98 <memcpy>
 800a868:	89a3      	ldrh	r3, [r4, #12]
 800a86a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a86e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a872:	81a3      	strh	r3, [r4, #12]
 800a874:	6126      	str	r6, [r4, #16]
 800a876:	444e      	add	r6, r9
 800a878:	6026      	str	r6, [r4, #0]
 800a87a:	463e      	mov	r6, r7
 800a87c:	6165      	str	r5, [r4, #20]
 800a87e:	eba5 0509 	sub.w	r5, r5, r9
 800a882:	60a5      	str	r5, [r4, #8]
 800a884:	42be      	cmp	r6, r7
 800a886:	d900      	bls.n	800a88a <__ssputs_r+0x86>
 800a888:	463e      	mov	r6, r7
 800a88a:	4632      	mov	r2, r6
 800a88c:	4641      	mov	r1, r8
 800a88e:	6820      	ldr	r0, [r4, #0]
 800a890:	f000 f97c 	bl	800ab8c <memmove>
 800a894:	68a3      	ldr	r3, [r4, #8]
 800a896:	2000      	movs	r0, #0
 800a898:	1b9b      	subs	r3, r3, r6
 800a89a:	60a3      	str	r3, [r4, #8]
 800a89c:	6823      	ldr	r3, [r4, #0]
 800a89e:	4433      	add	r3, r6
 800a8a0:	6023      	str	r3, [r4, #0]
 800a8a2:	e7db      	b.n	800a85c <__ssputs_r+0x58>
 800a8a4:	462a      	mov	r2, r5
 800a8a6:	f000 f997 	bl	800abd8 <_realloc_r>
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	2800      	cmp	r0, #0
 800a8ae:	d1e1      	bne.n	800a874 <__ssputs_r+0x70>
 800a8b0:	4650      	mov	r0, sl
 800a8b2:	6921      	ldr	r1, [r4, #16]
 800a8b4:	f7ff feca 	bl	800a64c <_free_r>
 800a8b8:	e7c7      	b.n	800a84a <__ssputs_r+0x46>
	...

0800a8bc <_svfiprintf_r>:
 800a8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c0:	4698      	mov	r8, r3
 800a8c2:	898b      	ldrh	r3, [r1, #12]
 800a8c4:	4607      	mov	r7, r0
 800a8c6:	061b      	lsls	r3, r3, #24
 800a8c8:	460d      	mov	r5, r1
 800a8ca:	4614      	mov	r4, r2
 800a8cc:	b09d      	sub	sp, #116	; 0x74
 800a8ce:	d50e      	bpl.n	800a8ee <_svfiprintf_r+0x32>
 800a8d0:	690b      	ldr	r3, [r1, #16]
 800a8d2:	b963      	cbnz	r3, 800a8ee <_svfiprintf_r+0x32>
 800a8d4:	2140      	movs	r1, #64	; 0x40
 800a8d6:	f7ff ff21 	bl	800a71c <_malloc_r>
 800a8da:	6028      	str	r0, [r5, #0]
 800a8dc:	6128      	str	r0, [r5, #16]
 800a8de:	b920      	cbnz	r0, 800a8ea <_svfiprintf_r+0x2e>
 800a8e0:	230c      	movs	r3, #12
 800a8e2:	603b      	str	r3, [r7, #0]
 800a8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e8:	e0d1      	b.n	800aa8e <_svfiprintf_r+0x1d2>
 800a8ea:	2340      	movs	r3, #64	; 0x40
 800a8ec:	616b      	str	r3, [r5, #20]
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	9309      	str	r3, [sp, #36]	; 0x24
 800a8f2:	2320      	movs	r3, #32
 800a8f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8f8:	2330      	movs	r3, #48	; 0x30
 800a8fa:	f04f 0901 	mov.w	r9, #1
 800a8fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800a902:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800aaa8 <_svfiprintf_r+0x1ec>
 800a906:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a90a:	4623      	mov	r3, r4
 800a90c:	469a      	mov	sl, r3
 800a90e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a912:	b10a      	cbz	r2, 800a918 <_svfiprintf_r+0x5c>
 800a914:	2a25      	cmp	r2, #37	; 0x25
 800a916:	d1f9      	bne.n	800a90c <_svfiprintf_r+0x50>
 800a918:	ebba 0b04 	subs.w	fp, sl, r4
 800a91c:	d00b      	beq.n	800a936 <_svfiprintf_r+0x7a>
 800a91e:	465b      	mov	r3, fp
 800a920:	4622      	mov	r2, r4
 800a922:	4629      	mov	r1, r5
 800a924:	4638      	mov	r0, r7
 800a926:	f7ff ff6d 	bl	800a804 <__ssputs_r>
 800a92a:	3001      	adds	r0, #1
 800a92c:	f000 80aa 	beq.w	800aa84 <_svfiprintf_r+0x1c8>
 800a930:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a932:	445a      	add	r2, fp
 800a934:	9209      	str	r2, [sp, #36]	; 0x24
 800a936:	f89a 3000 	ldrb.w	r3, [sl]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f000 80a2 	beq.w	800aa84 <_svfiprintf_r+0x1c8>
 800a940:	2300      	movs	r3, #0
 800a942:	f04f 32ff 	mov.w	r2, #4294967295
 800a946:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a94a:	f10a 0a01 	add.w	sl, sl, #1
 800a94e:	9304      	str	r3, [sp, #16]
 800a950:	9307      	str	r3, [sp, #28]
 800a952:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a956:	931a      	str	r3, [sp, #104]	; 0x68
 800a958:	4654      	mov	r4, sl
 800a95a:	2205      	movs	r2, #5
 800a95c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a960:	4851      	ldr	r0, [pc, #324]	; (800aaa8 <_svfiprintf_r+0x1ec>)
 800a962:	f7ff f98b 	bl	8009c7c <memchr>
 800a966:	9a04      	ldr	r2, [sp, #16]
 800a968:	b9d8      	cbnz	r0, 800a9a2 <_svfiprintf_r+0xe6>
 800a96a:	06d0      	lsls	r0, r2, #27
 800a96c:	bf44      	itt	mi
 800a96e:	2320      	movmi	r3, #32
 800a970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a974:	0711      	lsls	r1, r2, #28
 800a976:	bf44      	itt	mi
 800a978:	232b      	movmi	r3, #43	; 0x2b
 800a97a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a97e:	f89a 3000 	ldrb.w	r3, [sl]
 800a982:	2b2a      	cmp	r3, #42	; 0x2a
 800a984:	d015      	beq.n	800a9b2 <_svfiprintf_r+0xf6>
 800a986:	4654      	mov	r4, sl
 800a988:	2000      	movs	r0, #0
 800a98a:	f04f 0c0a 	mov.w	ip, #10
 800a98e:	9a07      	ldr	r2, [sp, #28]
 800a990:	4621      	mov	r1, r4
 800a992:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a996:	3b30      	subs	r3, #48	; 0x30
 800a998:	2b09      	cmp	r3, #9
 800a99a:	d94e      	bls.n	800aa3a <_svfiprintf_r+0x17e>
 800a99c:	b1b0      	cbz	r0, 800a9cc <_svfiprintf_r+0x110>
 800a99e:	9207      	str	r2, [sp, #28]
 800a9a0:	e014      	b.n	800a9cc <_svfiprintf_r+0x110>
 800a9a2:	eba0 0308 	sub.w	r3, r0, r8
 800a9a6:	fa09 f303 	lsl.w	r3, r9, r3
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	46a2      	mov	sl, r4
 800a9ae:	9304      	str	r3, [sp, #16]
 800a9b0:	e7d2      	b.n	800a958 <_svfiprintf_r+0x9c>
 800a9b2:	9b03      	ldr	r3, [sp, #12]
 800a9b4:	1d19      	adds	r1, r3, #4
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	9103      	str	r1, [sp, #12]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	bfbb      	ittet	lt
 800a9be:	425b      	neglt	r3, r3
 800a9c0:	f042 0202 	orrlt.w	r2, r2, #2
 800a9c4:	9307      	strge	r3, [sp, #28]
 800a9c6:	9307      	strlt	r3, [sp, #28]
 800a9c8:	bfb8      	it	lt
 800a9ca:	9204      	strlt	r2, [sp, #16]
 800a9cc:	7823      	ldrb	r3, [r4, #0]
 800a9ce:	2b2e      	cmp	r3, #46	; 0x2e
 800a9d0:	d10c      	bne.n	800a9ec <_svfiprintf_r+0x130>
 800a9d2:	7863      	ldrb	r3, [r4, #1]
 800a9d4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9d6:	d135      	bne.n	800aa44 <_svfiprintf_r+0x188>
 800a9d8:	9b03      	ldr	r3, [sp, #12]
 800a9da:	3402      	adds	r4, #2
 800a9dc:	1d1a      	adds	r2, r3, #4
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	9203      	str	r2, [sp, #12]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	bfb8      	it	lt
 800a9e6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9ea:	9305      	str	r3, [sp, #20]
 800a9ec:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800aaac <_svfiprintf_r+0x1f0>
 800a9f0:	2203      	movs	r2, #3
 800a9f2:	4650      	mov	r0, sl
 800a9f4:	7821      	ldrb	r1, [r4, #0]
 800a9f6:	f7ff f941 	bl	8009c7c <memchr>
 800a9fa:	b140      	cbz	r0, 800aa0e <_svfiprintf_r+0x152>
 800a9fc:	2340      	movs	r3, #64	; 0x40
 800a9fe:	eba0 000a 	sub.w	r0, r0, sl
 800aa02:	fa03 f000 	lsl.w	r0, r3, r0
 800aa06:	9b04      	ldr	r3, [sp, #16]
 800aa08:	3401      	adds	r4, #1
 800aa0a:	4303      	orrs	r3, r0
 800aa0c:	9304      	str	r3, [sp, #16]
 800aa0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa12:	2206      	movs	r2, #6
 800aa14:	4826      	ldr	r0, [pc, #152]	; (800aab0 <_svfiprintf_r+0x1f4>)
 800aa16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa1a:	f7ff f92f 	bl	8009c7c <memchr>
 800aa1e:	2800      	cmp	r0, #0
 800aa20:	d038      	beq.n	800aa94 <_svfiprintf_r+0x1d8>
 800aa22:	4b24      	ldr	r3, [pc, #144]	; (800aab4 <_svfiprintf_r+0x1f8>)
 800aa24:	bb1b      	cbnz	r3, 800aa6e <_svfiprintf_r+0x1b2>
 800aa26:	9b03      	ldr	r3, [sp, #12]
 800aa28:	3307      	adds	r3, #7
 800aa2a:	f023 0307 	bic.w	r3, r3, #7
 800aa2e:	3308      	adds	r3, #8
 800aa30:	9303      	str	r3, [sp, #12]
 800aa32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa34:	4433      	add	r3, r6
 800aa36:	9309      	str	r3, [sp, #36]	; 0x24
 800aa38:	e767      	b.n	800a90a <_svfiprintf_r+0x4e>
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	2001      	movs	r0, #1
 800aa3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa42:	e7a5      	b.n	800a990 <_svfiprintf_r+0xd4>
 800aa44:	2300      	movs	r3, #0
 800aa46:	f04f 0c0a 	mov.w	ip, #10
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	3401      	adds	r4, #1
 800aa4e:	9305      	str	r3, [sp, #20]
 800aa50:	4620      	mov	r0, r4
 800aa52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa56:	3a30      	subs	r2, #48	; 0x30
 800aa58:	2a09      	cmp	r2, #9
 800aa5a:	d903      	bls.n	800aa64 <_svfiprintf_r+0x1a8>
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d0c5      	beq.n	800a9ec <_svfiprintf_r+0x130>
 800aa60:	9105      	str	r1, [sp, #20]
 800aa62:	e7c3      	b.n	800a9ec <_svfiprintf_r+0x130>
 800aa64:	4604      	mov	r4, r0
 800aa66:	2301      	movs	r3, #1
 800aa68:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa6c:	e7f0      	b.n	800aa50 <_svfiprintf_r+0x194>
 800aa6e:	ab03      	add	r3, sp, #12
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	462a      	mov	r2, r5
 800aa74:	4638      	mov	r0, r7
 800aa76:	4b10      	ldr	r3, [pc, #64]	; (800aab8 <_svfiprintf_r+0x1fc>)
 800aa78:	a904      	add	r1, sp, #16
 800aa7a:	f7fc fa5d 	bl	8006f38 <_printf_float>
 800aa7e:	1c42      	adds	r2, r0, #1
 800aa80:	4606      	mov	r6, r0
 800aa82:	d1d6      	bne.n	800aa32 <_svfiprintf_r+0x176>
 800aa84:	89ab      	ldrh	r3, [r5, #12]
 800aa86:	065b      	lsls	r3, r3, #25
 800aa88:	f53f af2c 	bmi.w	800a8e4 <_svfiprintf_r+0x28>
 800aa8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa8e:	b01d      	add	sp, #116	; 0x74
 800aa90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa94:	ab03      	add	r3, sp, #12
 800aa96:	9300      	str	r3, [sp, #0]
 800aa98:	462a      	mov	r2, r5
 800aa9a:	4638      	mov	r0, r7
 800aa9c:	4b06      	ldr	r3, [pc, #24]	; (800aab8 <_svfiprintf_r+0x1fc>)
 800aa9e:	a904      	add	r1, sp, #16
 800aaa0:	f7fc fce6 	bl	8007470 <_printf_i>
 800aaa4:	e7eb      	b.n	800aa7e <_svfiprintf_r+0x1c2>
 800aaa6:	bf00      	nop
 800aaa8:	0800bb14 	.word	0x0800bb14
 800aaac:	0800bb1a 	.word	0x0800bb1a
 800aab0:	0800bb1e 	.word	0x0800bb1e
 800aab4:	08006f39 	.word	0x08006f39
 800aab8:	0800a805 	.word	0x0800a805

0800aabc <nan>:
 800aabc:	2000      	movs	r0, #0
 800aabe:	4901      	ldr	r1, [pc, #4]	; (800aac4 <nan+0x8>)
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	7ff80000 	.word	0x7ff80000

0800aac8 <_sbrk_r>:
 800aac8:	b538      	push	{r3, r4, r5, lr}
 800aaca:	2300      	movs	r3, #0
 800aacc:	4d05      	ldr	r5, [pc, #20]	; (800aae4 <_sbrk_r+0x1c>)
 800aace:	4604      	mov	r4, r0
 800aad0:	4608      	mov	r0, r1
 800aad2:	602b      	str	r3, [r5, #0]
 800aad4:	f7f7 fed8 	bl	8002888 <_sbrk>
 800aad8:	1c43      	adds	r3, r0, #1
 800aada:	d102      	bne.n	800aae2 <_sbrk_r+0x1a>
 800aadc:	682b      	ldr	r3, [r5, #0]
 800aade:	b103      	cbz	r3, 800aae2 <_sbrk_r+0x1a>
 800aae0:	6023      	str	r3, [r4, #0]
 800aae2:	bd38      	pop	{r3, r4, r5, pc}
 800aae4:	20000420 	.word	0x20000420

0800aae8 <strncmp>:
 800aae8:	4603      	mov	r3, r0
 800aaea:	b510      	push	{r4, lr}
 800aaec:	b172      	cbz	r2, 800ab0c <strncmp+0x24>
 800aaee:	3901      	subs	r1, #1
 800aaf0:	1884      	adds	r4, r0, r2
 800aaf2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aaf6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aafa:	4290      	cmp	r0, r2
 800aafc:	d101      	bne.n	800ab02 <strncmp+0x1a>
 800aafe:	42a3      	cmp	r3, r4
 800ab00:	d101      	bne.n	800ab06 <strncmp+0x1e>
 800ab02:	1a80      	subs	r0, r0, r2
 800ab04:	bd10      	pop	{r4, pc}
 800ab06:	2800      	cmp	r0, #0
 800ab08:	d1f3      	bne.n	800aaf2 <strncmp+0xa>
 800ab0a:	e7fa      	b.n	800ab02 <strncmp+0x1a>
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	e7f9      	b.n	800ab04 <strncmp+0x1c>

0800ab10 <__ascii_wctomb>:
 800ab10:	4603      	mov	r3, r0
 800ab12:	4608      	mov	r0, r1
 800ab14:	b141      	cbz	r1, 800ab28 <__ascii_wctomb+0x18>
 800ab16:	2aff      	cmp	r2, #255	; 0xff
 800ab18:	d904      	bls.n	800ab24 <__ascii_wctomb+0x14>
 800ab1a:	228a      	movs	r2, #138	; 0x8a
 800ab1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab20:	601a      	str	r2, [r3, #0]
 800ab22:	4770      	bx	lr
 800ab24:	2001      	movs	r0, #1
 800ab26:	700a      	strb	r2, [r1, #0]
 800ab28:	4770      	bx	lr
	...

0800ab2c <__assert_func>:
 800ab2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab2e:	4614      	mov	r4, r2
 800ab30:	461a      	mov	r2, r3
 800ab32:	4b09      	ldr	r3, [pc, #36]	; (800ab58 <__assert_func+0x2c>)
 800ab34:	4605      	mov	r5, r0
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	68d8      	ldr	r0, [r3, #12]
 800ab3a:	b14c      	cbz	r4, 800ab50 <__assert_func+0x24>
 800ab3c:	4b07      	ldr	r3, [pc, #28]	; (800ab5c <__assert_func+0x30>)
 800ab3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab42:	9100      	str	r1, [sp, #0]
 800ab44:	462b      	mov	r3, r5
 800ab46:	4906      	ldr	r1, [pc, #24]	; (800ab60 <__assert_func+0x34>)
 800ab48:	f000 f80e 	bl	800ab68 <fiprintf>
 800ab4c:	f000 fa8a 	bl	800b064 <abort>
 800ab50:	4b04      	ldr	r3, [pc, #16]	; (800ab64 <__assert_func+0x38>)
 800ab52:	461c      	mov	r4, r3
 800ab54:	e7f3      	b.n	800ab3e <__assert_func+0x12>
 800ab56:	bf00      	nop
 800ab58:	20000014 	.word	0x20000014
 800ab5c:	0800bb25 	.word	0x0800bb25
 800ab60:	0800bb32 	.word	0x0800bb32
 800ab64:	0800bb60 	.word	0x0800bb60

0800ab68 <fiprintf>:
 800ab68:	b40e      	push	{r1, r2, r3}
 800ab6a:	b503      	push	{r0, r1, lr}
 800ab6c:	4601      	mov	r1, r0
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	4805      	ldr	r0, [pc, #20]	; (800ab88 <fiprintf+0x20>)
 800ab72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab76:	6800      	ldr	r0, [r0, #0]
 800ab78:	9301      	str	r3, [sp, #4]
 800ab7a:	f000 f883 	bl	800ac84 <_vfiprintf_r>
 800ab7e:	b002      	add	sp, #8
 800ab80:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab84:	b003      	add	sp, #12
 800ab86:	4770      	bx	lr
 800ab88:	20000014 	.word	0x20000014

0800ab8c <memmove>:
 800ab8c:	4288      	cmp	r0, r1
 800ab8e:	b510      	push	{r4, lr}
 800ab90:	eb01 0402 	add.w	r4, r1, r2
 800ab94:	d902      	bls.n	800ab9c <memmove+0x10>
 800ab96:	4284      	cmp	r4, r0
 800ab98:	4623      	mov	r3, r4
 800ab9a:	d807      	bhi.n	800abac <memmove+0x20>
 800ab9c:	1e43      	subs	r3, r0, #1
 800ab9e:	42a1      	cmp	r1, r4
 800aba0:	d008      	beq.n	800abb4 <memmove+0x28>
 800aba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abaa:	e7f8      	b.n	800ab9e <memmove+0x12>
 800abac:	4601      	mov	r1, r0
 800abae:	4402      	add	r2, r0
 800abb0:	428a      	cmp	r2, r1
 800abb2:	d100      	bne.n	800abb6 <memmove+0x2a>
 800abb4:	bd10      	pop	{r4, pc}
 800abb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abbe:	e7f7      	b.n	800abb0 <memmove+0x24>

0800abc0 <__malloc_lock>:
 800abc0:	4801      	ldr	r0, [pc, #4]	; (800abc8 <__malloc_lock+0x8>)
 800abc2:	f000 bc0b 	b.w	800b3dc <__retarget_lock_acquire_recursive>
 800abc6:	bf00      	nop
 800abc8:	20000424 	.word	0x20000424

0800abcc <__malloc_unlock>:
 800abcc:	4801      	ldr	r0, [pc, #4]	; (800abd4 <__malloc_unlock+0x8>)
 800abce:	f000 bc06 	b.w	800b3de <__retarget_lock_release_recursive>
 800abd2:	bf00      	nop
 800abd4:	20000424 	.word	0x20000424

0800abd8 <_realloc_r>:
 800abd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abdc:	4680      	mov	r8, r0
 800abde:	4614      	mov	r4, r2
 800abe0:	460e      	mov	r6, r1
 800abe2:	b921      	cbnz	r1, 800abee <_realloc_r+0x16>
 800abe4:	4611      	mov	r1, r2
 800abe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abea:	f7ff bd97 	b.w	800a71c <_malloc_r>
 800abee:	b92a      	cbnz	r2, 800abfc <_realloc_r+0x24>
 800abf0:	f7ff fd2c 	bl	800a64c <_free_r>
 800abf4:	4625      	mov	r5, r4
 800abf6:	4628      	mov	r0, r5
 800abf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abfc:	f000 fc56 	bl	800b4ac <_malloc_usable_size_r>
 800ac00:	4284      	cmp	r4, r0
 800ac02:	4607      	mov	r7, r0
 800ac04:	d802      	bhi.n	800ac0c <_realloc_r+0x34>
 800ac06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac0a:	d812      	bhi.n	800ac32 <_realloc_r+0x5a>
 800ac0c:	4621      	mov	r1, r4
 800ac0e:	4640      	mov	r0, r8
 800ac10:	f7ff fd84 	bl	800a71c <_malloc_r>
 800ac14:	4605      	mov	r5, r0
 800ac16:	2800      	cmp	r0, #0
 800ac18:	d0ed      	beq.n	800abf6 <_realloc_r+0x1e>
 800ac1a:	42bc      	cmp	r4, r7
 800ac1c:	4622      	mov	r2, r4
 800ac1e:	4631      	mov	r1, r6
 800ac20:	bf28      	it	cs
 800ac22:	463a      	movcs	r2, r7
 800ac24:	f7ff f838 	bl	8009c98 <memcpy>
 800ac28:	4631      	mov	r1, r6
 800ac2a:	4640      	mov	r0, r8
 800ac2c:	f7ff fd0e 	bl	800a64c <_free_r>
 800ac30:	e7e1      	b.n	800abf6 <_realloc_r+0x1e>
 800ac32:	4635      	mov	r5, r6
 800ac34:	e7df      	b.n	800abf6 <_realloc_r+0x1e>

0800ac36 <__sfputc_r>:
 800ac36:	6893      	ldr	r3, [r2, #8]
 800ac38:	b410      	push	{r4}
 800ac3a:	3b01      	subs	r3, #1
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	6093      	str	r3, [r2, #8]
 800ac40:	da07      	bge.n	800ac52 <__sfputc_r+0x1c>
 800ac42:	6994      	ldr	r4, [r2, #24]
 800ac44:	42a3      	cmp	r3, r4
 800ac46:	db01      	blt.n	800ac4c <__sfputc_r+0x16>
 800ac48:	290a      	cmp	r1, #10
 800ac4a:	d102      	bne.n	800ac52 <__sfputc_r+0x1c>
 800ac4c:	bc10      	pop	{r4}
 800ac4e:	f000 b949 	b.w	800aee4 <__swbuf_r>
 800ac52:	6813      	ldr	r3, [r2, #0]
 800ac54:	1c58      	adds	r0, r3, #1
 800ac56:	6010      	str	r0, [r2, #0]
 800ac58:	7019      	strb	r1, [r3, #0]
 800ac5a:	4608      	mov	r0, r1
 800ac5c:	bc10      	pop	{r4}
 800ac5e:	4770      	bx	lr

0800ac60 <__sfputs_r>:
 800ac60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac62:	4606      	mov	r6, r0
 800ac64:	460f      	mov	r7, r1
 800ac66:	4614      	mov	r4, r2
 800ac68:	18d5      	adds	r5, r2, r3
 800ac6a:	42ac      	cmp	r4, r5
 800ac6c:	d101      	bne.n	800ac72 <__sfputs_r+0x12>
 800ac6e:	2000      	movs	r0, #0
 800ac70:	e007      	b.n	800ac82 <__sfputs_r+0x22>
 800ac72:	463a      	mov	r2, r7
 800ac74:	4630      	mov	r0, r6
 800ac76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac7a:	f7ff ffdc 	bl	800ac36 <__sfputc_r>
 800ac7e:	1c43      	adds	r3, r0, #1
 800ac80:	d1f3      	bne.n	800ac6a <__sfputs_r+0xa>
 800ac82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac84 <_vfiprintf_r>:
 800ac84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac88:	460d      	mov	r5, r1
 800ac8a:	4614      	mov	r4, r2
 800ac8c:	4698      	mov	r8, r3
 800ac8e:	4606      	mov	r6, r0
 800ac90:	b09d      	sub	sp, #116	; 0x74
 800ac92:	b118      	cbz	r0, 800ac9c <_vfiprintf_r+0x18>
 800ac94:	6983      	ldr	r3, [r0, #24]
 800ac96:	b90b      	cbnz	r3, 800ac9c <_vfiprintf_r+0x18>
 800ac98:	f000 fb02 	bl	800b2a0 <__sinit>
 800ac9c:	4b89      	ldr	r3, [pc, #548]	; (800aec4 <_vfiprintf_r+0x240>)
 800ac9e:	429d      	cmp	r5, r3
 800aca0:	d11b      	bne.n	800acda <_vfiprintf_r+0x56>
 800aca2:	6875      	ldr	r5, [r6, #4]
 800aca4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aca6:	07d9      	lsls	r1, r3, #31
 800aca8:	d405      	bmi.n	800acb6 <_vfiprintf_r+0x32>
 800acaa:	89ab      	ldrh	r3, [r5, #12]
 800acac:	059a      	lsls	r2, r3, #22
 800acae:	d402      	bmi.n	800acb6 <_vfiprintf_r+0x32>
 800acb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acb2:	f000 fb93 	bl	800b3dc <__retarget_lock_acquire_recursive>
 800acb6:	89ab      	ldrh	r3, [r5, #12]
 800acb8:	071b      	lsls	r3, r3, #28
 800acba:	d501      	bpl.n	800acc0 <_vfiprintf_r+0x3c>
 800acbc:	692b      	ldr	r3, [r5, #16]
 800acbe:	b9eb      	cbnz	r3, 800acfc <_vfiprintf_r+0x78>
 800acc0:	4629      	mov	r1, r5
 800acc2:	4630      	mov	r0, r6
 800acc4:	f000 f960 	bl	800af88 <__swsetup_r>
 800acc8:	b1c0      	cbz	r0, 800acfc <_vfiprintf_r+0x78>
 800acca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800accc:	07dc      	lsls	r4, r3, #31
 800acce:	d50e      	bpl.n	800acee <_vfiprintf_r+0x6a>
 800acd0:	f04f 30ff 	mov.w	r0, #4294967295
 800acd4:	b01d      	add	sp, #116	; 0x74
 800acd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acda:	4b7b      	ldr	r3, [pc, #492]	; (800aec8 <_vfiprintf_r+0x244>)
 800acdc:	429d      	cmp	r5, r3
 800acde:	d101      	bne.n	800ace4 <_vfiprintf_r+0x60>
 800ace0:	68b5      	ldr	r5, [r6, #8]
 800ace2:	e7df      	b.n	800aca4 <_vfiprintf_r+0x20>
 800ace4:	4b79      	ldr	r3, [pc, #484]	; (800aecc <_vfiprintf_r+0x248>)
 800ace6:	429d      	cmp	r5, r3
 800ace8:	bf08      	it	eq
 800acea:	68f5      	ldreq	r5, [r6, #12]
 800acec:	e7da      	b.n	800aca4 <_vfiprintf_r+0x20>
 800acee:	89ab      	ldrh	r3, [r5, #12]
 800acf0:	0598      	lsls	r0, r3, #22
 800acf2:	d4ed      	bmi.n	800acd0 <_vfiprintf_r+0x4c>
 800acf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acf6:	f000 fb72 	bl	800b3de <__retarget_lock_release_recursive>
 800acfa:	e7e9      	b.n	800acd0 <_vfiprintf_r+0x4c>
 800acfc:	2300      	movs	r3, #0
 800acfe:	9309      	str	r3, [sp, #36]	; 0x24
 800ad00:	2320      	movs	r3, #32
 800ad02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad06:	2330      	movs	r3, #48	; 0x30
 800ad08:	f04f 0901 	mov.w	r9, #1
 800ad0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad10:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800aed0 <_vfiprintf_r+0x24c>
 800ad14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad18:	4623      	mov	r3, r4
 800ad1a:	469a      	mov	sl, r3
 800ad1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad20:	b10a      	cbz	r2, 800ad26 <_vfiprintf_r+0xa2>
 800ad22:	2a25      	cmp	r2, #37	; 0x25
 800ad24:	d1f9      	bne.n	800ad1a <_vfiprintf_r+0x96>
 800ad26:	ebba 0b04 	subs.w	fp, sl, r4
 800ad2a:	d00b      	beq.n	800ad44 <_vfiprintf_r+0xc0>
 800ad2c:	465b      	mov	r3, fp
 800ad2e:	4622      	mov	r2, r4
 800ad30:	4629      	mov	r1, r5
 800ad32:	4630      	mov	r0, r6
 800ad34:	f7ff ff94 	bl	800ac60 <__sfputs_r>
 800ad38:	3001      	adds	r0, #1
 800ad3a:	f000 80aa 	beq.w	800ae92 <_vfiprintf_r+0x20e>
 800ad3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad40:	445a      	add	r2, fp
 800ad42:	9209      	str	r2, [sp, #36]	; 0x24
 800ad44:	f89a 3000 	ldrb.w	r3, [sl]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	f000 80a2 	beq.w	800ae92 <_vfiprintf_r+0x20e>
 800ad4e:	2300      	movs	r3, #0
 800ad50:	f04f 32ff 	mov.w	r2, #4294967295
 800ad54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad58:	f10a 0a01 	add.w	sl, sl, #1
 800ad5c:	9304      	str	r3, [sp, #16]
 800ad5e:	9307      	str	r3, [sp, #28]
 800ad60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad64:	931a      	str	r3, [sp, #104]	; 0x68
 800ad66:	4654      	mov	r4, sl
 800ad68:	2205      	movs	r2, #5
 800ad6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad6e:	4858      	ldr	r0, [pc, #352]	; (800aed0 <_vfiprintf_r+0x24c>)
 800ad70:	f7fe ff84 	bl	8009c7c <memchr>
 800ad74:	9a04      	ldr	r2, [sp, #16]
 800ad76:	b9d8      	cbnz	r0, 800adb0 <_vfiprintf_r+0x12c>
 800ad78:	06d1      	lsls	r1, r2, #27
 800ad7a:	bf44      	itt	mi
 800ad7c:	2320      	movmi	r3, #32
 800ad7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad82:	0713      	lsls	r3, r2, #28
 800ad84:	bf44      	itt	mi
 800ad86:	232b      	movmi	r3, #43	; 0x2b
 800ad88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad90:	2b2a      	cmp	r3, #42	; 0x2a
 800ad92:	d015      	beq.n	800adc0 <_vfiprintf_r+0x13c>
 800ad94:	4654      	mov	r4, sl
 800ad96:	2000      	movs	r0, #0
 800ad98:	f04f 0c0a 	mov.w	ip, #10
 800ad9c:	9a07      	ldr	r2, [sp, #28]
 800ad9e:	4621      	mov	r1, r4
 800ada0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ada4:	3b30      	subs	r3, #48	; 0x30
 800ada6:	2b09      	cmp	r3, #9
 800ada8:	d94e      	bls.n	800ae48 <_vfiprintf_r+0x1c4>
 800adaa:	b1b0      	cbz	r0, 800adda <_vfiprintf_r+0x156>
 800adac:	9207      	str	r2, [sp, #28]
 800adae:	e014      	b.n	800adda <_vfiprintf_r+0x156>
 800adb0:	eba0 0308 	sub.w	r3, r0, r8
 800adb4:	fa09 f303 	lsl.w	r3, r9, r3
 800adb8:	4313      	orrs	r3, r2
 800adba:	46a2      	mov	sl, r4
 800adbc:	9304      	str	r3, [sp, #16]
 800adbe:	e7d2      	b.n	800ad66 <_vfiprintf_r+0xe2>
 800adc0:	9b03      	ldr	r3, [sp, #12]
 800adc2:	1d19      	adds	r1, r3, #4
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	9103      	str	r1, [sp, #12]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	bfbb      	ittet	lt
 800adcc:	425b      	neglt	r3, r3
 800adce:	f042 0202 	orrlt.w	r2, r2, #2
 800add2:	9307      	strge	r3, [sp, #28]
 800add4:	9307      	strlt	r3, [sp, #28]
 800add6:	bfb8      	it	lt
 800add8:	9204      	strlt	r2, [sp, #16]
 800adda:	7823      	ldrb	r3, [r4, #0]
 800addc:	2b2e      	cmp	r3, #46	; 0x2e
 800adde:	d10c      	bne.n	800adfa <_vfiprintf_r+0x176>
 800ade0:	7863      	ldrb	r3, [r4, #1]
 800ade2:	2b2a      	cmp	r3, #42	; 0x2a
 800ade4:	d135      	bne.n	800ae52 <_vfiprintf_r+0x1ce>
 800ade6:	9b03      	ldr	r3, [sp, #12]
 800ade8:	3402      	adds	r4, #2
 800adea:	1d1a      	adds	r2, r3, #4
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	9203      	str	r2, [sp, #12]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	bfb8      	it	lt
 800adf4:	f04f 33ff 	movlt.w	r3, #4294967295
 800adf8:	9305      	str	r3, [sp, #20]
 800adfa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800aed4 <_vfiprintf_r+0x250>
 800adfe:	2203      	movs	r2, #3
 800ae00:	4650      	mov	r0, sl
 800ae02:	7821      	ldrb	r1, [r4, #0]
 800ae04:	f7fe ff3a 	bl	8009c7c <memchr>
 800ae08:	b140      	cbz	r0, 800ae1c <_vfiprintf_r+0x198>
 800ae0a:	2340      	movs	r3, #64	; 0x40
 800ae0c:	eba0 000a 	sub.w	r0, r0, sl
 800ae10:	fa03 f000 	lsl.w	r0, r3, r0
 800ae14:	9b04      	ldr	r3, [sp, #16]
 800ae16:	3401      	adds	r4, #1
 800ae18:	4303      	orrs	r3, r0
 800ae1a:	9304      	str	r3, [sp, #16]
 800ae1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae20:	2206      	movs	r2, #6
 800ae22:	482d      	ldr	r0, [pc, #180]	; (800aed8 <_vfiprintf_r+0x254>)
 800ae24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae28:	f7fe ff28 	bl	8009c7c <memchr>
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	d03f      	beq.n	800aeb0 <_vfiprintf_r+0x22c>
 800ae30:	4b2a      	ldr	r3, [pc, #168]	; (800aedc <_vfiprintf_r+0x258>)
 800ae32:	bb1b      	cbnz	r3, 800ae7c <_vfiprintf_r+0x1f8>
 800ae34:	9b03      	ldr	r3, [sp, #12]
 800ae36:	3307      	adds	r3, #7
 800ae38:	f023 0307 	bic.w	r3, r3, #7
 800ae3c:	3308      	adds	r3, #8
 800ae3e:	9303      	str	r3, [sp, #12]
 800ae40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae42:	443b      	add	r3, r7
 800ae44:	9309      	str	r3, [sp, #36]	; 0x24
 800ae46:	e767      	b.n	800ad18 <_vfiprintf_r+0x94>
 800ae48:	460c      	mov	r4, r1
 800ae4a:	2001      	movs	r0, #1
 800ae4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae50:	e7a5      	b.n	800ad9e <_vfiprintf_r+0x11a>
 800ae52:	2300      	movs	r3, #0
 800ae54:	f04f 0c0a 	mov.w	ip, #10
 800ae58:	4619      	mov	r1, r3
 800ae5a:	3401      	adds	r4, #1
 800ae5c:	9305      	str	r3, [sp, #20]
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae64:	3a30      	subs	r2, #48	; 0x30
 800ae66:	2a09      	cmp	r2, #9
 800ae68:	d903      	bls.n	800ae72 <_vfiprintf_r+0x1ee>
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d0c5      	beq.n	800adfa <_vfiprintf_r+0x176>
 800ae6e:	9105      	str	r1, [sp, #20]
 800ae70:	e7c3      	b.n	800adfa <_vfiprintf_r+0x176>
 800ae72:	4604      	mov	r4, r0
 800ae74:	2301      	movs	r3, #1
 800ae76:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae7a:	e7f0      	b.n	800ae5e <_vfiprintf_r+0x1da>
 800ae7c:	ab03      	add	r3, sp, #12
 800ae7e:	9300      	str	r3, [sp, #0]
 800ae80:	462a      	mov	r2, r5
 800ae82:	4630      	mov	r0, r6
 800ae84:	4b16      	ldr	r3, [pc, #88]	; (800aee0 <_vfiprintf_r+0x25c>)
 800ae86:	a904      	add	r1, sp, #16
 800ae88:	f7fc f856 	bl	8006f38 <_printf_float>
 800ae8c:	4607      	mov	r7, r0
 800ae8e:	1c78      	adds	r0, r7, #1
 800ae90:	d1d6      	bne.n	800ae40 <_vfiprintf_r+0x1bc>
 800ae92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae94:	07d9      	lsls	r1, r3, #31
 800ae96:	d405      	bmi.n	800aea4 <_vfiprintf_r+0x220>
 800ae98:	89ab      	ldrh	r3, [r5, #12]
 800ae9a:	059a      	lsls	r2, r3, #22
 800ae9c:	d402      	bmi.n	800aea4 <_vfiprintf_r+0x220>
 800ae9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aea0:	f000 fa9d 	bl	800b3de <__retarget_lock_release_recursive>
 800aea4:	89ab      	ldrh	r3, [r5, #12]
 800aea6:	065b      	lsls	r3, r3, #25
 800aea8:	f53f af12 	bmi.w	800acd0 <_vfiprintf_r+0x4c>
 800aeac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aeae:	e711      	b.n	800acd4 <_vfiprintf_r+0x50>
 800aeb0:	ab03      	add	r3, sp, #12
 800aeb2:	9300      	str	r3, [sp, #0]
 800aeb4:	462a      	mov	r2, r5
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	4b09      	ldr	r3, [pc, #36]	; (800aee0 <_vfiprintf_r+0x25c>)
 800aeba:	a904      	add	r1, sp, #16
 800aebc:	f7fc fad8 	bl	8007470 <_printf_i>
 800aec0:	e7e4      	b.n	800ae8c <_vfiprintf_r+0x208>
 800aec2:	bf00      	nop
 800aec4:	0800bb84 	.word	0x0800bb84
 800aec8:	0800bba4 	.word	0x0800bba4
 800aecc:	0800bb64 	.word	0x0800bb64
 800aed0:	0800bb14 	.word	0x0800bb14
 800aed4:	0800bb1a 	.word	0x0800bb1a
 800aed8:	0800bb1e 	.word	0x0800bb1e
 800aedc:	08006f39 	.word	0x08006f39
 800aee0:	0800ac61 	.word	0x0800ac61

0800aee4 <__swbuf_r>:
 800aee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aee6:	460e      	mov	r6, r1
 800aee8:	4614      	mov	r4, r2
 800aeea:	4605      	mov	r5, r0
 800aeec:	b118      	cbz	r0, 800aef6 <__swbuf_r+0x12>
 800aeee:	6983      	ldr	r3, [r0, #24]
 800aef0:	b90b      	cbnz	r3, 800aef6 <__swbuf_r+0x12>
 800aef2:	f000 f9d5 	bl	800b2a0 <__sinit>
 800aef6:	4b21      	ldr	r3, [pc, #132]	; (800af7c <__swbuf_r+0x98>)
 800aef8:	429c      	cmp	r4, r3
 800aefa:	d12b      	bne.n	800af54 <__swbuf_r+0x70>
 800aefc:	686c      	ldr	r4, [r5, #4]
 800aefe:	69a3      	ldr	r3, [r4, #24]
 800af00:	60a3      	str	r3, [r4, #8]
 800af02:	89a3      	ldrh	r3, [r4, #12]
 800af04:	071a      	lsls	r2, r3, #28
 800af06:	d52f      	bpl.n	800af68 <__swbuf_r+0x84>
 800af08:	6923      	ldr	r3, [r4, #16]
 800af0a:	b36b      	cbz	r3, 800af68 <__swbuf_r+0x84>
 800af0c:	6923      	ldr	r3, [r4, #16]
 800af0e:	6820      	ldr	r0, [r4, #0]
 800af10:	b2f6      	uxtb	r6, r6
 800af12:	1ac0      	subs	r0, r0, r3
 800af14:	6963      	ldr	r3, [r4, #20]
 800af16:	4637      	mov	r7, r6
 800af18:	4283      	cmp	r3, r0
 800af1a:	dc04      	bgt.n	800af26 <__swbuf_r+0x42>
 800af1c:	4621      	mov	r1, r4
 800af1e:	4628      	mov	r0, r5
 800af20:	f000 f92a 	bl	800b178 <_fflush_r>
 800af24:	bb30      	cbnz	r0, 800af74 <__swbuf_r+0x90>
 800af26:	68a3      	ldr	r3, [r4, #8]
 800af28:	3001      	adds	r0, #1
 800af2a:	3b01      	subs	r3, #1
 800af2c:	60a3      	str	r3, [r4, #8]
 800af2e:	6823      	ldr	r3, [r4, #0]
 800af30:	1c5a      	adds	r2, r3, #1
 800af32:	6022      	str	r2, [r4, #0]
 800af34:	701e      	strb	r6, [r3, #0]
 800af36:	6963      	ldr	r3, [r4, #20]
 800af38:	4283      	cmp	r3, r0
 800af3a:	d004      	beq.n	800af46 <__swbuf_r+0x62>
 800af3c:	89a3      	ldrh	r3, [r4, #12]
 800af3e:	07db      	lsls	r3, r3, #31
 800af40:	d506      	bpl.n	800af50 <__swbuf_r+0x6c>
 800af42:	2e0a      	cmp	r6, #10
 800af44:	d104      	bne.n	800af50 <__swbuf_r+0x6c>
 800af46:	4621      	mov	r1, r4
 800af48:	4628      	mov	r0, r5
 800af4a:	f000 f915 	bl	800b178 <_fflush_r>
 800af4e:	b988      	cbnz	r0, 800af74 <__swbuf_r+0x90>
 800af50:	4638      	mov	r0, r7
 800af52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af54:	4b0a      	ldr	r3, [pc, #40]	; (800af80 <__swbuf_r+0x9c>)
 800af56:	429c      	cmp	r4, r3
 800af58:	d101      	bne.n	800af5e <__swbuf_r+0x7a>
 800af5a:	68ac      	ldr	r4, [r5, #8]
 800af5c:	e7cf      	b.n	800aefe <__swbuf_r+0x1a>
 800af5e:	4b09      	ldr	r3, [pc, #36]	; (800af84 <__swbuf_r+0xa0>)
 800af60:	429c      	cmp	r4, r3
 800af62:	bf08      	it	eq
 800af64:	68ec      	ldreq	r4, [r5, #12]
 800af66:	e7ca      	b.n	800aefe <__swbuf_r+0x1a>
 800af68:	4621      	mov	r1, r4
 800af6a:	4628      	mov	r0, r5
 800af6c:	f000 f80c 	bl	800af88 <__swsetup_r>
 800af70:	2800      	cmp	r0, #0
 800af72:	d0cb      	beq.n	800af0c <__swbuf_r+0x28>
 800af74:	f04f 37ff 	mov.w	r7, #4294967295
 800af78:	e7ea      	b.n	800af50 <__swbuf_r+0x6c>
 800af7a:	bf00      	nop
 800af7c:	0800bb84 	.word	0x0800bb84
 800af80:	0800bba4 	.word	0x0800bba4
 800af84:	0800bb64 	.word	0x0800bb64

0800af88 <__swsetup_r>:
 800af88:	4b32      	ldr	r3, [pc, #200]	; (800b054 <__swsetup_r+0xcc>)
 800af8a:	b570      	push	{r4, r5, r6, lr}
 800af8c:	681d      	ldr	r5, [r3, #0]
 800af8e:	4606      	mov	r6, r0
 800af90:	460c      	mov	r4, r1
 800af92:	b125      	cbz	r5, 800af9e <__swsetup_r+0x16>
 800af94:	69ab      	ldr	r3, [r5, #24]
 800af96:	b913      	cbnz	r3, 800af9e <__swsetup_r+0x16>
 800af98:	4628      	mov	r0, r5
 800af9a:	f000 f981 	bl	800b2a0 <__sinit>
 800af9e:	4b2e      	ldr	r3, [pc, #184]	; (800b058 <__swsetup_r+0xd0>)
 800afa0:	429c      	cmp	r4, r3
 800afa2:	d10f      	bne.n	800afc4 <__swsetup_r+0x3c>
 800afa4:	686c      	ldr	r4, [r5, #4]
 800afa6:	89a3      	ldrh	r3, [r4, #12]
 800afa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afac:	0719      	lsls	r1, r3, #28
 800afae:	d42c      	bmi.n	800b00a <__swsetup_r+0x82>
 800afb0:	06dd      	lsls	r5, r3, #27
 800afb2:	d411      	bmi.n	800afd8 <__swsetup_r+0x50>
 800afb4:	2309      	movs	r3, #9
 800afb6:	6033      	str	r3, [r6, #0]
 800afb8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800afbc:	f04f 30ff 	mov.w	r0, #4294967295
 800afc0:	81a3      	strh	r3, [r4, #12]
 800afc2:	e03e      	b.n	800b042 <__swsetup_r+0xba>
 800afc4:	4b25      	ldr	r3, [pc, #148]	; (800b05c <__swsetup_r+0xd4>)
 800afc6:	429c      	cmp	r4, r3
 800afc8:	d101      	bne.n	800afce <__swsetup_r+0x46>
 800afca:	68ac      	ldr	r4, [r5, #8]
 800afcc:	e7eb      	b.n	800afa6 <__swsetup_r+0x1e>
 800afce:	4b24      	ldr	r3, [pc, #144]	; (800b060 <__swsetup_r+0xd8>)
 800afd0:	429c      	cmp	r4, r3
 800afd2:	bf08      	it	eq
 800afd4:	68ec      	ldreq	r4, [r5, #12]
 800afd6:	e7e6      	b.n	800afa6 <__swsetup_r+0x1e>
 800afd8:	0758      	lsls	r0, r3, #29
 800afda:	d512      	bpl.n	800b002 <__swsetup_r+0x7a>
 800afdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afde:	b141      	cbz	r1, 800aff2 <__swsetup_r+0x6a>
 800afe0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afe4:	4299      	cmp	r1, r3
 800afe6:	d002      	beq.n	800afee <__swsetup_r+0x66>
 800afe8:	4630      	mov	r0, r6
 800afea:	f7ff fb2f 	bl	800a64c <_free_r>
 800afee:	2300      	movs	r3, #0
 800aff0:	6363      	str	r3, [r4, #52]	; 0x34
 800aff2:	89a3      	ldrh	r3, [r4, #12]
 800aff4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aff8:	81a3      	strh	r3, [r4, #12]
 800affa:	2300      	movs	r3, #0
 800affc:	6063      	str	r3, [r4, #4]
 800affe:	6923      	ldr	r3, [r4, #16]
 800b000:	6023      	str	r3, [r4, #0]
 800b002:	89a3      	ldrh	r3, [r4, #12]
 800b004:	f043 0308 	orr.w	r3, r3, #8
 800b008:	81a3      	strh	r3, [r4, #12]
 800b00a:	6923      	ldr	r3, [r4, #16]
 800b00c:	b94b      	cbnz	r3, 800b022 <__swsetup_r+0x9a>
 800b00e:	89a3      	ldrh	r3, [r4, #12]
 800b010:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b018:	d003      	beq.n	800b022 <__swsetup_r+0x9a>
 800b01a:	4621      	mov	r1, r4
 800b01c:	4630      	mov	r0, r6
 800b01e:	f000 fa05 	bl	800b42c <__smakebuf_r>
 800b022:	89a0      	ldrh	r0, [r4, #12]
 800b024:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b028:	f010 0301 	ands.w	r3, r0, #1
 800b02c:	d00a      	beq.n	800b044 <__swsetup_r+0xbc>
 800b02e:	2300      	movs	r3, #0
 800b030:	60a3      	str	r3, [r4, #8]
 800b032:	6963      	ldr	r3, [r4, #20]
 800b034:	425b      	negs	r3, r3
 800b036:	61a3      	str	r3, [r4, #24]
 800b038:	6923      	ldr	r3, [r4, #16]
 800b03a:	b943      	cbnz	r3, 800b04e <__swsetup_r+0xc6>
 800b03c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b040:	d1ba      	bne.n	800afb8 <__swsetup_r+0x30>
 800b042:	bd70      	pop	{r4, r5, r6, pc}
 800b044:	0781      	lsls	r1, r0, #30
 800b046:	bf58      	it	pl
 800b048:	6963      	ldrpl	r3, [r4, #20]
 800b04a:	60a3      	str	r3, [r4, #8]
 800b04c:	e7f4      	b.n	800b038 <__swsetup_r+0xb0>
 800b04e:	2000      	movs	r0, #0
 800b050:	e7f7      	b.n	800b042 <__swsetup_r+0xba>
 800b052:	bf00      	nop
 800b054:	20000014 	.word	0x20000014
 800b058:	0800bb84 	.word	0x0800bb84
 800b05c:	0800bba4 	.word	0x0800bba4
 800b060:	0800bb64 	.word	0x0800bb64

0800b064 <abort>:
 800b064:	2006      	movs	r0, #6
 800b066:	b508      	push	{r3, lr}
 800b068:	f000 fa50 	bl	800b50c <raise>
 800b06c:	2001      	movs	r0, #1
 800b06e:	f7f7 fb98 	bl	80027a2 <_exit>
	...

0800b074 <__sflush_r>:
 800b074:	898a      	ldrh	r2, [r1, #12]
 800b076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b078:	4605      	mov	r5, r0
 800b07a:	0710      	lsls	r0, r2, #28
 800b07c:	460c      	mov	r4, r1
 800b07e:	d457      	bmi.n	800b130 <__sflush_r+0xbc>
 800b080:	684b      	ldr	r3, [r1, #4]
 800b082:	2b00      	cmp	r3, #0
 800b084:	dc04      	bgt.n	800b090 <__sflush_r+0x1c>
 800b086:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b088:	2b00      	cmp	r3, #0
 800b08a:	dc01      	bgt.n	800b090 <__sflush_r+0x1c>
 800b08c:	2000      	movs	r0, #0
 800b08e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b090:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b092:	2e00      	cmp	r6, #0
 800b094:	d0fa      	beq.n	800b08c <__sflush_r+0x18>
 800b096:	2300      	movs	r3, #0
 800b098:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b09c:	682f      	ldr	r7, [r5, #0]
 800b09e:	602b      	str	r3, [r5, #0]
 800b0a0:	d032      	beq.n	800b108 <__sflush_r+0x94>
 800b0a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0a4:	89a3      	ldrh	r3, [r4, #12]
 800b0a6:	075a      	lsls	r2, r3, #29
 800b0a8:	d505      	bpl.n	800b0b6 <__sflush_r+0x42>
 800b0aa:	6863      	ldr	r3, [r4, #4]
 800b0ac:	1ac0      	subs	r0, r0, r3
 800b0ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0b0:	b10b      	cbz	r3, 800b0b6 <__sflush_r+0x42>
 800b0b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0b4:	1ac0      	subs	r0, r0, r3
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0bc:	4628      	mov	r0, r5
 800b0be:	6a21      	ldr	r1, [r4, #32]
 800b0c0:	47b0      	blx	r6
 800b0c2:	1c43      	adds	r3, r0, #1
 800b0c4:	89a3      	ldrh	r3, [r4, #12]
 800b0c6:	d106      	bne.n	800b0d6 <__sflush_r+0x62>
 800b0c8:	6829      	ldr	r1, [r5, #0]
 800b0ca:	291d      	cmp	r1, #29
 800b0cc:	d82c      	bhi.n	800b128 <__sflush_r+0xb4>
 800b0ce:	4a29      	ldr	r2, [pc, #164]	; (800b174 <__sflush_r+0x100>)
 800b0d0:	40ca      	lsrs	r2, r1
 800b0d2:	07d6      	lsls	r6, r2, #31
 800b0d4:	d528      	bpl.n	800b128 <__sflush_r+0xb4>
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	6062      	str	r2, [r4, #4]
 800b0da:	6922      	ldr	r2, [r4, #16]
 800b0dc:	04d9      	lsls	r1, r3, #19
 800b0de:	6022      	str	r2, [r4, #0]
 800b0e0:	d504      	bpl.n	800b0ec <__sflush_r+0x78>
 800b0e2:	1c42      	adds	r2, r0, #1
 800b0e4:	d101      	bne.n	800b0ea <__sflush_r+0x76>
 800b0e6:	682b      	ldr	r3, [r5, #0]
 800b0e8:	b903      	cbnz	r3, 800b0ec <__sflush_r+0x78>
 800b0ea:	6560      	str	r0, [r4, #84]	; 0x54
 800b0ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0ee:	602f      	str	r7, [r5, #0]
 800b0f0:	2900      	cmp	r1, #0
 800b0f2:	d0cb      	beq.n	800b08c <__sflush_r+0x18>
 800b0f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0f8:	4299      	cmp	r1, r3
 800b0fa:	d002      	beq.n	800b102 <__sflush_r+0x8e>
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	f7ff faa5 	bl	800a64c <_free_r>
 800b102:	2000      	movs	r0, #0
 800b104:	6360      	str	r0, [r4, #52]	; 0x34
 800b106:	e7c2      	b.n	800b08e <__sflush_r+0x1a>
 800b108:	6a21      	ldr	r1, [r4, #32]
 800b10a:	2301      	movs	r3, #1
 800b10c:	4628      	mov	r0, r5
 800b10e:	47b0      	blx	r6
 800b110:	1c41      	adds	r1, r0, #1
 800b112:	d1c7      	bne.n	800b0a4 <__sflush_r+0x30>
 800b114:	682b      	ldr	r3, [r5, #0]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d0c4      	beq.n	800b0a4 <__sflush_r+0x30>
 800b11a:	2b1d      	cmp	r3, #29
 800b11c:	d001      	beq.n	800b122 <__sflush_r+0xae>
 800b11e:	2b16      	cmp	r3, #22
 800b120:	d101      	bne.n	800b126 <__sflush_r+0xb2>
 800b122:	602f      	str	r7, [r5, #0]
 800b124:	e7b2      	b.n	800b08c <__sflush_r+0x18>
 800b126:	89a3      	ldrh	r3, [r4, #12]
 800b128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b12c:	81a3      	strh	r3, [r4, #12]
 800b12e:	e7ae      	b.n	800b08e <__sflush_r+0x1a>
 800b130:	690f      	ldr	r7, [r1, #16]
 800b132:	2f00      	cmp	r7, #0
 800b134:	d0aa      	beq.n	800b08c <__sflush_r+0x18>
 800b136:	0793      	lsls	r3, r2, #30
 800b138:	bf18      	it	ne
 800b13a:	2300      	movne	r3, #0
 800b13c:	680e      	ldr	r6, [r1, #0]
 800b13e:	bf08      	it	eq
 800b140:	694b      	ldreq	r3, [r1, #20]
 800b142:	1bf6      	subs	r6, r6, r7
 800b144:	600f      	str	r7, [r1, #0]
 800b146:	608b      	str	r3, [r1, #8]
 800b148:	2e00      	cmp	r6, #0
 800b14a:	dd9f      	ble.n	800b08c <__sflush_r+0x18>
 800b14c:	4633      	mov	r3, r6
 800b14e:	463a      	mov	r2, r7
 800b150:	4628      	mov	r0, r5
 800b152:	6a21      	ldr	r1, [r4, #32]
 800b154:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b158:	47e0      	blx	ip
 800b15a:	2800      	cmp	r0, #0
 800b15c:	dc06      	bgt.n	800b16c <__sflush_r+0xf8>
 800b15e:	89a3      	ldrh	r3, [r4, #12]
 800b160:	f04f 30ff 	mov.w	r0, #4294967295
 800b164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b168:	81a3      	strh	r3, [r4, #12]
 800b16a:	e790      	b.n	800b08e <__sflush_r+0x1a>
 800b16c:	4407      	add	r7, r0
 800b16e:	1a36      	subs	r6, r6, r0
 800b170:	e7ea      	b.n	800b148 <__sflush_r+0xd4>
 800b172:	bf00      	nop
 800b174:	20400001 	.word	0x20400001

0800b178 <_fflush_r>:
 800b178:	b538      	push	{r3, r4, r5, lr}
 800b17a:	690b      	ldr	r3, [r1, #16]
 800b17c:	4605      	mov	r5, r0
 800b17e:	460c      	mov	r4, r1
 800b180:	b913      	cbnz	r3, 800b188 <_fflush_r+0x10>
 800b182:	2500      	movs	r5, #0
 800b184:	4628      	mov	r0, r5
 800b186:	bd38      	pop	{r3, r4, r5, pc}
 800b188:	b118      	cbz	r0, 800b192 <_fflush_r+0x1a>
 800b18a:	6983      	ldr	r3, [r0, #24]
 800b18c:	b90b      	cbnz	r3, 800b192 <_fflush_r+0x1a>
 800b18e:	f000 f887 	bl	800b2a0 <__sinit>
 800b192:	4b14      	ldr	r3, [pc, #80]	; (800b1e4 <_fflush_r+0x6c>)
 800b194:	429c      	cmp	r4, r3
 800b196:	d11b      	bne.n	800b1d0 <_fflush_r+0x58>
 800b198:	686c      	ldr	r4, [r5, #4]
 800b19a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d0ef      	beq.n	800b182 <_fflush_r+0xa>
 800b1a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1a4:	07d0      	lsls	r0, r2, #31
 800b1a6:	d404      	bmi.n	800b1b2 <_fflush_r+0x3a>
 800b1a8:	0599      	lsls	r1, r3, #22
 800b1aa:	d402      	bmi.n	800b1b2 <_fflush_r+0x3a>
 800b1ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1ae:	f000 f915 	bl	800b3dc <__retarget_lock_acquire_recursive>
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	4621      	mov	r1, r4
 800b1b6:	f7ff ff5d 	bl	800b074 <__sflush_r>
 800b1ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1bc:	4605      	mov	r5, r0
 800b1be:	07da      	lsls	r2, r3, #31
 800b1c0:	d4e0      	bmi.n	800b184 <_fflush_r+0xc>
 800b1c2:	89a3      	ldrh	r3, [r4, #12]
 800b1c4:	059b      	lsls	r3, r3, #22
 800b1c6:	d4dd      	bmi.n	800b184 <_fflush_r+0xc>
 800b1c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1ca:	f000 f908 	bl	800b3de <__retarget_lock_release_recursive>
 800b1ce:	e7d9      	b.n	800b184 <_fflush_r+0xc>
 800b1d0:	4b05      	ldr	r3, [pc, #20]	; (800b1e8 <_fflush_r+0x70>)
 800b1d2:	429c      	cmp	r4, r3
 800b1d4:	d101      	bne.n	800b1da <_fflush_r+0x62>
 800b1d6:	68ac      	ldr	r4, [r5, #8]
 800b1d8:	e7df      	b.n	800b19a <_fflush_r+0x22>
 800b1da:	4b04      	ldr	r3, [pc, #16]	; (800b1ec <_fflush_r+0x74>)
 800b1dc:	429c      	cmp	r4, r3
 800b1de:	bf08      	it	eq
 800b1e0:	68ec      	ldreq	r4, [r5, #12]
 800b1e2:	e7da      	b.n	800b19a <_fflush_r+0x22>
 800b1e4:	0800bb84 	.word	0x0800bb84
 800b1e8:	0800bba4 	.word	0x0800bba4
 800b1ec:	0800bb64 	.word	0x0800bb64

0800b1f0 <std>:
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	b510      	push	{r4, lr}
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	e9c0 3300 	strd	r3, r3, [r0]
 800b1fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1fe:	6083      	str	r3, [r0, #8]
 800b200:	8181      	strh	r1, [r0, #12]
 800b202:	6643      	str	r3, [r0, #100]	; 0x64
 800b204:	81c2      	strh	r2, [r0, #14]
 800b206:	6183      	str	r3, [r0, #24]
 800b208:	4619      	mov	r1, r3
 800b20a:	2208      	movs	r2, #8
 800b20c:	305c      	adds	r0, #92	; 0x5c
 800b20e:	f7fb fded 	bl	8006dec <memset>
 800b212:	4b05      	ldr	r3, [pc, #20]	; (800b228 <std+0x38>)
 800b214:	6224      	str	r4, [r4, #32]
 800b216:	6263      	str	r3, [r4, #36]	; 0x24
 800b218:	4b04      	ldr	r3, [pc, #16]	; (800b22c <std+0x3c>)
 800b21a:	62a3      	str	r3, [r4, #40]	; 0x28
 800b21c:	4b04      	ldr	r3, [pc, #16]	; (800b230 <std+0x40>)
 800b21e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b220:	4b04      	ldr	r3, [pc, #16]	; (800b234 <std+0x44>)
 800b222:	6323      	str	r3, [r4, #48]	; 0x30
 800b224:	bd10      	pop	{r4, pc}
 800b226:	bf00      	nop
 800b228:	0800b545 	.word	0x0800b545
 800b22c:	0800b567 	.word	0x0800b567
 800b230:	0800b59f 	.word	0x0800b59f
 800b234:	0800b5c3 	.word	0x0800b5c3

0800b238 <_cleanup_r>:
 800b238:	4901      	ldr	r1, [pc, #4]	; (800b240 <_cleanup_r+0x8>)
 800b23a:	f000 b8af 	b.w	800b39c <_fwalk_reent>
 800b23e:	bf00      	nop
 800b240:	0800b179 	.word	0x0800b179

0800b244 <__sfmoreglue>:
 800b244:	2268      	movs	r2, #104	; 0x68
 800b246:	b570      	push	{r4, r5, r6, lr}
 800b248:	1e4d      	subs	r5, r1, #1
 800b24a:	4355      	muls	r5, r2
 800b24c:	460e      	mov	r6, r1
 800b24e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b252:	f7ff fa63 	bl	800a71c <_malloc_r>
 800b256:	4604      	mov	r4, r0
 800b258:	b140      	cbz	r0, 800b26c <__sfmoreglue+0x28>
 800b25a:	2100      	movs	r1, #0
 800b25c:	e9c0 1600 	strd	r1, r6, [r0]
 800b260:	300c      	adds	r0, #12
 800b262:	60a0      	str	r0, [r4, #8]
 800b264:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b268:	f7fb fdc0 	bl	8006dec <memset>
 800b26c:	4620      	mov	r0, r4
 800b26e:	bd70      	pop	{r4, r5, r6, pc}

0800b270 <__sfp_lock_acquire>:
 800b270:	4801      	ldr	r0, [pc, #4]	; (800b278 <__sfp_lock_acquire+0x8>)
 800b272:	f000 b8b3 	b.w	800b3dc <__retarget_lock_acquire_recursive>
 800b276:	bf00      	nop
 800b278:	20000425 	.word	0x20000425

0800b27c <__sfp_lock_release>:
 800b27c:	4801      	ldr	r0, [pc, #4]	; (800b284 <__sfp_lock_release+0x8>)
 800b27e:	f000 b8ae 	b.w	800b3de <__retarget_lock_release_recursive>
 800b282:	bf00      	nop
 800b284:	20000425 	.word	0x20000425

0800b288 <__sinit_lock_acquire>:
 800b288:	4801      	ldr	r0, [pc, #4]	; (800b290 <__sinit_lock_acquire+0x8>)
 800b28a:	f000 b8a7 	b.w	800b3dc <__retarget_lock_acquire_recursive>
 800b28e:	bf00      	nop
 800b290:	20000426 	.word	0x20000426

0800b294 <__sinit_lock_release>:
 800b294:	4801      	ldr	r0, [pc, #4]	; (800b29c <__sinit_lock_release+0x8>)
 800b296:	f000 b8a2 	b.w	800b3de <__retarget_lock_release_recursive>
 800b29a:	bf00      	nop
 800b29c:	20000426 	.word	0x20000426

0800b2a0 <__sinit>:
 800b2a0:	b510      	push	{r4, lr}
 800b2a2:	4604      	mov	r4, r0
 800b2a4:	f7ff fff0 	bl	800b288 <__sinit_lock_acquire>
 800b2a8:	69a3      	ldr	r3, [r4, #24]
 800b2aa:	b11b      	cbz	r3, 800b2b4 <__sinit+0x14>
 800b2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2b0:	f7ff bff0 	b.w	800b294 <__sinit_lock_release>
 800b2b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b2b8:	6523      	str	r3, [r4, #80]	; 0x50
 800b2ba:	4b13      	ldr	r3, [pc, #76]	; (800b308 <__sinit+0x68>)
 800b2bc:	4a13      	ldr	r2, [pc, #76]	; (800b30c <__sinit+0x6c>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	62a2      	str	r2, [r4, #40]	; 0x28
 800b2c2:	42a3      	cmp	r3, r4
 800b2c4:	bf08      	it	eq
 800b2c6:	2301      	moveq	r3, #1
 800b2c8:	4620      	mov	r0, r4
 800b2ca:	bf08      	it	eq
 800b2cc:	61a3      	streq	r3, [r4, #24]
 800b2ce:	f000 f81f 	bl	800b310 <__sfp>
 800b2d2:	6060      	str	r0, [r4, #4]
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	f000 f81b 	bl	800b310 <__sfp>
 800b2da:	60a0      	str	r0, [r4, #8]
 800b2dc:	4620      	mov	r0, r4
 800b2de:	f000 f817 	bl	800b310 <__sfp>
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	2104      	movs	r1, #4
 800b2e6:	60e0      	str	r0, [r4, #12]
 800b2e8:	6860      	ldr	r0, [r4, #4]
 800b2ea:	f7ff ff81 	bl	800b1f0 <std>
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	2109      	movs	r1, #9
 800b2f2:	68a0      	ldr	r0, [r4, #8]
 800b2f4:	f7ff ff7c 	bl	800b1f0 <std>
 800b2f8:	2202      	movs	r2, #2
 800b2fa:	2112      	movs	r1, #18
 800b2fc:	68e0      	ldr	r0, [r4, #12]
 800b2fe:	f7ff ff77 	bl	800b1f0 <std>
 800b302:	2301      	movs	r3, #1
 800b304:	61a3      	str	r3, [r4, #24]
 800b306:	e7d1      	b.n	800b2ac <__sinit+0xc>
 800b308:	0800b71c 	.word	0x0800b71c
 800b30c:	0800b239 	.word	0x0800b239

0800b310 <__sfp>:
 800b310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b312:	4607      	mov	r7, r0
 800b314:	f7ff ffac 	bl	800b270 <__sfp_lock_acquire>
 800b318:	4b1e      	ldr	r3, [pc, #120]	; (800b394 <__sfp+0x84>)
 800b31a:	681e      	ldr	r6, [r3, #0]
 800b31c:	69b3      	ldr	r3, [r6, #24]
 800b31e:	b913      	cbnz	r3, 800b326 <__sfp+0x16>
 800b320:	4630      	mov	r0, r6
 800b322:	f7ff ffbd 	bl	800b2a0 <__sinit>
 800b326:	3648      	adds	r6, #72	; 0x48
 800b328:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b32c:	3b01      	subs	r3, #1
 800b32e:	d503      	bpl.n	800b338 <__sfp+0x28>
 800b330:	6833      	ldr	r3, [r6, #0]
 800b332:	b30b      	cbz	r3, 800b378 <__sfp+0x68>
 800b334:	6836      	ldr	r6, [r6, #0]
 800b336:	e7f7      	b.n	800b328 <__sfp+0x18>
 800b338:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b33c:	b9d5      	cbnz	r5, 800b374 <__sfp+0x64>
 800b33e:	4b16      	ldr	r3, [pc, #88]	; (800b398 <__sfp+0x88>)
 800b340:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b344:	60e3      	str	r3, [r4, #12]
 800b346:	6665      	str	r5, [r4, #100]	; 0x64
 800b348:	f000 f847 	bl	800b3da <__retarget_lock_init_recursive>
 800b34c:	f7ff ff96 	bl	800b27c <__sfp_lock_release>
 800b350:	2208      	movs	r2, #8
 800b352:	4629      	mov	r1, r5
 800b354:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b358:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b35c:	6025      	str	r5, [r4, #0]
 800b35e:	61a5      	str	r5, [r4, #24]
 800b360:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b364:	f7fb fd42 	bl	8006dec <memset>
 800b368:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b36c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b370:	4620      	mov	r0, r4
 800b372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b374:	3468      	adds	r4, #104	; 0x68
 800b376:	e7d9      	b.n	800b32c <__sfp+0x1c>
 800b378:	2104      	movs	r1, #4
 800b37a:	4638      	mov	r0, r7
 800b37c:	f7ff ff62 	bl	800b244 <__sfmoreglue>
 800b380:	4604      	mov	r4, r0
 800b382:	6030      	str	r0, [r6, #0]
 800b384:	2800      	cmp	r0, #0
 800b386:	d1d5      	bne.n	800b334 <__sfp+0x24>
 800b388:	f7ff ff78 	bl	800b27c <__sfp_lock_release>
 800b38c:	230c      	movs	r3, #12
 800b38e:	603b      	str	r3, [r7, #0]
 800b390:	e7ee      	b.n	800b370 <__sfp+0x60>
 800b392:	bf00      	nop
 800b394:	0800b71c 	.word	0x0800b71c
 800b398:	ffff0001 	.word	0xffff0001

0800b39c <_fwalk_reent>:
 800b39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3a0:	4606      	mov	r6, r0
 800b3a2:	4688      	mov	r8, r1
 800b3a4:	2700      	movs	r7, #0
 800b3a6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b3aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3ae:	f1b9 0901 	subs.w	r9, r9, #1
 800b3b2:	d505      	bpl.n	800b3c0 <_fwalk_reent+0x24>
 800b3b4:	6824      	ldr	r4, [r4, #0]
 800b3b6:	2c00      	cmp	r4, #0
 800b3b8:	d1f7      	bne.n	800b3aa <_fwalk_reent+0xe>
 800b3ba:	4638      	mov	r0, r7
 800b3bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3c0:	89ab      	ldrh	r3, [r5, #12]
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d907      	bls.n	800b3d6 <_fwalk_reent+0x3a>
 800b3c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b3ca:	3301      	adds	r3, #1
 800b3cc:	d003      	beq.n	800b3d6 <_fwalk_reent+0x3a>
 800b3ce:	4629      	mov	r1, r5
 800b3d0:	4630      	mov	r0, r6
 800b3d2:	47c0      	blx	r8
 800b3d4:	4307      	orrs	r7, r0
 800b3d6:	3568      	adds	r5, #104	; 0x68
 800b3d8:	e7e9      	b.n	800b3ae <_fwalk_reent+0x12>

0800b3da <__retarget_lock_init_recursive>:
 800b3da:	4770      	bx	lr

0800b3dc <__retarget_lock_acquire_recursive>:
 800b3dc:	4770      	bx	lr

0800b3de <__retarget_lock_release_recursive>:
 800b3de:	4770      	bx	lr

0800b3e0 <__swhatbuf_r>:
 800b3e0:	b570      	push	{r4, r5, r6, lr}
 800b3e2:	460e      	mov	r6, r1
 800b3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3e8:	4614      	mov	r4, r2
 800b3ea:	2900      	cmp	r1, #0
 800b3ec:	461d      	mov	r5, r3
 800b3ee:	b096      	sub	sp, #88	; 0x58
 800b3f0:	da08      	bge.n	800b404 <__swhatbuf_r+0x24>
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b3f8:	602a      	str	r2, [r5, #0]
 800b3fa:	061a      	lsls	r2, r3, #24
 800b3fc:	d410      	bmi.n	800b420 <__swhatbuf_r+0x40>
 800b3fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b402:	e00e      	b.n	800b422 <__swhatbuf_r+0x42>
 800b404:	466a      	mov	r2, sp
 800b406:	f000 f903 	bl	800b610 <_fstat_r>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	dbf1      	blt.n	800b3f2 <__swhatbuf_r+0x12>
 800b40e:	9a01      	ldr	r2, [sp, #4]
 800b410:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b414:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b418:	425a      	negs	r2, r3
 800b41a:	415a      	adcs	r2, r3
 800b41c:	602a      	str	r2, [r5, #0]
 800b41e:	e7ee      	b.n	800b3fe <__swhatbuf_r+0x1e>
 800b420:	2340      	movs	r3, #64	; 0x40
 800b422:	2000      	movs	r0, #0
 800b424:	6023      	str	r3, [r4, #0]
 800b426:	b016      	add	sp, #88	; 0x58
 800b428:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b42c <__smakebuf_r>:
 800b42c:	898b      	ldrh	r3, [r1, #12]
 800b42e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b430:	079d      	lsls	r5, r3, #30
 800b432:	4606      	mov	r6, r0
 800b434:	460c      	mov	r4, r1
 800b436:	d507      	bpl.n	800b448 <__smakebuf_r+0x1c>
 800b438:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b43c:	6023      	str	r3, [r4, #0]
 800b43e:	6123      	str	r3, [r4, #16]
 800b440:	2301      	movs	r3, #1
 800b442:	6163      	str	r3, [r4, #20]
 800b444:	b002      	add	sp, #8
 800b446:	bd70      	pop	{r4, r5, r6, pc}
 800b448:	466a      	mov	r2, sp
 800b44a:	ab01      	add	r3, sp, #4
 800b44c:	f7ff ffc8 	bl	800b3e0 <__swhatbuf_r>
 800b450:	9900      	ldr	r1, [sp, #0]
 800b452:	4605      	mov	r5, r0
 800b454:	4630      	mov	r0, r6
 800b456:	f7ff f961 	bl	800a71c <_malloc_r>
 800b45a:	b948      	cbnz	r0, 800b470 <__smakebuf_r+0x44>
 800b45c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b460:	059a      	lsls	r2, r3, #22
 800b462:	d4ef      	bmi.n	800b444 <__smakebuf_r+0x18>
 800b464:	f023 0303 	bic.w	r3, r3, #3
 800b468:	f043 0302 	orr.w	r3, r3, #2
 800b46c:	81a3      	strh	r3, [r4, #12]
 800b46e:	e7e3      	b.n	800b438 <__smakebuf_r+0xc>
 800b470:	4b0d      	ldr	r3, [pc, #52]	; (800b4a8 <__smakebuf_r+0x7c>)
 800b472:	62b3      	str	r3, [r6, #40]	; 0x28
 800b474:	89a3      	ldrh	r3, [r4, #12]
 800b476:	6020      	str	r0, [r4, #0]
 800b478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b47c:	81a3      	strh	r3, [r4, #12]
 800b47e:	9b00      	ldr	r3, [sp, #0]
 800b480:	6120      	str	r0, [r4, #16]
 800b482:	6163      	str	r3, [r4, #20]
 800b484:	9b01      	ldr	r3, [sp, #4]
 800b486:	b15b      	cbz	r3, 800b4a0 <__smakebuf_r+0x74>
 800b488:	4630      	mov	r0, r6
 800b48a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b48e:	f000 f8d1 	bl	800b634 <_isatty_r>
 800b492:	b128      	cbz	r0, 800b4a0 <__smakebuf_r+0x74>
 800b494:	89a3      	ldrh	r3, [r4, #12]
 800b496:	f023 0303 	bic.w	r3, r3, #3
 800b49a:	f043 0301 	orr.w	r3, r3, #1
 800b49e:	81a3      	strh	r3, [r4, #12]
 800b4a0:	89a0      	ldrh	r0, [r4, #12]
 800b4a2:	4305      	orrs	r5, r0
 800b4a4:	81a5      	strh	r5, [r4, #12]
 800b4a6:	e7cd      	b.n	800b444 <__smakebuf_r+0x18>
 800b4a8:	0800b239 	.word	0x0800b239

0800b4ac <_malloc_usable_size_r>:
 800b4ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4b0:	1f18      	subs	r0, r3, #4
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	bfbc      	itt	lt
 800b4b6:	580b      	ldrlt	r3, [r1, r0]
 800b4b8:	18c0      	addlt	r0, r0, r3
 800b4ba:	4770      	bx	lr

0800b4bc <_raise_r>:
 800b4bc:	291f      	cmp	r1, #31
 800b4be:	b538      	push	{r3, r4, r5, lr}
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	460d      	mov	r5, r1
 800b4c4:	d904      	bls.n	800b4d0 <_raise_r+0x14>
 800b4c6:	2316      	movs	r3, #22
 800b4c8:	6003      	str	r3, [r0, #0]
 800b4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b4ce:	bd38      	pop	{r3, r4, r5, pc}
 800b4d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b4d2:	b112      	cbz	r2, 800b4da <_raise_r+0x1e>
 800b4d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b4d8:	b94b      	cbnz	r3, 800b4ee <_raise_r+0x32>
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f000 f830 	bl	800b540 <_getpid_r>
 800b4e0:	462a      	mov	r2, r5
 800b4e2:	4601      	mov	r1, r0
 800b4e4:	4620      	mov	r0, r4
 800b4e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4ea:	f000 b817 	b.w	800b51c <_kill_r>
 800b4ee:	2b01      	cmp	r3, #1
 800b4f0:	d00a      	beq.n	800b508 <_raise_r+0x4c>
 800b4f2:	1c59      	adds	r1, r3, #1
 800b4f4:	d103      	bne.n	800b4fe <_raise_r+0x42>
 800b4f6:	2316      	movs	r3, #22
 800b4f8:	6003      	str	r3, [r0, #0]
 800b4fa:	2001      	movs	r0, #1
 800b4fc:	e7e7      	b.n	800b4ce <_raise_r+0x12>
 800b4fe:	2400      	movs	r4, #0
 800b500:	4628      	mov	r0, r5
 800b502:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b506:	4798      	blx	r3
 800b508:	2000      	movs	r0, #0
 800b50a:	e7e0      	b.n	800b4ce <_raise_r+0x12>

0800b50c <raise>:
 800b50c:	4b02      	ldr	r3, [pc, #8]	; (800b518 <raise+0xc>)
 800b50e:	4601      	mov	r1, r0
 800b510:	6818      	ldr	r0, [r3, #0]
 800b512:	f7ff bfd3 	b.w	800b4bc <_raise_r>
 800b516:	bf00      	nop
 800b518:	20000014 	.word	0x20000014

0800b51c <_kill_r>:
 800b51c:	b538      	push	{r3, r4, r5, lr}
 800b51e:	2300      	movs	r3, #0
 800b520:	4d06      	ldr	r5, [pc, #24]	; (800b53c <_kill_r+0x20>)
 800b522:	4604      	mov	r4, r0
 800b524:	4608      	mov	r0, r1
 800b526:	4611      	mov	r1, r2
 800b528:	602b      	str	r3, [r5, #0]
 800b52a:	f7f7 f92a 	bl	8002782 <_kill>
 800b52e:	1c43      	adds	r3, r0, #1
 800b530:	d102      	bne.n	800b538 <_kill_r+0x1c>
 800b532:	682b      	ldr	r3, [r5, #0]
 800b534:	b103      	cbz	r3, 800b538 <_kill_r+0x1c>
 800b536:	6023      	str	r3, [r4, #0]
 800b538:	bd38      	pop	{r3, r4, r5, pc}
 800b53a:	bf00      	nop
 800b53c:	20000420 	.word	0x20000420

0800b540 <_getpid_r>:
 800b540:	f7f7 b918 	b.w	8002774 <_getpid>

0800b544 <__sread>:
 800b544:	b510      	push	{r4, lr}
 800b546:	460c      	mov	r4, r1
 800b548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b54c:	f000 f894 	bl	800b678 <_read_r>
 800b550:	2800      	cmp	r0, #0
 800b552:	bfab      	itete	ge
 800b554:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b556:	89a3      	ldrhlt	r3, [r4, #12]
 800b558:	181b      	addge	r3, r3, r0
 800b55a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b55e:	bfac      	ite	ge
 800b560:	6563      	strge	r3, [r4, #84]	; 0x54
 800b562:	81a3      	strhlt	r3, [r4, #12]
 800b564:	bd10      	pop	{r4, pc}

0800b566 <__swrite>:
 800b566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b56a:	461f      	mov	r7, r3
 800b56c:	898b      	ldrh	r3, [r1, #12]
 800b56e:	4605      	mov	r5, r0
 800b570:	05db      	lsls	r3, r3, #23
 800b572:	460c      	mov	r4, r1
 800b574:	4616      	mov	r6, r2
 800b576:	d505      	bpl.n	800b584 <__swrite+0x1e>
 800b578:	2302      	movs	r3, #2
 800b57a:	2200      	movs	r2, #0
 800b57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b580:	f000 f868 	bl	800b654 <_lseek_r>
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	4632      	mov	r2, r6
 800b588:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b58c:	81a3      	strh	r3, [r4, #12]
 800b58e:	4628      	mov	r0, r5
 800b590:	463b      	mov	r3, r7
 800b592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b59a:	f000 b817 	b.w	800b5cc <_write_r>

0800b59e <__sseek>:
 800b59e:	b510      	push	{r4, lr}
 800b5a0:	460c      	mov	r4, r1
 800b5a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5a6:	f000 f855 	bl	800b654 <_lseek_r>
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	89a3      	ldrh	r3, [r4, #12]
 800b5ae:	bf15      	itete	ne
 800b5b0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b5b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b5ba:	81a3      	strheq	r3, [r4, #12]
 800b5bc:	bf18      	it	ne
 800b5be:	81a3      	strhne	r3, [r4, #12]
 800b5c0:	bd10      	pop	{r4, pc}

0800b5c2 <__sclose>:
 800b5c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5c6:	f000 b813 	b.w	800b5f0 <_close_r>
	...

0800b5cc <_write_r>:
 800b5cc:	b538      	push	{r3, r4, r5, lr}
 800b5ce:	4604      	mov	r4, r0
 800b5d0:	4608      	mov	r0, r1
 800b5d2:	4611      	mov	r1, r2
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	4d05      	ldr	r5, [pc, #20]	; (800b5ec <_write_r+0x20>)
 800b5d8:	602a      	str	r2, [r5, #0]
 800b5da:	461a      	mov	r2, r3
 800b5dc:	f7f7 f908 	bl	80027f0 <_write>
 800b5e0:	1c43      	adds	r3, r0, #1
 800b5e2:	d102      	bne.n	800b5ea <_write_r+0x1e>
 800b5e4:	682b      	ldr	r3, [r5, #0]
 800b5e6:	b103      	cbz	r3, 800b5ea <_write_r+0x1e>
 800b5e8:	6023      	str	r3, [r4, #0]
 800b5ea:	bd38      	pop	{r3, r4, r5, pc}
 800b5ec:	20000420 	.word	0x20000420

0800b5f0 <_close_r>:
 800b5f0:	b538      	push	{r3, r4, r5, lr}
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	4d05      	ldr	r5, [pc, #20]	; (800b60c <_close_r+0x1c>)
 800b5f6:	4604      	mov	r4, r0
 800b5f8:	4608      	mov	r0, r1
 800b5fa:	602b      	str	r3, [r5, #0]
 800b5fc:	f7f7 f914 	bl	8002828 <_close>
 800b600:	1c43      	adds	r3, r0, #1
 800b602:	d102      	bne.n	800b60a <_close_r+0x1a>
 800b604:	682b      	ldr	r3, [r5, #0]
 800b606:	b103      	cbz	r3, 800b60a <_close_r+0x1a>
 800b608:	6023      	str	r3, [r4, #0]
 800b60a:	bd38      	pop	{r3, r4, r5, pc}
 800b60c:	20000420 	.word	0x20000420

0800b610 <_fstat_r>:
 800b610:	b538      	push	{r3, r4, r5, lr}
 800b612:	2300      	movs	r3, #0
 800b614:	4d06      	ldr	r5, [pc, #24]	; (800b630 <_fstat_r+0x20>)
 800b616:	4604      	mov	r4, r0
 800b618:	4608      	mov	r0, r1
 800b61a:	4611      	mov	r1, r2
 800b61c:	602b      	str	r3, [r5, #0]
 800b61e:	f7f7 f90e 	bl	800283e <_fstat>
 800b622:	1c43      	adds	r3, r0, #1
 800b624:	d102      	bne.n	800b62c <_fstat_r+0x1c>
 800b626:	682b      	ldr	r3, [r5, #0]
 800b628:	b103      	cbz	r3, 800b62c <_fstat_r+0x1c>
 800b62a:	6023      	str	r3, [r4, #0]
 800b62c:	bd38      	pop	{r3, r4, r5, pc}
 800b62e:	bf00      	nop
 800b630:	20000420 	.word	0x20000420

0800b634 <_isatty_r>:
 800b634:	b538      	push	{r3, r4, r5, lr}
 800b636:	2300      	movs	r3, #0
 800b638:	4d05      	ldr	r5, [pc, #20]	; (800b650 <_isatty_r+0x1c>)
 800b63a:	4604      	mov	r4, r0
 800b63c:	4608      	mov	r0, r1
 800b63e:	602b      	str	r3, [r5, #0]
 800b640:	f7f7 f90c 	bl	800285c <_isatty>
 800b644:	1c43      	adds	r3, r0, #1
 800b646:	d102      	bne.n	800b64e <_isatty_r+0x1a>
 800b648:	682b      	ldr	r3, [r5, #0]
 800b64a:	b103      	cbz	r3, 800b64e <_isatty_r+0x1a>
 800b64c:	6023      	str	r3, [r4, #0]
 800b64e:	bd38      	pop	{r3, r4, r5, pc}
 800b650:	20000420 	.word	0x20000420

0800b654 <_lseek_r>:
 800b654:	b538      	push	{r3, r4, r5, lr}
 800b656:	4604      	mov	r4, r0
 800b658:	4608      	mov	r0, r1
 800b65a:	4611      	mov	r1, r2
 800b65c:	2200      	movs	r2, #0
 800b65e:	4d05      	ldr	r5, [pc, #20]	; (800b674 <_lseek_r+0x20>)
 800b660:	602a      	str	r2, [r5, #0]
 800b662:	461a      	mov	r2, r3
 800b664:	f7f7 f904 	bl	8002870 <_lseek>
 800b668:	1c43      	adds	r3, r0, #1
 800b66a:	d102      	bne.n	800b672 <_lseek_r+0x1e>
 800b66c:	682b      	ldr	r3, [r5, #0]
 800b66e:	b103      	cbz	r3, 800b672 <_lseek_r+0x1e>
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	bd38      	pop	{r3, r4, r5, pc}
 800b674:	20000420 	.word	0x20000420

0800b678 <_read_r>:
 800b678:	b538      	push	{r3, r4, r5, lr}
 800b67a:	4604      	mov	r4, r0
 800b67c:	4608      	mov	r0, r1
 800b67e:	4611      	mov	r1, r2
 800b680:	2200      	movs	r2, #0
 800b682:	4d05      	ldr	r5, [pc, #20]	; (800b698 <_read_r+0x20>)
 800b684:	602a      	str	r2, [r5, #0]
 800b686:	461a      	mov	r2, r3
 800b688:	f7f7 f895 	bl	80027b6 <_read>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	d102      	bne.n	800b696 <_read_r+0x1e>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	b103      	cbz	r3, 800b696 <_read_r+0x1e>
 800b694:	6023      	str	r3, [r4, #0]
 800b696:	bd38      	pop	{r3, r4, r5, pc}
 800b698:	20000420 	.word	0x20000420

0800b69c <_init>:
 800b69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69e:	bf00      	nop
 800b6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6a2:	bc08      	pop	{r3}
 800b6a4:	469e      	mov	lr, r3
 800b6a6:	4770      	bx	lr

0800b6a8 <_fini>:
 800b6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6aa:	bf00      	nop
 800b6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ae:	bc08      	pop	{r3}
 800b6b0:	469e      	mov	lr, r3
 800b6b2:	4770      	bx	lr
