module ir (	input [31:0] im_out,
				input [2:0] abus_en, bbus_en,
				input im_r, clock,
				output wire [31:0] bbus_in,
				output wire [31:0] abus_in);
	
	reg [31:0] data = 32'b0; 
	reg [31:0] abus = 32'b0;
	reg [31:0] bbus = 32'b0;
	
	always @(posedge clock)
		begin
			if (bbus_en == 3'b111)
				bbus <= data[31:24];
			if (abus_en == 3'b111)
				abus <= data;
		end
		
	always @(negedge clock)
		begin 
			if (im_r) 
				data <= im_out;
		end
	
endmodule 