Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2-1_Full64; Runtime version U-2023.03-SP2-1_Full64;  Mar 28 02:14 2025
Time:   0 clock:0 reset:1 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00000 tag_in:00000 cdb_tag:00000 rs1_tag:xxxxx rs2_tag:xxxxx regfile_rs1:00000 regfile_rs2:00000 reg_write:xxxxx
Time:   1 clock:1 reset:1 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00000 tag_in:00000 cdb_tag:00000 rs1_tag:xxxxx rs2_tag:xxxxx regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   1 clock:0 reset:1 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00000 tag_in:00000 cdb_tag:00000 rs1_tag:xxxxx rs2_tag:xxxxx regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   2 clock:1 reset:1 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00000 tag_in:00000 cdb_tag:00000 rs1_tag:xxxxx rs2_tag:xxxxx regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   2 clock:0 reset:0 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00000 tag_in:00000 cdb_tag:00000 rs1_tag:xxxxx rs2_tag:xxxxx regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   3 clock:1 reset:0 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00000 tag_in:00000 cdb_tag:00000 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   3 clock:0 reset:0 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00001 tag_in:00001 cdb_tag:00000 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   4 clock:1 reset:0 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00001 tag_in:00001 cdb_tag:00000 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   4 clock:0 reset:0 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00001 tag_in:00001 cdb_tag:00000 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   5 clock:1 reset:0 read_cdb:0 rs1_addr:00000 rs2_addr:00000 r_dest:00001 tag_in:00001 cdb_tag:00000 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00000 regfile_rs2:00000 reg_write:00000
Time:   5 clock:0 reset:0 read_cdb:0 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00000 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00000
Time:   6 clock:1 reset:0 read_cdb:0 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00000 rs1_tag:00001 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00000
Time:   6 clock:0 reset:0 read_cdb:1 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00001 rs1_tag:00001 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00000
Time:   7 clock:1 reset:0 read_cdb:1 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00001 rs1_tag:00001 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00001
Time:   7 clock:0 reset:0 read_cdb:0 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00001 rs1_tag:00001 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00001
Time:   8 clock:1 reset:0 read_cdb:0 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00001 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00001
Time:   8 clock:0 reset:0 read_cdb:0 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00001 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00001
Time:   9 clock:1 reset:0 read_cdb:0 rs1_addr:00001 rs2_addr:00000 r_dest:00010 tag_in:00010 cdb_tag:00001 rs1_tag:00000 rs2_tag:00000 regfile_rs1:00001 regfile_rs2:00000 reg_write:00001
$finish called from file "test/map_table_test.sv", line 81.
$finish at simulation time                 9000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9000 ps
CPU Time:      0.300 seconds;       Data structure size:   0.0Mb
Fri Mar 28 02:14:54 2025
