|Asteroids
CLOCK_50 => CLOCK_50.IN2
CLOCK_50_2 => ~NO_FANOUT~
BUTTON[0] => RST.IN33
BUTTON[1] => ~NO_FANOUT~
BUTTON[2] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
UART_RTS => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_DQ[8] <> FL_DQ[8]
FL_DQ[9] <> FL_DQ[9]
FL_DQ[10] <> FL_DQ[10]
FL_DQ[11] <> FL_DQ[11]
FL_DQ[12] <> FL_DQ[12]
FL_DQ[13] <> FL_DQ[13]
FL_DQ[14] <> FL_DQ[14]
FL_DQ15_AM1 <> <UNC>
FL_RY => ~NO_FANOUT~
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT0 <> SD_DAT0
SD_DAT3 <> SD_DAT3
SD_CMD <> SD_CMD
SD_WP_N => ~NO_FANOUT~
PS2_KBDAT <> keyboard:kb.port2
PS2_KBCLK <> keyboard:kb.port1
PS2_MSDAT <> PS2_MSDAT
PS2_MSCLK <> PS2_MSCLK
GPIO0_CLKIN[0] => ~NO_FANOUT~
GPIO0_CLKIN[1] => ~NO_FANOUT~
GPIO0_D[0] <> GPIO0_D[0]
GPIO0_D[1] <> GPIO0_D[1]
GPIO0_D[2] <> GPIO0_D[2]
GPIO0_D[3] <> GPIO0_D[3]
GPIO0_D[4] <> GPIO0_D[4]
GPIO0_D[5] <> GPIO0_D[5]
GPIO0_D[6] <> GPIO0_D[6]
GPIO0_D[7] <> GPIO0_D[7]
GPIO0_D[8] <> GPIO0_D[8]
GPIO0_D[9] <> GPIO0_D[9]
GPIO0_D[10] <> GPIO0_D[10]
GPIO0_D[11] <> GPIO0_D[11]
GPIO0_D[12] <> GPIO0_D[12]
GPIO0_D[13] <> GPIO0_D[13]
GPIO0_D[14] <> GPIO0_D[14]
GPIO0_D[15] <> GPIO0_D[15]
GPIO0_D[16] <> GPIO0_D[16]
GPIO0_D[17] <> GPIO0_D[17]
GPIO0_D[18] <> GPIO0_D[18]
GPIO0_D[19] <> GPIO0_D[19]
GPIO0_D[20] <> GPIO0_D[20]
GPIO0_D[21] <> GPIO0_D[21]
GPIO0_D[22] <> GPIO0_D[22]
GPIO0_D[23] <> GPIO0_D[23]
GPIO0_D[24] <> GPIO0_D[24]
GPIO0_D[25] <> GPIO0_D[25]
GPIO0_D[26] <> GPIO0_D[26]
GPIO0_D[27] <> GPIO0_D[27]
GPIO0_D[28] <> GPIO0_D[28]
GPIO0_D[29] <> GPIO0_D[29]
GPIO0_D[30] <> GPIO0_D[30]
GPIO0_D[31] <> GPIO0_D[31]
GPIO1_CLKIN[0] => ~NO_FANOUT~
GPIO1_CLKIN[1] => ~NO_FANOUT~
GPIO1_D[0] <> GPIO1_D[0]
GPIO1_D[1] <> GPIO1_D[1]
GPIO1_D[2] <> GPIO1_D[2]
GPIO1_D[3] <> GPIO1_D[3]
GPIO1_D[4] <> GPIO1_D[4]
GPIO1_D[5] <> GPIO1_D[5]
GPIO1_D[6] <> GPIO1_D[6]
GPIO1_D[7] <> GPIO1_D[7]
GPIO1_D[8] <> GPIO1_D[8]
GPIO1_D[9] <> GPIO1_D[9]
GPIO1_D[10] <> GPIO1_D[10]
GPIO1_D[11] <> GPIO1_D[11]
GPIO1_D[12] <> GPIO1_D[12]
GPIO1_D[13] <> GPIO1_D[13]
GPIO1_D[14] <> GPIO1_D[14]
GPIO1_D[15] <> GPIO1_D[15]
GPIO1_D[16] <> GPIO1_D[16]
GPIO1_D[17] <> GPIO1_D[17]
GPIO1_D[18] <> GPIO1_D[18]
GPIO1_D[19] <> GPIO1_D[19]
GPIO1_D[20] <> GPIO1_D[20]
GPIO1_D[21] <> GPIO1_D[21]
GPIO1_D[22] <> GPIO1_D[22]
GPIO1_D[23] <> GPIO1_D[23]
GPIO1_D[24] <> GPIO1_D[24]
GPIO1_D[25] <> GPIO1_D[25]
GPIO1_D[26] <> GPIO1_D[26]
GPIO1_D[27] <> GPIO1_D[27]
GPIO1_D[28] <> GPIO1_D[28]
GPIO1_D[29] <> GPIO1_D[29]
GPIO1_D[30] <> GPIO1_D[30]
GPIO1_D[31] <> GPIO1_D[31]


|Asteroids|vgaClk:u2
inclk0 => sub_wire3[0].IN1


|Asteroids|vgaClk:u2|altpll:altpll_component
inclk[0] => vgaClk_altpll:auto_generated.inclk[0]
inclk[1] => vgaClk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|Asteroids|vgaClk:u2|altpll:altpll_component|vgaClk_altpll:auto_generated
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Asteroids|VGA_Ctrl:u3
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iCLK => oVGA_HS~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iRST_N => oVGA_HS~reg0.PRESET
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR


|Asteroids|VGA_Drive:u4
iVGA_X[0] => ~NO_FANOUT~
iVGA_X[1] => ~NO_FANOUT~
iVGA_X[2] => ~NO_FANOUT~
iVGA_X[3] => ~NO_FANOUT~
iVGA_Y[0] => ~NO_FANOUT~
iVGA_Y[1] => ~NO_FANOUT~
iVGA_Y[2] => ~NO_FANOUT~
iVGA_Y[3] => ~NO_FANOUT~
iVGA_CLK => oBlue[0]~reg0.CLK
iVGA_CLK => oBlue[1]~reg0.CLK
iVGA_CLK => oBlue[2]~reg0.CLK
iVGA_CLK => oBlue[3]~reg0.CLK
iVGA_CLK => oGreen[0]~reg0.CLK
iVGA_CLK => oGreen[1]~reg0.CLK
iVGA_CLK => oGreen[2]~reg0.CLK
iVGA_CLK => oGreen[3]~reg0.CLK
iVGA_CLK => oRed[0]~reg0.CLK
iVGA_CLK => oRed[1]~reg0.CLK
iVGA_CLK => oRed[2]~reg0.CLK
iVGA_CLK => oRed[3]~reg0.CLK
iDrawPixel => oRed.OUTPUTSELECT
iDrawPixel => oRed.OUTPUTSELECT
iDrawPixel => oRed.OUTPUTSELECT
iDrawPixel => oRed.OUTPUTSELECT
iDrawPixel => oGreen.OUTPUTSELECT
iDrawPixel => oGreen.OUTPUTSELECT
iDrawPixel => oGreen.OUTPUTSELECT
iDrawPixel => oGreen.OUTPUTSELECT
iDrawPixel => oBlue.OUTPUTSELECT
iDrawPixel => oBlue.OUTPUTSELECT
iDrawPixel => oBlue.OUTPUTSELECT
iDrawPixel => oBlue.OUTPUTSELECT
iON_R[0] => oRed.DATAB
iON_R[1] => oRed.DATAB
iON_R[2] => oRed.DATAB
iON_R[3] => oRed.DATAB
iON_G[0] => oGreen.DATAB
iON_G[1] => oGreen.DATAB
iON_G[2] => oGreen.DATAB
iON_G[3] => oGreen.DATAB
iON_B[0] => oBlue.DATAB
iON_B[1] => oBlue.DATAB
iON_B[2] => oBlue.DATAB
iON_B[3] => oBlue.DATAB
iOFF_R[0] => oRed.DATAA
iOFF_R[1] => oRed.DATAA
iOFF_R[2] => oRed.DATAA
iOFF_R[3] => oRed.DATAA
iOFF_G[0] => oGreen.DATAA
iOFF_G[1] => oGreen.DATAA
iOFF_G[2] => oGreen.DATAA
iOFF_G[3] => oGreen.DATAA
iOFF_B[0] => oBlue.DATAA
iOFF_B[1] => oBlue.DATAA
iOFF_B[2] => oBlue.DATAA
iOFF_B[3] => oBlue.DATAA
iRST_n => oBlue[0]~reg0.ACLR
iRST_n => oBlue[1]~reg0.ACLR
iRST_n => oBlue[2]~reg0.ACLR
iRST_n => oBlue[3]~reg0.ACLR
iRST_n => oGreen[0]~reg0.ACLR
iRST_n => oGreen[1]~reg0.ACLR
iRST_n => oGreen[2]~reg0.ACLR
iRST_n => oGreen[3]~reg0.ACLR
iRST_n => oRed[0]~reg0.ACLR
iRST_n => oRed[1]~reg0.ACLR
iRST_n => oRed[2]~reg0.ACLR
iRST_n => oRed[3]~reg0.ACLR


|Asteroids|Digit:d1
iClk => iClk.IN1
iPosX[0] => Add0.IN11
iPosX[1] => Add0.IN10
iPosX[2] => Add0.IN9
iPosX[3] => Add0.IN8
iPosX[4] => Add0.IN7
iPosX[5] => Add0.IN6
iPosX[6] => Add0.IN5
iPosX[7] => Add0.IN4
iPosX[8] => Add0.IN3
iPosX[9] => Add0.IN2
iPosX[10] => Add0.IN1
iPosY[0] => Add1.IN11
iPosY[0] => Add2.IN11
iPosY[1] => Add1.IN10
iPosY[1] => Add2.IN10
iPosY[2] => Add1.IN9
iPosY[2] => Add2.IN9
iPosY[3] => Add1.IN8
iPosY[3] => Add2.IN8
iPosY[4] => Add1.IN7
iPosY[4] => Add2.IN7
iPosY[5] => Add1.IN6
iPosY[5] => Add2.IN6
iPosY[6] => Add1.IN5
iPosY[6] => Add2.IN5
iPosY[7] => Add1.IN4
iPosY[7] => Add2.IN4
iPosY[8] => Add1.IN3
iPosY[8] => Add2.IN3
iPosY[9] => Add1.IN2
iPosY[9] => Add2.IN2
iPosY[10] => Add1.IN1
iPosY[10] => Add2.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iDigit[0] => dAddr[4].IN1
iDigit[1] => dAddr[5].IN1
iDigit[2] => dAddr[6].IN1
iDigit[3] => dAddr[7].IN1
iBlank => drawNum.IN1


|Asteroids|Digit:d1|digit_bitmap:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|Asteroids|Digit:d1|digit_bitmap:map|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_le91:auto_generated.address_a[0]
address_a[1] => altsyncram_le91:auto_generated.address_a[1]
address_a[2] => altsyncram_le91:auto_generated.address_a[2]
address_a[3] => altsyncram_le91:auto_generated.address_a[3]
address_a[4] => altsyncram_le91:auto_generated.address_a[4]
address_a[5] => altsyncram_le91:auto_generated.address_a[5]
address_a[6] => altsyncram_le91:auto_generated.address_a[6]
address_a[7] => altsyncram_le91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_le91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Digit:d1|digit_bitmap:map|altsyncram:altsyncram_component|altsyncram_le91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0


|Asteroids|Digit:d2
iClk => iClk.IN1
iPosX[0] => Add0.IN11
iPosX[1] => Add0.IN10
iPosX[2] => Add0.IN9
iPosX[3] => Add0.IN8
iPosX[4] => Add0.IN7
iPosX[5] => Add0.IN6
iPosX[6] => Add0.IN5
iPosX[7] => Add0.IN4
iPosX[8] => Add0.IN3
iPosX[9] => Add0.IN2
iPosX[10] => Add0.IN1
iPosY[0] => Add1.IN11
iPosY[0] => Add2.IN11
iPosY[1] => Add1.IN10
iPosY[1] => Add2.IN10
iPosY[2] => Add1.IN9
iPosY[2] => Add2.IN9
iPosY[3] => Add1.IN8
iPosY[3] => Add2.IN8
iPosY[4] => Add1.IN7
iPosY[4] => Add2.IN7
iPosY[5] => Add1.IN6
iPosY[5] => Add2.IN6
iPosY[6] => Add1.IN5
iPosY[6] => Add2.IN5
iPosY[7] => Add1.IN4
iPosY[7] => Add2.IN4
iPosY[8] => Add1.IN3
iPosY[8] => Add2.IN3
iPosY[9] => Add1.IN2
iPosY[9] => Add2.IN2
iPosY[10] => Add1.IN1
iPosY[10] => Add2.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iDigit[0] => dAddr[4].IN1
iDigit[1] => dAddr[5].IN1
iDigit[2] => dAddr[6].IN1
iDigit[3] => dAddr[7].IN1
iBlank => drawNum.IN1


|Asteroids|Digit:d2|digit_bitmap:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|Asteroids|Digit:d2|digit_bitmap:map|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_le91:auto_generated.address_a[0]
address_a[1] => altsyncram_le91:auto_generated.address_a[1]
address_a[2] => altsyncram_le91:auto_generated.address_a[2]
address_a[3] => altsyncram_le91:auto_generated.address_a[3]
address_a[4] => altsyncram_le91:auto_generated.address_a[4]
address_a[5] => altsyncram_le91:auto_generated.address_a[5]
address_a[6] => altsyncram_le91:auto_generated.address_a[6]
address_a[7] => altsyncram_le91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_le91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Digit:d2|digit_bitmap:map|altsyncram:altsyncram_component|altsyncram_le91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0


|Asteroids|Digit:d3
iClk => iClk.IN1
iPosX[0] => Add0.IN11
iPosX[1] => Add0.IN10
iPosX[2] => Add0.IN9
iPosX[3] => Add0.IN8
iPosX[4] => Add0.IN7
iPosX[5] => Add0.IN6
iPosX[6] => Add0.IN5
iPosX[7] => Add0.IN4
iPosX[8] => Add0.IN3
iPosX[9] => Add0.IN2
iPosX[10] => Add0.IN1
iPosY[0] => Add1.IN11
iPosY[0] => Add2.IN11
iPosY[1] => Add1.IN10
iPosY[1] => Add2.IN10
iPosY[2] => Add1.IN9
iPosY[2] => Add2.IN9
iPosY[3] => Add1.IN8
iPosY[3] => Add2.IN8
iPosY[4] => Add1.IN7
iPosY[4] => Add2.IN7
iPosY[5] => Add1.IN6
iPosY[5] => Add2.IN6
iPosY[6] => Add1.IN5
iPosY[6] => Add2.IN5
iPosY[7] => Add1.IN4
iPosY[7] => Add2.IN4
iPosY[8] => Add1.IN3
iPosY[8] => Add2.IN3
iPosY[9] => Add1.IN2
iPosY[9] => Add2.IN2
iPosY[10] => Add1.IN1
iPosY[10] => Add2.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iDigit[0] => dAddr[4].IN1
iDigit[1] => dAddr[5].IN1
iDigit[2] => dAddr[6].IN1
iDigit[3] => dAddr[7].IN1
iBlank => drawNum.IN1


|Asteroids|Digit:d3|digit_bitmap:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|Asteroids|Digit:d3|digit_bitmap:map|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_le91:auto_generated.address_a[0]
address_a[1] => altsyncram_le91:auto_generated.address_a[1]
address_a[2] => altsyncram_le91:auto_generated.address_a[2]
address_a[3] => altsyncram_le91:auto_generated.address_a[3]
address_a[4] => altsyncram_le91:auto_generated.address_a[4]
address_a[5] => altsyncram_le91:auto_generated.address_a[5]
address_a[6] => altsyncram_le91:auto_generated.address_a[6]
address_a[7] => altsyncram_le91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_le91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Digit:d3|digit_bitmap:map|altsyncram:altsyncram_component|altsyncram_le91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0


|Asteroids|Digit:d4
iClk => iClk.IN1
iPosX[0] => Add0.IN11
iPosX[1] => Add0.IN10
iPosX[2] => Add0.IN9
iPosX[3] => Add0.IN8
iPosX[4] => Add0.IN7
iPosX[5] => Add0.IN6
iPosX[6] => Add0.IN5
iPosX[7] => Add0.IN4
iPosX[8] => Add0.IN3
iPosX[9] => Add0.IN2
iPosX[10] => Add0.IN1
iPosY[0] => Add1.IN11
iPosY[0] => Add2.IN11
iPosY[1] => Add1.IN10
iPosY[1] => Add2.IN10
iPosY[2] => Add1.IN9
iPosY[2] => Add2.IN9
iPosY[3] => Add1.IN8
iPosY[3] => Add2.IN8
iPosY[4] => Add1.IN7
iPosY[4] => Add2.IN7
iPosY[5] => Add1.IN6
iPosY[5] => Add2.IN6
iPosY[6] => Add1.IN5
iPosY[6] => Add2.IN5
iPosY[7] => Add1.IN4
iPosY[7] => Add2.IN4
iPosY[8] => Add1.IN3
iPosY[8] => Add2.IN3
iPosY[9] => Add1.IN2
iPosY[9] => Add2.IN2
iPosY[10] => Add1.IN1
iPosY[10] => Add2.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iDigit[0] => dAddr[4].IN1
iDigit[1] => dAddr[5].IN1
iDigit[2] => dAddr[6].IN1
iDigit[3] => dAddr[7].IN1
iBlank => drawNum.IN1


|Asteroids|Digit:d4|digit_bitmap:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|Asteroids|Digit:d4|digit_bitmap:map|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_le91:auto_generated.address_a[0]
address_a[1] => altsyncram_le91:auto_generated.address_a[1]
address_a[2] => altsyncram_le91:auto_generated.address_a[2]
address_a[3] => altsyncram_le91:auto_generated.address_a[3]
address_a[4] => altsyncram_le91:auto_generated.address_a[4]
address_a[5] => altsyncram_le91:auto_generated.address_a[5]
address_a[6] => altsyncram_le91:auto_generated.address_a[6]
address_a[7] => altsyncram_le91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_le91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Digit:d4|digit_bitmap:map|altsyncram:altsyncram_component|altsyncram_le91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0


|Asteroids|Digit:d5
iClk => iClk.IN1
iPosX[0] => Add0.IN11
iPosX[1] => Add0.IN10
iPosX[2] => Add0.IN9
iPosX[3] => Add0.IN8
iPosX[4] => Add0.IN7
iPosX[5] => Add0.IN6
iPosX[6] => Add0.IN5
iPosX[7] => Add0.IN4
iPosX[8] => Add0.IN3
iPosX[9] => Add0.IN2
iPosX[10] => Add0.IN1
iPosY[0] => Add1.IN11
iPosY[0] => Add2.IN11
iPosY[1] => Add1.IN10
iPosY[1] => Add2.IN10
iPosY[2] => Add1.IN9
iPosY[2] => Add2.IN9
iPosY[3] => Add1.IN8
iPosY[3] => Add2.IN8
iPosY[4] => Add1.IN7
iPosY[4] => Add2.IN7
iPosY[5] => Add1.IN6
iPosY[5] => Add2.IN6
iPosY[6] => Add1.IN5
iPosY[6] => Add2.IN5
iPosY[7] => Add1.IN4
iPosY[7] => Add2.IN4
iPosY[8] => Add1.IN3
iPosY[8] => Add2.IN3
iPosY[9] => Add1.IN2
iPosY[9] => Add2.IN2
iPosY[10] => Add1.IN1
iPosY[10] => Add2.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iDigit[0] => dAddr[4].IN1
iDigit[1] => dAddr[5].IN1
iDigit[2] => dAddr[6].IN1
iDigit[3] => dAddr[7].IN1
iBlank => drawNum.IN1


|Asteroids|Digit:d5|digit_bitmap:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|Asteroids|Digit:d5|digit_bitmap:map|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_le91:auto_generated.address_a[0]
address_a[1] => altsyncram_le91:auto_generated.address_a[1]
address_a[2] => altsyncram_le91:auto_generated.address_a[2]
address_a[3] => altsyncram_le91:auto_generated.address_a[3]
address_a[4] => altsyncram_le91:auto_generated.address_a[4]
address_a[5] => altsyncram_le91:auto_generated.address_a[5]
address_a[6] => altsyncram_le91:auto_generated.address_a[6]
address_a[7] => altsyncram_le91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_le91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Digit:d5|digit_bitmap:map|altsyncram:altsyncram_component|altsyncram_le91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0


|Asteroids|Digit:d6
iClk => iClk.IN1
iPosX[0] => Add0.IN11
iPosX[1] => Add0.IN10
iPosX[2] => Add0.IN9
iPosX[3] => Add0.IN8
iPosX[4] => Add0.IN7
iPosX[5] => Add0.IN6
iPosX[6] => Add0.IN5
iPosX[7] => Add0.IN4
iPosX[8] => Add0.IN3
iPosX[9] => Add0.IN2
iPosX[10] => Add0.IN1
iPosY[0] => Add1.IN11
iPosY[0] => Add2.IN11
iPosY[1] => Add1.IN10
iPosY[1] => Add2.IN10
iPosY[2] => Add1.IN9
iPosY[2] => Add2.IN9
iPosY[3] => Add1.IN8
iPosY[3] => Add2.IN8
iPosY[4] => Add1.IN7
iPosY[4] => Add2.IN7
iPosY[5] => Add1.IN6
iPosY[5] => Add2.IN6
iPosY[6] => Add1.IN5
iPosY[6] => Add2.IN5
iPosY[7] => Add1.IN4
iPosY[7] => Add2.IN4
iPosY[8] => Add1.IN3
iPosY[8] => Add2.IN3
iPosY[9] => Add1.IN2
iPosY[9] => Add2.IN2
iPosY[10] => Add1.IN1
iPosY[10] => Add2.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iDigit[0] => dAddr[4].IN1
iDigit[1] => dAddr[5].IN1
iDigit[2] => dAddr[6].IN1
iDigit[3] => dAddr[7].IN1
iBlank => drawNum.IN1


|Asteroids|Digit:d6|digit_bitmap:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1


|Asteroids|Digit:d6|digit_bitmap:map|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_le91:auto_generated.address_a[0]
address_a[1] => altsyncram_le91:auto_generated.address_a[1]
address_a[2] => altsyncram_le91:auto_generated.address_a[2]
address_a[3] => altsyncram_le91:auto_generated.address_a[3]
address_a[4] => altsyncram_le91:auto_generated.address_a[4]
address_a[5] => altsyncram_le91:auto_generated.address_a[5]
address_a[6] => altsyncram_le91:auto_generated.address_a[6]
address_a[7] => altsyncram_le91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_le91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Digit:d6|digit_bitmap:map|altsyncram:altsyncram_component|altsyncram_le91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0


|Asteroids|Hex2BCD:h2d
iClk => ~NO_FANOUT~
iHexPoints[0] => Div0.IN36
iHexPoints[0] => Mod0.IN36
iHexPoints[0] => Mod1.IN33
iHexPoints[0] => Mod2.IN29
iHexPoints[0] => Mod3.IN26
iHexPoints[0] => Mod4.IN23
iHexPoints[1] => Div0.IN35
iHexPoints[1] => Mod0.IN35
iHexPoints[1] => Mod1.IN32
iHexPoints[1] => Mod2.IN28
iHexPoints[1] => Mod3.IN25
iHexPoints[1] => Mod4.IN22
iHexPoints[2] => Div0.IN34
iHexPoints[2] => Mod0.IN34
iHexPoints[2] => Mod1.IN31
iHexPoints[2] => Mod2.IN27
iHexPoints[2] => Mod3.IN24
iHexPoints[2] => Mod4.IN21
iHexPoints[3] => Div0.IN33
iHexPoints[3] => Mod0.IN33
iHexPoints[3] => Mod1.IN30
iHexPoints[3] => Mod2.IN26
iHexPoints[3] => Mod3.IN23
iHexPoints[3] => Mod4.IN20
iHexPoints[4] => Div0.IN32
iHexPoints[4] => Mod0.IN32
iHexPoints[4] => Mod1.IN29
iHexPoints[4] => Mod2.IN25
iHexPoints[4] => Mod3.IN22
iHexPoints[4] => Mod4.IN19
iHexPoints[5] => Div0.IN31
iHexPoints[5] => Mod0.IN31
iHexPoints[5] => Mod1.IN28
iHexPoints[5] => Mod2.IN24
iHexPoints[5] => Mod3.IN21
iHexPoints[5] => Mod4.IN18
iHexPoints[6] => Div0.IN30
iHexPoints[6] => Mod0.IN30
iHexPoints[6] => Mod1.IN27
iHexPoints[6] => Mod2.IN23
iHexPoints[6] => Mod3.IN20
iHexPoints[6] => Mod4.IN17
iHexPoints[7] => Div0.IN29
iHexPoints[7] => Mod0.IN29
iHexPoints[7] => Mod1.IN26
iHexPoints[7] => Mod2.IN22
iHexPoints[7] => Mod3.IN19
iHexPoints[7] => Mod4.IN16
iHexPoints[8] => Div0.IN28
iHexPoints[8] => Mod0.IN28
iHexPoints[8] => Mod1.IN25
iHexPoints[8] => Mod2.IN21
iHexPoints[8] => Mod3.IN18
iHexPoints[8] => Mod4.IN15
iHexPoints[9] => Div0.IN27
iHexPoints[9] => Mod0.IN27
iHexPoints[9] => Mod1.IN24
iHexPoints[9] => Mod2.IN20
iHexPoints[9] => Mod3.IN17
iHexPoints[9] => Mod4.IN14
iHexPoints[10] => Div0.IN26
iHexPoints[10] => Mod0.IN26
iHexPoints[10] => Mod1.IN23
iHexPoints[10] => Mod2.IN19
iHexPoints[10] => Mod3.IN16
iHexPoints[10] => Mod4.IN13
iHexPoints[11] => Div0.IN25
iHexPoints[11] => Mod0.IN25
iHexPoints[11] => Mod1.IN22
iHexPoints[11] => Mod2.IN18
iHexPoints[11] => Mod3.IN15
iHexPoints[11] => Mod4.IN12
iHexPoints[12] => Div0.IN24
iHexPoints[12] => Mod0.IN24
iHexPoints[12] => Mod1.IN21
iHexPoints[12] => Mod2.IN17
iHexPoints[12] => Mod3.IN14
iHexPoints[12] => Mod4.IN11
iHexPoints[13] => Div0.IN23
iHexPoints[13] => Mod0.IN23
iHexPoints[13] => Mod1.IN20
iHexPoints[13] => Mod2.IN16
iHexPoints[13] => Mod3.IN13
iHexPoints[13] => Mod4.IN10
iHexPoints[14] => Div0.IN22
iHexPoints[14] => Mod0.IN22
iHexPoints[14] => Mod1.IN19
iHexPoints[14] => Mod2.IN15
iHexPoints[14] => Mod3.IN12
iHexPoints[14] => Mod4.IN9
iHexPoints[15] => Div0.IN21
iHexPoints[15] => Mod0.IN21
iHexPoints[15] => Mod1.IN18
iHexPoints[15] => Mod2.IN14
iHexPoints[15] => Mod3.IN11
iHexPoints[15] => Mod4.IN8
iHexPoints[16] => Div0.IN20
iHexPoints[16] => Mod0.IN20
iHexPoints[16] => Mod1.IN17
iHexPoints[16] => Mod2.IN13
iHexPoints[16] => Mod3.IN10
iHexPoints[16] => Mod4.IN7
iHexPoints[17] => Div0.IN19
iHexPoints[17] => Mod0.IN19
iHexPoints[17] => Mod1.IN16
iHexPoints[17] => Mod2.IN12
iHexPoints[17] => Mod3.IN9
iHexPoints[17] => Mod4.IN6
iHexPoints[18] => Div0.IN18
iHexPoints[18] => Mod0.IN18
iHexPoints[18] => Mod1.IN15
iHexPoints[18] => Mod2.IN11
iHexPoints[18] => Mod3.IN8
iHexPoints[18] => Mod4.IN5
iHexPoints[19] => Div0.IN17
iHexPoints[19] => Mod0.IN17
iHexPoints[19] => Mod1.IN14
iHexPoints[19] => Mod2.IN10
iHexPoints[19] => Mod3.IN7
iHexPoints[19] => Mod4.IN4


|Asteroids|memClk:mk
inclk0 => sub_wire3[0].IN1


|Asteroids|memClk:mk|altpll:altpll_component
inclk[0] => memClk_altpll:auto_generated.inclk[0]
inclk[1] => memClk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|Asteroids|memClk:mk|altpll:altpll_component|memClk_altpll:auto_generated
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Asteroids|keyboard:kb
CLK => CLK.IN1
KB_CLK => KB_CLK.IN1
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c1.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
KB_DATA => c2.DATAB
RST => RST.IN1


|Asteroids|keyboard:kb|kbd_clk_debounce:debounce
clk => data_in_3.CLK
clk => data_in_2.CLK
clk => data_in_1.CLK
clk => data_in_0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => data_out~reg0.CLK
rst_n => data_in_3.ACLR
rst_n => data_in_2.ACLR
rst_n => data_in_1.ACLR
rst_n => data_in_0.ACLR
rst_n => counter[0].PRESET
rst_n => counter[1].ACLR
rst_n => counter[2].PRESET
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => data_out~reg0.ACLR
data_in => data_in_0.DATAIN


|Asteroids|CommandShip:ship
iRst => always1.IN0
iPClk => collision.CLK
iMemClk => iMemClk.IN1
iAngle[0] => Add3.IN6
iAngle[0] => Add4.IN12
iAngle[1] => Add3.IN5
iAngle[1] => Add4.IN11
iAngle[2] => Add3.IN3
iAngle[2] => Add3.IN4
iRestart => always1.IN1
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|CommandShip:ship|shipSprite:shipBitMaps
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1


|Asteroids|CommandShip:ship|shipSprite:shipBitMaps|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qs91:auto_generated.address_a[0]
address_a[1] => altsyncram_qs91:auto_generated.address_a[1]
address_a[2] => altsyncram_qs91:auto_generated.address_a[2]
address_a[3] => altsyncram_qs91:auto_generated.address_a[3]
address_a[4] => altsyncram_qs91:auto_generated.address_a[4]
address_a[5] => altsyncram_qs91:auto_generated.address_a[5]
address_a[6] => altsyncram_qs91:auto_generated.address_a[6]
address_a[7] => altsyncram_qs91:auto_generated.address_a[7]
address_a[8] => altsyncram_qs91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qs91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|CommandShip:ship|shipSprite:shipBitMaps|altsyncram:altsyncram_component|altsyncram_qs91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|CommandShip:spare1
iRst => always1.IN0
iPClk => collision.CLK
iMemClk => iMemClk.IN1
iAngle[0] => Add3.IN6
iAngle[0] => Add4.IN12
iAngle[1] => Add3.IN5
iAngle[1] => Add4.IN11
iAngle[2] => Add3.IN3
iAngle[2] => Add3.IN4
iRestart => always1.IN1
iVGA_X[0] => Mux0.IN16
iVGA_X[0] => LessThan0.IN64
iVGA_X[1] => Add0.IN20
iVGA_X[2] => Add0.IN19
iVGA_X[3] => Add0.IN18
iVGA_X[4] => Add0.IN17
iVGA_X[5] => Add0.IN16
iVGA_X[6] => Add0.IN15
iVGA_X[7] => Add0.IN14
iVGA_X[8] => Add0.IN13
iVGA_X[9] => Add0.IN12
iVGA_X[10] => Add0.IN11
iVGA_Y[0] => rAddr[0].IN1
iVGA_Y[1] => Add1.IN20
iVGA_Y[1] => Add2.IN20
iVGA_Y[2] => Add1.IN19
iVGA_Y[2] => Add2.IN19
iVGA_Y[3] => Add1.IN18
iVGA_Y[3] => Add2.IN18
iVGA_Y[4] => Add1.IN17
iVGA_Y[4] => Add2.IN17
iVGA_Y[5] => Add1.IN16
iVGA_Y[5] => Add2.IN16
iVGA_Y[6] => Add1.IN15
iVGA_Y[6] => Add2.IN15
iVGA_Y[7] => Add1.IN14
iVGA_Y[7] => Add2.IN14
iVGA_Y[8] => Add1.IN13
iVGA_Y[8] => Add2.IN13
iVGA_Y[9] => Add1.IN12
iVGA_Y[9] => Add2.IN12
iVGA_Y[10] => Add1.IN11
iVGA_Y[10] => Add2.IN11
iCollision => always0.IN1


|Asteroids|CommandShip:spare1|shipSprite:shipBitMaps
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1


|Asteroids|CommandShip:spare1|shipSprite:shipBitMaps|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qs91:auto_generated.address_a[0]
address_a[1] => altsyncram_qs91:auto_generated.address_a[1]
address_a[2] => altsyncram_qs91:auto_generated.address_a[2]
address_a[3] => altsyncram_qs91:auto_generated.address_a[3]
address_a[4] => altsyncram_qs91:auto_generated.address_a[4]
address_a[5] => altsyncram_qs91:auto_generated.address_a[5]
address_a[6] => altsyncram_qs91:auto_generated.address_a[6]
address_a[7] => altsyncram_qs91:auto_generated.address_a[7]
address_a[8] => altsyncram_qs91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qs91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|CommandShip:spare1|shipSprite:shipBitMaps|altsyncram:altsyncram_component|altsyncram_qs91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|CommandShip:spare2
iRst => always1.IN0
iPClk => collision.CLK
iMemClk => iMemClk.IN1
iAngle[0] => Add3.IN6
iAngle[0] => Add4.IN12
iAngle[1] => Add3.IN5
iAngle[1] => Add4.IN11
iAngle[2] => Add3.IN3
iAngle[2] => Add3.IN4
iRestart => always1.IN1
iVGA_X[0] => Mux0.IN16
iVGA_X[0] => LessThan0.IN64
iVGA_X[1] => Add0.IN20
iVGA_X[2] => Add0.IN19
iVGA_X[3] => Add0.IN18
iVGA_X[4] => Add0.IN17
iVGA_X[5] => Add0.IN16
iVGA_X[6] => Add0.IN15
iVGA_X[7] => Add0.IN14
iVGA_X[8] => Add0.IN13
iVGA_X[9] => Add0.IN12
iVGA_X[10] => Add0.IN11
iVGA_Y[0] => rAddr[0].IN1
iVGA_Y[1] => Add1.IN20
iVGA_Y[1] => Add2.IN20
iVGA_Y[2] => Add1.IN19
iVGA_Y[2] => Add2.IN19
iVGA_Y[3] => Add1.IN18
iVGA_Y[3] => Add2.IN18
iVGA_Y[4] => Add1.IN17
iVGA_Y[4] => Add2.IN17
iVGA_Y[5] => Add1.IN16
iVGA_Y[5] => Add2.IN16
iVGA_Y[6] => Add1.IN15
iVGA_Y[6] => Add2.IN15
iVGA_Y[7] => Add1.IN14
iVGA_Y[7] => Add2.IN14
iVGA_Y[8] => Add1.IN13
iVGA_Y[8] => Add2.IN13
iVGA_Y[9] => Add1.IN12
iVGA_Y[9] => Add2.IN12
iVGA_Y[10] => Add1.IN11
iVGA_Y[10] => Add2.IN11
iCollision => always0.IN1


|Asteroids|CommandShip:spare2|shipSprite:shipBitMaps
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1


|Asteroids|CommandShip:spare2|shipSprite:shipBitMaps|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qs91:auto_generated.address_a[0]
address_a[1] => altsyncram_qs91:auto_generated.address_a[1]
address_a[2] => altsyncram_qs91:auto_generated.address_a[2]
address_a[3] => altsyncram_qs91:auto_generated.address_a[3]
address_a[4] => altsyncram_qs91:auto_generated.address_a[4]
address_a[5] => altsyncram_qs91:auto_generated.address_a[5]
address_a[6] => altsyncram_qs91:auto_generated.address_a[6]
address_a[7] => altsyncram_qs91:auto_generated.address_a[7]
address_a[8] => altsyncram_qs91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qs91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|CommandShip:spare2|shipSprite:shipBitMaps|altsyncram:altsyncram_component|altsyncram_qs91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|CommandShip:spare3
iRst => always1.IN0
iPClk => collision.CLK
iMemClk => iMemClk.IN1
iAngle[0] => Add3.IN6
iAngle[0] => Add4.IN12
iAngle[1] => Add3.IN5
iAngle[1] => Add4.IN11
iAngle[2] => Add3.IN3
iAngle[2] => Add3.IN4
iRestart => always1.IN1
iVGA_X[0] => Mux0.IN16
iVGA_X[0] => LessThan0.IN64
iVGA_X[1] => Add0.IN20
iVGA_X[2] => Add0.IN19
iVGA_X[3] => Add0.IN18
iVGA_X[4] => Add0.IN17
iVGA_X[5] => Add0.IN16
iVGA_X[6] => Add0.IN15
iVGA_X[7] => Add0.IN14
iVGA_X[8] => Add0.IN13
iVGA_X[9] => Add0.IN12
iVGA_X[10] => Add0.IN11
iVGA_Y[0] => rAddr[0].IN1
iVGA_Y[1] => Add1.IN20
iVGA_Y[1] => Add2.IN20
iVGA_Y[2] => Add1.IN19
iVGA_Y[2] => Add2.IN19
iVGA_Y[3] => Add1.IN18
iVGA_Y[3] => Add2.IN18
iVGA_Y[4] => Add1.IN17
iVGA_Y[4] => Add2.IN17
iVGA_Y[5] => Add1.IN16
iVGA_Y[5] => Add2.IN16
iVGA_Y[6] => Add1.IN15
iVGA_Y[6] => Add2.IN15
iVGA_Y[7] => Add1.IN14
iVGA_Y[7] => Add2.IN14
iVGA_Y[8] => Add1.IN13
iVGA_Y[8] => Add2.IN13
iVGA_Y[9] => Add1.IN12
iVGA_Y[9] => Add2.IN12
iVGA_Y[10] => Add1.IN11
iVGA_Y[10] => Add2.IN11
iCollision => always0.IN1


|Asteroids|CommandShip:spare3|shipSprite:shipBitMaps
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1


|Asteroids|CommandShip:spare3|shipSprite:shipBitMaps|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qs91:auto_generated.address_a[0]
address_a[1] => altsyncram_qs91:auto_generated.address_a[1]
address_a[2] => altsyncram_qs91:auto_generated.address_a[2]
address_a[3] => altsyncram_qs91:auto_generated.address_a[3]
address_a[4] => altsyncram_qs91:auto_generated.address_a[4]
address_a[5] => altsyncram_qs91:auto_generated.address_a[5]
address_a[6] => altsyncram_qs91:auto_generated.address_a[6]
address_a[7] => altsyncram_qs91:auto_generated.address_a[7]
address_a[8] => altsyncram_qs91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qs91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|CommandShip:spare3|shipSprite:shipBitMaps|altsyncram:altsyncram_component|altsyncram_qs91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|spareShipDecode:ssd
data[0] => data[0].IN1
data[1] => data[1].IN1


|Asteroids|spareShipDecode:ssd|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Asteroids|spareShipDecode:ssd|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1


|Asteroids|oneshot:os
iTrig => qState.CLK
iClk => oPulse~reg0.CLK


|Asteroids|fireDecode:fd
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1


|Asteroids|fireDecode:fd|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Asteroids|fireDecode:fd|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1


|Asteroids|Torpedo:t0
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t0|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t0|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t0|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t1
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t1|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t1|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t1|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t2
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t2|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t2|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t2|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t3
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t3|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t3|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t3|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t4
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t4|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t4|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t4|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t5
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t5|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t5|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t5|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t6
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t6|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t6|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t6|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|Torpedo:t7
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[19].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iFireTorpedo => fired.CLK
iFireTorpedo => direction[0].CLK
iFireTorpedo => direction[1].CLK
iFireTorpedo => direction[2].CLK
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12
iCollision => always0.IN1


|Asteroids|Torpedo:t7|torpedoSprite:ts
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1


|Asteroids|Torpedo:t7|torpedoSprite:ts|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rr91:auto_generated.address_a[0]
address_a[1] => altsyncram_rr91:auto_generated.address_a[1]
address_a[2] => altsyncram_rr91:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|Torpedo:t7|torpedoSprite:ts|altsyncram:altsyncram_component|altsyncram_rr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0


|Asteroids|asteroid_placer:ap
iClk => iClk.IN3
iRst => iRst.IN3


|Asteroids|asteroid_placer:ap|rng:R1
clk => clk.IN3
rst => rst.IN3


|Asteroids|asteroid_placer:ap|rng:R1|lfsr_4:L0
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R1|lfsr_11:L1
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R1|lfsr_17:L2
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
seed[11] => state[11]~reg0.ADATA
seed[12] => state[12]~reg0.ADATA
seed[13] => state[13]~reg0.ADATA
seed[14] => state[14]~reg0.ADATA
seed[15] => state[15]~reg0.ADATA
seed[16] => state[16]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
clk => state[11]~reg0.CLK
clk => state[12]~reg0.CLK
clk => state[13]~reg0.CLK
clk => state[14]~reg0.CLK
clk => state[15]~reg0.CLK
clk => state[16]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD
rst => state[11]~reg0.ALOAD
rst => state[12]~reg0.ALOAD
rst => state[13]~reg0.ALOAD
rst => state[14]~reg0.ALOAD
rst => state[15]~reg0.ALOAD
rst => state[16]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R2
clk => clk.IN3
rst => rst.IN3


|Asteroids|asteroid_placer:ap|rng:R2|lfsr_4:L0
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R2|lfsr_11:L1
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R2|lfsr_17:L2
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
seed[11] => state[11]~reg0.ADATA
seed[12] => state[12]~reg0.ADATA
seed[13] => state[13]~reg0.ADATA
seed[14] => state[14]~reg0.ADATA
seed[15] => state[15]~reg0.ADATA
seed[16] => state[16]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
clk => state[11]~reg0.CLK
clk => state[12]~reg0.CLK
clk => state[13]~reg0.CLK
clk => state[14]~reg0.CLK
clk => state[15]~reg0.CLK
clk => state[16]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD
rst => state[11]~reg0.ALOAD
rst => state[12]~reg0.ALOAD
rst => state[13]~reg0.ALOAD
rst => state[14]~reg0.ALOAD
rst => state[15]~reg0.ALOAD
rst => state[16]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R3
clk => clk.IN3
rst => rst.IN3


|Asteroids|asteroid_placer:ap|rng:R3|lfsr_4:L0
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R3|lfsr_11:L1
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD


|Asteroids|asteroid_placer:ap|rng:R3|lfsr_17:L2
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
seed[11] => state[11]~reg0.ADATA
seed[12] => state[12]~reg0.ADATA
seed[13] => state[13]~reg0.ADATA
seed[14] => state[14]~reg0.ADATA
seed[15] => state[15]~reg0.ADATA
seed[16] => state[16]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
clk => state[11]~reg0.CLK
clk => state[12]~reg0.CLK
clk => state[13]~reg0.CLK
clk => state[14]~reg0.CLK
clk => state[15]~reg0.CLK
clk => state[16]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD
rst => state[11]~reg0.ALOAD
rst => state[12]~reg0.ALOAD
rst => state[13]~reg0.ALOAD
rst => state[14]~reg0.ALOAD
rst => state[15]~reg0.ALOAD
rst => state[16]~reg0.ALOAD


|Asteroids|asteroid_controller:cont
clk => clk.IN2
rst => rst.IN2


|Asteroids|asteroid_controller:cont|asteroid_timer:at
clk => clk.IN1
rst => rst.IN1
delay[0] => LessThan0.IN64
delay[1] => LessThan0.IN63
delay[2] => LessThan0.IN62
delay[3] => LessThan0.IN61
delay[4] => LessThan0.IN60
delay[5] => LessThan0.IN59
delay[6] => LessThan0.IN58
delay[7] => LessThan0.IN57
delay[8] => LessThan0.IN56
delay[9] => LessThan0.IN55
delay[10] => LessThan0.IN54
delay[11] => LessThan0.IN53
delay[12] => LessThan0.IN52
delay[13] => LessThan0.IN51
delay[14] => LessThan0.IN50
delay[15] => LessThan0.IN49
delay[16] => LessThan0.IN48
delay[17] => LessThan0.IN47
delay[18] => LessThan0.IN46
delay[19] => LessThan0.IN45
delay[20] => LessThan0.IN44
delay[21] => LessThan0.IN43
delay[22] => LessThan0.IN42
delay[23] => LessThan0.IN41
delay[24] => LessThan0.IN40
delay[25] => LessThan0.IN39
delay[26] => LessThan0.IN38
delay[27] => LessThan0.IN37
delay[28] => LessThan0.IN36
delay[29] => LessThan0.IN35
delay[30] => LessThan0.IN34
delay[31] => LessThan0.IN33


|Asteroids|asteroid_controller:cont|asteroid_timer:at|rng:R1
clk => clk.IN3
rst => rst.IN3


|Asteroids|asteroid_controller:cont|asteroid_timer:at|rng:R1|lfsr_4:L0
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD


|Asteroids|asteroid_controller:cont|asteroid_timer:at|rng:R1|lfsr_11:L1
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD


|Asteroids|asteroid_controller:cont|asteroid_timer:at|rng:R1|lfsr_17:L2
seed[0] => state[0]~reg0.ADATA
seed[1] => state[1]~reg0.ADATA
seed[2] => state[2]~reg0.ADATA
seed[3] => state[3]~reg0.ADATA
seed[4] => state[4]~reg0.ADATA
seed[5] => state[5]~reg0.ADATA
seed[6] => state[6]~reg0.ADATA
seed[7] => state[7]~reg0.ADATA
seed[8] => state[8]~reg0.ADATA
seed[9] => state[9]~reg0.ADATA
seed[10] => state[10]~reg0.ADATA
seed[11] => state[11]~reg0.ADATA
seed[12] => state[12]~reg0.ADATA
seed[13] => state[13]~reg0.ADATA
seed[14] => state[14]~reg0.ADATA
seed[15] => state[15]~reg0.ADATA
seed[16] => state[16]~reg0.ADATA
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => state[6]~reg0.CLK
clk => state[7]~reg0.CLK
clk => state[8]~reg0.CLK
clk => state[9]~reg0.CLK
clk => state[10]~reg0.CLK
clk => state[11]~reg0.CLK
clk => state[12]~reg0.CLK
clk => state[13]~reg0.CLK
clk => state[14]~reg0.CLK
clk => state[15]~reg0.CLK
clk => state[16]~reg0.CLK
rst => state[0]~reg0.ALOAD
rst => state[1]~reg0.ALOAD
rst => state[2]~reg0.ALOAD
rst => state[3]~reg0.ALOAD
rst => state[4]~reg0.ALOAD
rst => state[5]~reg0.ALOAD
rst => state[6]~reg0.ALOAD
rst => state[7]~reg0.ALOAD
rst => state[8]~reg0.ALOAD
rst => state[9]~reg0.ALOAD
rst => state[10]~reg0.ALOAD
rst => state[11]~reg0.ALOAD
rst => state[12]~reg0.ALOAD
rst => state[13]~reg0.ALOAD
rst => state[14]~reg0.ALOAD
rst => state[15]~reg0.ALOAD
rst => state[16]~reg0.ALOAD


|Asteroids|asteroid_controller:cont|divider:d
clk => clk_out~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
rst => clk_out~reg0.ACLR
rst => i[0].ACLR
rst => i[1].ACLR
rst => i[2].ACLR


|Asteroids|asteroid_decode:ast
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Asteroids|asteroid_decode:ast|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Asteroids|asteroid_decode:ast|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0


|Asteroids|asteroid_8x8:a0
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a0|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a0|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a0|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a1
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a1|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a1|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a1|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a2
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a2|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a2|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a2|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a3
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a3|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a3|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a3|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a4
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a4|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a4|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a4|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a5
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a5|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a5|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a5|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a6
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a6|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a6|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a6|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a7
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a7|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a7|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a7|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a8
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a8|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a8|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a8|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a9
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a9|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a9|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a9|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a10
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a10|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a10|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a10|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a11
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a11|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a11|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a11|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a12
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a12|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a12|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a12|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a13
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a13|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a13|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a13|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a14
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a14|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a14|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a14|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


|Asteroids|asteroid_8x8:a15
iRst => pos_Y[0].PRESET
iRst => pos_Y[1].PRESET
iRst => pos_Y[2].PRESET
iRst => pos_Y[3].PRESET
iRst => pos_Y[4].PRESET
iRst => pos_Y[5].PRESET
iRst => pos_Y[6].PRESET
iRst => pos_Y[7].PRESET
iRst => pos_Y[8].PRESET
iRst => pos_Y[9].PRESET
iRst => pos_Y[10].ACLR
iRst => pos_X[0].PRESET
iRst => pos_X[1].PRESET
iRst => pos_X[2].PRESET
iRst => pos_X[3].PRESET
iRst => pos_X[4].PRESET
iRst => pos_X[5].PRESET
iRst => pos_X[6].PRESET
iRst => pos_X[7].PRESET
iRst => pos_X[8].PRESET
iRst => pos_X[9].PRESET
iRst => pos_X[10].ACLR
iRst => done.ALOAD
iRst => rstCollided.ALOAD
iRst => cnt[0].ENA
iRst => cnt[18].ENA
iRst => cnt[17].ENA
iRst => cnt[16].ENA
iRst => cnt[15].ENA
iRst => cnt[14].ENA
iRst => cnt[13].ENA
iRst => cnt[12].ENA
iRst => cnt[11].ENA
iRst => cnt[10].ENA
iRst => cnt[9].ENA
iRst => cnt[8].ENA
iRst => cnt[7].ENA
iRst => cnt[6].ENA
iRst => cnt[5].ENA
iRst => cnt[4].ENA
iRst => cnt[3].ENA
iRst => cnt[2].ENA
iRst => cnt[1].ENA
iMemClk => iMemClk.IN1
iPClk => oCntPoints~reg0.CLK
iPClk => collision.CLK
iDir[0] => direction[0].DATAIN
iDir[1] => direction[1].DATAIN
iDir[2] => direction[2].DATAIN
iPosX[0] => init_pos_X[0].DATAIN
iPosX[1] => init_pos_X[1].DATAIN
iPosX[2] => init_pos_X[2].DATAIN
iPosX[3] => init_pos_X[3].DATAIN
iPosX[4] => init_pos_X[4].DATAIN
iPosX[5] => init_pos_X[5].DATAIN
iPosX[6] => init_pos_X[6].DATAIN
iPosX[7] => init_pos_X[7].DATAIN
iPosX[8] => init_pos_X[8].DATAIN
iPosX[9] => init_pos_X[9].DATAIN
iPosX[10] => init_pos_X[10].DATAIN
iPosY[0] => init_pos_Y[0].DATAIN
iPosY[1] => init_pos_Y[1].DATAIN
iPosY[2] => init_pos_Y[2].DATAIN
iPosY[3] => init_pos_Y[3].DATAIN
iPosY[4] => init_pos_Y[4].DATAIN
iPosY[5] => init_pos_Y[5].DATAIN
iPosY[6] => init_pos_Y[6].DATAIN
iPosY[7] => init_pos_Y[7].DATAIN
iPosY[8] => init_pos_Y[8].DATAIN
iPosY[9] => init_pos_Y[9].DATAIN
iPosY[10] => init_pos_Y[10].DATAIN
iFireAsteroid => size[0].CLK
iFireAsteroid => size[1].CLK
iFireAsteroid => fired.CLK
iFireAsteroid => init_pos_Y[0].CLK
iFireAsteroid => init_pos_Y[1].CLK
iFireAsteroid => init_pos_Y[2].CLK
iFireAsteroid => init_pos_Y[3].CLK
iFireAsteroid => init_pos_Y[4].CLK
iFireAsteroid => init_pos_Y[5].CLK
iFireAsteroid => init_pos_Y[6].CLK
iFireAsteroid => init_pos_Y[7].CLK
iFireAsteroid => init_pos_Y[8].CLK
iFireAsteroid => init_pos_Y[9].CLK
iFireAsteroid => init_pos_Y[10].CLK
iFireAsteroid => init_pos_X[0].CLK
iFireAsteroid => init_pos_X[1].CLK
iFireAsteroid => init_pos_X[2].CLK
iFireAsteroid => init_pos_X[3].CLK
iFireAsteroid => init_pos_X[4].CLK
iFireAsteroid => init_pos_X[5].CLK
iFireAsteroid => init_pos_X[6].CLK
iFireAsteroid => init_pos_X[7].CLK
iFireAsteroid => init_pos_X[8].CLK
iFireAsteroid => init_pos_X[9].CLK
iFireAsteroid => init_pos_X[10].CLK
iFireAsteroid => direction[0].CLK
iFireAsteroid => direction[1].CLK
iFireAsteroid => direction[2].CLK
iCollision => always0.IN1
iTorpColl => oCntPoints.OUTPUTSELECT
iSize[0] => Mod0.IN3
iSize[1] => Mod0.IN2
iVGA_X[0] => Add0.IN22
iVGA_X[1] => Add0.IN21
iVGA_X[2] => Add0.IN20
iVGA_X[3] => Add0.IN19
iVGA_X[4] => Add0.IN18
iVGA_X[5] => Add0.IN17
iVGA_X[6] => Add0.IN16
iVGA_X[7] => Add0.IN15
iVGA_X[8] => Add0.IN14
iVGA_X[9] => Add0.IN13
iVGA_X[10] => Add0.IN12
iVGA_Y[0] => Add1.IN22
iVGA_Y[0] => Add2.IN22
iVGA_Y[1] => Add1.IN21
iVGA_Y[1] => Add2.IN21
iVGA_Y[2] => Add1.IN20
iVGA_Y[2] => Add2.IN20
iVGA_Y[3] => Add1.IN19
iVGA_Y[3] => Add2.IN19
iVGA_Y[4] => Add1.IN18
iVGA_Y[4] => Add2.IN18
iVGA_Y[5] => Add1.IN17
iVGA_Y[5] => Add2.IN17
iVGA_Y[6] => Add1.IN16
iVGA_Y[6] => Add2.IN16
iVGA_Y[7] => Add1.IN15
iVGA_Y[7] => Add2.IN15
iVGA_Y[8] => Add1.IN14
iVGA_Y[8] => Add2.IN14
iVGA_Y[9] => Add1.IN13
iVGA_Y[9] => Add2.IN13
iVGA_Y[10] => Add1.IN12
iVGA_Y[10] => Add2.IN12


|Asteroids|asteroid_8x8:a15|asteroidSprites:as
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1


|Asteroids|asteroid_8x8:a15|asteroidSprites:as|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Asteroids|asteroid_8x8:a15|asteroidSprites:as|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0


