* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:14:10

* File Generated:     Dec 6 2018 15:11:33

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : /opt/lattice/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/netlist/oadb-uart --outdir /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/outputs/placer --device-file /opt/lattice/sbt_backend/devices/ICE40P01.dev --package TQ144 --lib-file /opt/lattice/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/Temp/sbt_temp.sdc --out-sdc-file /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/outputs/placer/uart_pl.sdc --deviceMarketName iCE40HX1K
I2004: Option and Settings Summary
=============================================================
Device file          - /opt/lattice/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/netlist/oadb-uart
SDC file             - /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/Temp/sbt_temp.sdc
Output directory     - /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/outputs/placer
Timing library       - /opt/lattice/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/cmonster/workspaces/IceStorm/icemachine/scripts/compare/uart/lse/sbt/netlist/oadb-uart/BFPGA_DESIGN_ep
I2065: Reading device file : /opt/lattice/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	225
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	27
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	238
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	75
        LUT, DFF and CARRY	:	4
    Combinational LogicCells
        Only LUT         	:	96
        CARRY Only       	:	0
        LUT with CARRY   	:	63
    LogicCells                  :	238/1280
    PLBs                        :	38/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	28/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 43.9 (sec)

Final Design Statistics
    Number of LUTs      	:	238
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	27
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	238/1280
    PLBs                        :	53/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	28/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: uart|clk | Frequency: 99.48 MHz | Target: 200.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 45.1 sec.

