# DLXproj
DLX academic development

"conf" input signal @ ALU/shifter/t2_shifter.vhd

| **logic_n**/arithm | **right_n**/left | operation|
|--|--|--|
| 0 | 0 | srl|
|0|1|sll|
|1|0|sra|
|1|1|sla|

