library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity MUX_21 is
  port (
    in0, in1, sl : in std_logic;
    out1 : out std_logic
  );
end entity;

architecture Body1 of MUX_21 is

	signal sli, w : std_logic;
	
begin
		inv : INVERTER ( A => sl, Y => sli);
		and1 : AND_2 port map ( A => sli, B => in0, Y => w);
		and1 : AND_2 port map ( A => sli, B => in0, Y => w);
		w <= out1;
	
end architecture;
 