name: fpga_loopback_raw
backend: hw
test:
  type: link_up
  iface: "eno2np1"
  l3: raw
  verify_loopback: true
  loopback_mode: peer
  count: 10
  timeout: 2
  marker: "CDCREW"
  # src_mac: "98:b7:85:22:29:1d" ens6
  src_mac: "08:8f:c3:9d:11:70" #PC MAC (eno2np1)
  # FPGA MAC
  dst_mac: "00:0a:35:24:7f:a3" #FPGA MAC (eth0)
payload: "fpga-loopback-test"
