============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     27659
   Run Date =   Sun Mar  2 12:46:50 2025

   Run on =     ZHOU
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'key_interrupt', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(403)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/key_filter.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/keyboard_scan.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/seg_led_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/seg_sel_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/AHBlite_keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/onehot2bin1ry.v
RUN-1001 : Project manager successfully analyzed 15 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  2.802354s wall, 2.125000s user + 0.171875s system = 2.296875s CPU (82.0%)

RUN-1004 : used memory is 293 MB, reserved memory is 272 MB, peak memory is 305 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8539 instances
RUN-0007 : 6117 luts, 2209 seqs, 51 mslices, 34 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8932 nets
RUN-1001 : 4762 nets have 2 pins
RUN-1001 : 3194 nets have [3 - 5] pins
RUN-1001 : 475 nets have [6 - 10] pins
RUN-1001 : 275 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     261     
RUN-1001 :   No   |  No   |  Yes  |    1027     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     133     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :   254   |  39   |    505     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 797
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8537 instances, 6117 luts, 2209 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.11664e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8537.
PHY-3001 : Level 1 #clusters 1035.
PHY-3001 : End clustering;  0.146120s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (74.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 594586, overlap = 383
PHY-3002 : Step(2): len = 505603, overlap = 418.094
PHY-3002 : Step(3): len = 329423, overlap = 515.531
PHY-3002 : Step(4): len = 276702, overlap = 566.375
PHY-3002 : Step(5): len = 203258, overlap = 658.062
PHY-3002 : Step(6): len = 176059, overlap = 710.125
PHY-3002 : Step(7): len = 131553, overlap = 750.469
PHY-3002 : Step(8): len = 113638, overlap = 770.438
PHY-3002 : Step(9): len = 95585.6, overlap = 808.219
PHY-3002 : Step(10): len = 80623, overlap = 837.812
PHY-3002 : Step(11): len = 69032.4, overlap = 869.156
PHY-3002 : Step(12): len = 60699.5, overlap = 877.5
PHY-3002 : Step(13): len = 52761.7, overlap = 888.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82825e-07
PHY-3002 : Step(14): len = 64763.4, overlap = 875.531
PHY-3002 : Step(15): len = 90583.7, overlap = 823.5
PHY-3002 : Step(16): len = 91605.2, overlap = 807.094
PHY-3002 : Step(17): len = 93673.8, overlap = 809.75
PHY-3002 : Step(18): len = 87469, overlap = 801
PHY-3002 : Step(19): len = 88004, overlap = 797.688
PHY-3002 : Step(20): len = 85480.9, overlap = 790.344
PHY-3002 : Step(21): len = 85055.8, overlap = 793.625
PHY-3002 : Step(22): len = 82155.1, overlap = 790.688
PHY-3002 : Step(23): len = 81781.4, overlap = 793.625
PHY-3002 : Step(24): len = 81008.9, overlap = 800.531
PHY-3002 : Step(25): len = 80988.8, overlap = 799.844
PHY-3002 : Step(26): len = 80276.5, overlap = 801.656
PHY-3002 : Step(27): len = 79649.5, overlap = 797.469
PHY-3002 : Step(28): len = 78670.2, overlap = 796.125
PHY-3002 : Step(29): len = 78717.1, overlap = 796.094
PHY-3002 : Step(30): len = 77733.7, overlap = 802.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.65649e-07
PHY-3002 : Step(31): len = 91649.9, overlap = 775.906
PHY-3002 : Step(32): len = 99513.4, overlap = 715.656
PHY-3002 : Step(33): len = 101665, overlap = 684.031
PHY-3002 : Step(34): len = 103826, overlap = 673.125
PHY-3002 : Step(35): len = 103769, overlap = 677.656
PHY-3002 : Step(36): len = 104107, overlap = 678.312
PHY-3002 : Step(37): len = 102986, overlap = 682.688
PHY-3002 : Step(38): len = 102608, overlap = 684.812
PHY-3002 : Step(39): len = 102011, overlap = 677.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5313e-06
PHY-3002 : Step(40): len = 119501, overlap = 625.781
PHY-3002 : Step(41): len = 131993, overlap = 593.594
PHY-3002 : Step(42): len = 137304, overlap = 519.969
PHY-3002 : Step(43): len = 141386, overlap = 522.125
PHY-3002 : Step(44): len = 142493, overlap = 519.375
PHY-3002 : Step(45): len = 142018, overlap = 530.562
PHY-3002 : Step(46): len = 139777, overlap = 552.219
PHY-3002 : Step(47): len = 137935, overlap = 560.875
PHY-3002 : Step(48): len = 134725, overlap = 579.312
PHY-3002 : Step(49): len = 132450, overlap = 595.469
PHY-3002 : Step(50): len = 131028, overlap = 601.375
PHY-3002 : Step(51): len = 130436, overlap = 611.719
PHY-3002 : Step(52): len = 129582, overlap = 613.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.0626e-06
PHY-3002 : Step(53): len = 145765, overlap = 574.625
PHY-3002 : Step(54): len = 154109, overlap = 522.938
PHY-3002 : Step(55): len = 159615, overlap = 498.062
PHY-3002 : Step(56): len = 161458, overlap = 503.062
PHY-3002 : Step(57): len = 161202, overlap = 515.156
PHY-3002 : Step(58): len = 160443, overlap = 517.094
PHY-3002 : Step(59): len = 159027, overlap = 520.938
PHY-3002 : Step(60): len = 158224, overlap = 526.375
PHY-3002 : Step(61): len = 157042, overlap = 533
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.12519e-06
PHY-3002 : Step(62): len = 175929, overlap = 466.906
PHY-3002 : Step(63): len = 190034, overlap = 404.625
PHY-3002 : Step(64): len = 198737, overlap = 399.156
PHY-3002 : Step(65): len = 201590, overlap = 395.594
PHY-3002 : Step(66): len = 200203, overlap = 384.938
PHY-3002 : Step(67): len = 198575, overlap = 390
PHY-3002 : Step(68): len = 196519, overlap = 415.906
PHY-3002 : Step(69): len = 195582, overlap = 423.719
PHY-3002 : Step(70): len = 194910, overlap = 415.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.22504e-05
PHY-3002 : Step(71): len = 215867, overlap = 344.25
PHY-3002 : Step(72): len = 233761, overlap = 298.688
PHY-3002 : Step(73): len = 242484, overlap = 284.312
PHY-3002 : Step(74): len = 244083, overlap = 277.562
PHY-3002 : Step(75): len = 242475, overlap = 278.938
PHY-3002 : Step(76): len = 240146, overlap = 274.406
PHY-3002 : Step(77): len = 237529, overlap = 295.062
PHY-3002 : Step(78): len = 236642, overlap = 290.375
PHY-3002 : Step(79): len = 236428, overlap = 289.594
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.37852e-05
PHY-3002 : Step(80): len = 251273, overlap = 270.375
PHY-3002 : Step(81): len = 269784, overlap = 224.906
PHY-3002 : Step(82): len = 277727, overlap = 216.656
PHY-3002 : Step(83): len = 278569, overlap = 224.562
PHY-3002 : Step(84): len = 277085, overlap = 225.625
PHY-3002 : Step(85): len = 275886, overlap = 220.875
PHY-3002 : Step(86): len = 275176, overlap = 233.312
PHY-3002 : Step(87): len = 274325, overlap = 227.688
PHY-3002 : Step(88): len = 273960, overlap = 224.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.47286e-05
PHY-3002 : Step(89): len = 283551, overlap = 223.812
PHY-3002 : Step(90): len = 298704, overlap = 212.125
PHY-3002 : Step(91): len = 305047, overlap = 207.75
PHY-3002 : Step(92): len = 306634, overlap = 206.625
PHY-3002 : Step(93): len = 307373, overlap = 202.531
PHY-3002 : Step(94): len = 307693, overlap = 207.188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.40742e-05
PHY-3002 : Step(95): len = 313785, overlap = 196.812
PHY-3002 : Step(96): len = 327605, overlap = 189.812
PHY-3002 : Step(97): len = 332708, overlap = 184.812
PHY-3002 : Step(98): len = 335003, overlap = 181.531
PHY-3002 : Step(99): len = 336688, overlap = 183.156
PHY-3002 : Step(100): len = 337756, overlap = 178.531
PHY-3002 : Step(101): len = 338165, overlap = 175.438
PHY-3002 : Step(102): len = 338015, overlap = 174.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000144969
PHY-3002 : Step(103): len = 341522, overlap = 175
PHY-3002 : Step(104): len = 347405, overlap = 174.688
PHY-3002 : Step(105): len = 350172, overlap = 177.5
PHY-3002 : Step(106): len = 352470, overlap = 177.094
PHY-3002 : Step(107): len = 353985, overlap = 176
PHY-3002 : Step(108): len = 354717, overlap = 171.094
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00023456
PHY-3002 : Step(109): len = 356996, overlap = 174.844
PHY-3002 : Step(110): len = 363504, overlap = 169.312
PHY-3002 : Step(111): len = 366592, overlap = 169.156
PHY-3002 : Step(112): len = 367012, overlap = 179.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037154s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 539504, over cnt = 1118(3%), over = 6809, worst = 30
PHY-1001 : End global iterations;  1.031074s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 83.75, top5 = 62.60, top10 = 52.35, top15 = 45.79.
PHY-3001 : End congestion estimation;  1.230851s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (60.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.462e-05
PHY-3002 : Step(113): len = 433568, overlap = 3.125
PHY-3002 : Step(114): len = 434776, overlap = 3.90625
PHY-3002 : Step(115): len = 414216, overlap = 2.4375
PHY-3002 : Step(116): len = 406939, overlap = 2.875
PHY-3002 : Step(117): len = 401823, overlap = 3
PHY-3002 : Step(118): len = 396891, overlap = 5.6875
PHY-3002 : Step(119): len = 397024, overlap = 5.5
PHY-3002 : Step(120): len = 391007, overlap = 6.96875
PHY-3002 : Step(121): len = 389177, overlap = 6.5
PHY-3002 : Step(122): len = 388302, overlap = 6.34375
PHY-3002 : Step(123): len = 384670, overlap = 7.8125
PHY-3002 : Step(124): len = 384676, overlap = 8.46875
PHY-3002 : Step(125): len = 384442, overlap = 8.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012924
PHY-3002 : Step(126): len = 394521, overlap = 5.90625
PHY-3002 : Step(127): len = 398585, overlap = 5.84375
PHY-3002 : Step(128): len = 406032, overlap = 3.8125
PHY-3002 : Step(129): len = 406501, overlap = 3
PHY-3002 : Step(130): len = 405045, overlap = 1.9375
PHY-3002 : Step(131): len = 405185, overlap = 1.4375
PHY-3002 : Step(132): len = 406037, overlap = 1.75
PHY-3002 : Step(133): len = 406504, overlap = 2.5625
PHY-3002 : Step(134): len = 407970, overlap = 2.4375
PHY-3002 : Step(135): len = 407724, overlap = 2.375
PHY-3002 : Step(136): len = 406946, overlap = 1.875
PHY-3002 : Step(137): len = 407155, overlap = 2.5625
PHY-3002 : Step(138): len = 408333, overlap = 2.5625
PHY-3002 : Step(139): len = 408311, overlap = 2.875
PHY-3002 : Step(140): len = 407327, overlap = 2.375
PHY-3002 : Step(141): len = 409080, overlap = 1.4375
PHY-3002 : Step(142): len = 410410, overlap = 1.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/8932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 538312, over cnt = 1475(4%), over = 6248, worst = 68
PHY-1001 : End global iterations;  1.196519s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (83.6%)

PHY-1001 : Congestion index: top1 = 76.03, top5 = 55.92, top10 = 47.90, top15 = 43.20.
PHY-3001 : End congestion estimation;  1.406478s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (82.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.93933e-05
PHY-3002 : Step(143): len = 410592, overlap = 25.9062
PHY-3002 : Step(144): len = 411527, overlap = 22.2812
PHY-3002 : Step(145): len = 403951, overlap = 17.875
PHY-3002 : Step(146): len = 393663, overlap = 11.25
PHY-3002 : Step(147): len = 392012, overlap = 15.8438
PHY-3002 : Step(148): len = 386768, overlap = 18.1875
PHY-3002 : Step(149): len = 379741, overlap = 17.9688
PHY-3002 : Step(150): len = 378527, overlap = 20.5625
PHY-3002 : Step(151): len = 373346, overlap = 19.9688
PHY-3002 : Step(152): len = 370964, overlap = 19.4062
PHY-3002 : Step(153): len = 367560, overlap = 21.5
PHY-3002 : Step(154): len = 366440, overlap = 25.125
PHY-3002 : Step(155): len = 363814, overlap = 23.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000178787
PHY-3002 : Step(156): len = 370259, overlap = 14.5625
PHY-3002 : Step(157): len = 371735, overlap = 14.25
PHY-3002 : Step(158): len = 373930, overlap = 12.1875
PHY-3002 : Step(159): len = 374902, overlap = 12.3438
PHY-3002 : Step(160): len = 376755, overlap = 9.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333739
PHY-3002 : Step(161): len = 380705, overlap = 7.8125
PHY-3002 : Step(162): len = 383751, overlap = 5.8125
PHY-3002 : Step(163): len = 388244, overlap = 7.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 137.94 peak overflow 1.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 108/8932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 524120, over cnt = 1647(4%), over = 6127, worst = 28
PHY-1001 : End global iterations;  1.370045s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (67.3%)

PHY-1001 : Congestion index: top1 = 66.23, top5 = 53.07, top10 = 46.26, top15 = 42.32.
PHY-1001 : End incremental global routing;  1.570657s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (68.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 40509, tnet num: 8930, tinst num: 8537, tnode num: 47234, tedge num: 65114.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.831148s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (86.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.670017s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (77.8%)

OPT-1001 : Current memory(MB): used = 439, reserve = 421, peak = 439.
OPT-1001 : End physical optimization;  2.779899s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (78.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6117 LUT to BLE ...
SYN-4008 : Packed 6117 LUT and 874 SEQ to BLE.
SYN-4003 : Packing 1335 remaining SEQ's ...
SYN-4005 : Packed 1304 SEQ with LUT/SLICE
SYN-4006 : 3941 single LUT's are left
SYN-4006 : 31 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6148/6361 primitive instances ...
PHY-3001 : End packing;  0.820331s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (91.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3770 instances
RUN-1001 : 1821 mslices, 1821 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8466 nets
RUN-1001 : 4047 nets have 2 pins
RUN-1001 : 3341 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 291 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3768 instances, 3642 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : After packing: Len = 401388, Over = 61.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3787/8466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 541360, over cnt = 1513(4%), over = 3881, worst = 26
PHY-1002 : len = 558968, over cnt = 949(2%), over = 1965, worst = 14
PHY-1002 : len = 570416, over cnt = 448(1%), over = 977, worst = 12
PHY-1002 : len = 583024, over cnt = 106(0%), over = 174, worst = 6
PHY-1002 : len = 585408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.076847s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (82.0%)

PHY-1001 : Congestion index: top1 = 56.38, top5 = 47.77, top10 = 43.10, top15 = 40.23.
PHY-3001 : End congestion estimation;  2.356609s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (83.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63657e-05
PHY-3002 : Step(164): len = 387442, overlap = 71.25
PHY-3002 : Step(165): len = 377754, overlap = 90.75
PHY-3002 : Step(166): len = 371061, overlap = 102.75
PHY-3002 : Step(167): len = 368800, overlap = 98.25
PHY-3002 : Step(168): len = 368415, overlap = 99.75
PHY-3002 : Step(169): len = 366595, overlap = 101.75
PHY-3002 : Step(170): len = 364522, overlap = 102.75
PHY-3002 : Step(171): len = 361874, overlap = 100.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27314e-05
PHY-3002 : Step(172): len = 372856, overlap = 78.5
PHY-3002 : Step(173): len = 380467, overlap = 70.25
PHY-3002 : Step(174): len = 384054, overlap = 68.25
PHY-3002 : Step(175): len = 383706, overlap = 67.75
PHY-3002 : Step(176): len = 383886, overlap = 65.25
PHY-3002 : Step(177): len = 384368, overlap = 62.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104033
PHY-3002 : Step(178): len = 394777, overlap = 51.25
PHY-3002 : Step(179): len = 403212, overlap = 46.75
PHY-3002 : Step(180): len = 410082, overlap = 29.25
PHY-3002 : Step(181): len = 408527, overlap = 29.5
PHY-3002 : Step(182): len = 408404, overlap = 31
PHY-3002 : Step(183): len = 410310, overlap = 36
PHY-3002 : Step(184): len = 412454, overlap = 33.5
PHY-3002 : Step(185): len = 413434, overlap = 32.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000208066
PHY-3002 : Step(186): len = 419751, overlap = 26
PHY-3002 : Step(187): len = 424735, overlap = 22.5
PHY-3002 : Step(188): len = 425402, overlap = 23
PHY-3002 : Step(189): len = 426334, overlap = 20.75
PHY-3002 : Step(190): len = 429119, overlap = 17.75
PHY-3002 : Step(191): len = 430723, overlap = 17.5
PHY-3002 : Step(192): len = 431500, overlap = 17.25
PHY-3002 : Step(193): len = 430863, overlap = 16.75
PHY-3002 : Step(194): len = 430713, overlap = 19.25
PHY-3002 : Step(195): len = 431075, overlap = 20
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000360428
PHY-3002 : Step(196): len = 435013, overlap = 18.25
PHY-3002 : Step(197): len = 439426, overlap = 18.5
PHY-3002 : Step(198): len = 443263, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000720855
PHY-3002 : Step(199): len = 444107, overlap = 16.5
PHY-3002 : Step(200): len = 446632, overlap = 16.25
PHY-3002 : Step(201): len = 449418, overlap = 14
PHY-3002 : Step(202): len = 451895, overlap = 15.25
PHY-3002 : Step(203): len = 455375, overlap = 14
PHY-3002 : Step(204): len = 458129, overlap = 14.75
PHY-3002 : Step(205): len = 458445, overlap = 15.5
PHY-3002 : Step(206): len = 458592, overlap = 13.75
PHY-3002 : Step(207): len = 458340, overlap = 13.25
PHY-3002 : Step(208): len = 457993, overlap = 13.25
PHY-3002 : Step(209): len = 457838, overlap = 12.5
PHY-3002 : Step(210): len = 457700, overlap = 13
PHY-3002 : Step(211): len = 457634, overlap = 12.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00117436
PHY-3002 : Step(212): len = 458823, overlap = 12.5
PHY-3002 : Step(213): len = 460588, overlap = 11.75
PHY-3002 : Step(214): len = 462520, overlap = 12.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00200912
PHY-3002 : Step(215): len = 462915, overlap = 11.75
PHY-3002 : Step(216): len = 463599, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.288273s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (7.6%)

PHY-3001 : Trial Legalized: Len = 484450
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/8466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620328, over cnt = 1261(3%), over = 2440, worst = 10
PHY-1002 : len = 632352, over cnt = 639(1%), over = 1030, worst = 10
PHY-1002 : len = 640120, over cnt = 188(0%), over = 339, worst = 10
PHY-1002 : len = 643080, over cnt = 50(0%), over = 89, worst = 8
PHY-1002 : len = 644752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.452828s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (92.4%)

PHY-1001 : Congestion index: top1 = 53.49, top5 = 44.81, top10 = 40.40, top15 = 37.76.
PHY-3001 : End congestion estimation;  2.754394s wall, 2.437500s user + 0.062500s system = 2.500000s CPU (90.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107384
PHY-3002 : Step(217): len = 449821, overlap = 7.75
PHY-3002 : Step(218): len = 438741, overlap = 14
PHY-3002 : Step(219): len = 433460, overlap = 20.5
PHY-3002 : Step(220): len = 430907, overlap = 19.5
PHY-3002 : Step(221): len = 427749, overlap = 22.75
PHY-3002 : Step(222): len = 424870, overlap = 24
PHY-3002 : Step(223): len = 423942, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208831
PHY-3002 : Step(224): len = 431372, overlap = 21
PHY-3002 : Step(225): len = 436773, overlap = 15.5
PHY-3002 : Step(226): len = 437233, overlap = 14.5
PHY-3002 : Step(227): len = 436754, overlap = 13.75
PHY-3002 : Step(228): len = 436495, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 450797, Over = 0
PHY-3001 : Spreading special nets. 138 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044121s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.8%)

PHY-3001 : 140 instances has been re-located, deltaX = 40, deltaY = 82, maxDist = 2.
PHY-3001 : Final: Len = 454263, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 756/8466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 597672, over cnt = 1222(3%), over = 2273, worst = 10
PHY-1002 : len = 607200, over cnt = 689(1%), over = 1112, worst = 10
PHY-1002 : len = 615504, over cnt = 248(0%), over = 438, worst = 8
PHY-1002 : len = 620224, over cnt = 33(0%), over = 62, worst = 7
PHY-1002 : len = 620864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.402230s wall, 2.109375s user + 0.078125s system = 2.187500s CPU (91.1%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 43.29, top10 = 39.41, top15 = 36.84.
PHY-1001 : End incremental global routing;  2.651646s wall, 2.328125s user + 0.078125s system = 2.406250s CPU (90.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 39998, tnet num: 8464, tinst num: 3768, tnode num: 46092, tedge num: 66691.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.263617s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (98.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 461 MB, peak memory is 477 MB
OPT-1001 : End timing update;  1.282503s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.241674s wall, 3.828125s user + 0.109375s system = 3.937500s CPU (92.8%)

OPT-1001 : Current memory(MB): used = 477, reserve = 461, peak = 477.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.018844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7815/8466.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094887s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (65.9%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 43.29, top10 = 39.41, top15 = 36.84.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.018738s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.728546s wall, 4.218750s user + 0.109375s system = 4.328125s CPU (91.5%)

RUN-1003 : finish command "place" in  31.499475s wall, 16.812500s user + 2.890625s system = 19.703125s CPU (62.6%)

RUN-1004 : used memory is 414 MB, reserved memory is 397 MB, peak memory is 483 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  2.166765s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (137.0%)

RUN-1004 : used memory is 412 MB, reserved memory is 395 MB, peak memory is 549 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3770 instances
RUN-1001 : 1821 mslices, 1821 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8466 nets
RUN-1001 : 4047 nets have 2 pins
RUN-1001 : 3341 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 291 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 39998, tnet num: 8464, tinst num: 3768, tnode num: 46092, tedge num: 66691.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.258143s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (88.2%)

RUN-1004 : used memory is 458 MB, reserved memory is 442 MB, peak memory is 549 MB
PHY-1001 : 1821 mslices, 1821 lslices, 40 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 4126 clock pins, and constraint 6092 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 590536, over cnt = 1245(3%), over = 2396, worst = 11
PHY-1002 : len = 601032, over cnt = 667(1%), over = 1148, worst = 11
PHY-1002 : len = 609912, over cnt = 275(0%), over = 468, worst = 11
PHY-1002 : len = 616272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.488618s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (80.4%)

PHY-1001 : Congestion index: top1 = 49.83, top5 = 42.75, top10 = 39.11, top15 = 36.56.
PHY-1001 : End global routing;  2.773593s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (81.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 539, reserve = 525, peak = 549.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 794, reserve = 784, peak = 794.
PHY-1001 : End build detailed router design. 5.886247s wall, 5.437500s user + 0.171875s system = 5.609375s CPU (95.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 104856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.133720s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (95.1%)

PHY-1001 : Current memory(MB): used = 827, reserve = 818, peak = 827.
PHY-1001 : End phase 1; 1.141957s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (94.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.02686e+06, over cnt = 736(0%), over = 745, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 834, reserve = 824, peak = 834.
PHY-1001 : End initial routed; 64.150747s wall, 66.031250s user + 0.375000s system = 66.406250s CPU (103.5%)

PHY-1001 : Current memory(MB): used = 834, reserve = 824, peak = 834.
PHY-1001 : End phase 2; 64.150817s wall, 66.031250s user + 0.375000s system = 66.406250s CPU (103.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9967e+06, over cnt = 212(0%), over = 213, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.915044s wall, 5.046875s user + 0.015625s system = 5.062500s CPU (103.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.98834e+06, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.344319s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (86.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.98789e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.421247s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (70.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.98772e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.194190s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (88.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 212 feed throughs used by 125 nets
PHY-1001 : End commit to database; 2.395297s wall, 2.140625s user + 0.109375s system = 2.250000s CPU (93.9%)

PHY-1001 : Current memory(MB): used = 901, reserve = 894, peak = 901.
PHY-1001 : End phase 3; 10.532492s wall, 9.921875s user + 0.140625s system = 10.062500s CPU (95.5%)

PHY-1003 : Routed, final wirelength = 1.98772e+06
PHY-1001 : Current memory(MB): used = 903, reserve = 896, peak = 903.
PHY-1001 : End export database. 0.047533s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.6%)

PHY-1001 : End detail routing;  82.218284s wall, 82.796875s user + 0.781250s system = 83.578125s CPU (101.7%)

RUN-1003 : finish command "route" in  86.927017s wall, 86.640625s user + 0.890625s system = 87.531250s CPU (100.7%)

RUN-1004 : used memory is 773 MB, reserved memory is 768 MB, peak memory is 903 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        40
  #input                   15
  #output                  24
  #inout                    1

Utilization Statistics
#lut                     6652   out of  19600   33.94%
#reg                     2221   out of  19600   11.33%
#le                      6683
  #lut only              4462   out of   6683   66.77%
  #reg only                31   out of   6683    0.46%
  #lut&reg               2190   out of   6683   32.77%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       40   out of    188   21.28%
  #ireg                     5
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1714
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              80
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    18


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6683   |6567    |85      |2230    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5531   |5463    |65      |1396    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |589    |588     |0       |497     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |12     |12      |0       |5       |0       |0       |
|    Decoder           |AHBlite_Decoder      |4      |4       |0       |0       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |36     |36      |0       |23      |16      |0       |
|    RAM               |Block_RAM            |5      |5       |0       |2       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |38     |38      |0       |22      |64      |0       |
|    RAM               |Block_RAM            |6      |6       |0       |3       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |255    |255     |0       |142     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |12     |12      |0       |5       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |208    |161     |20      |132     |0       |0       |
|    u_key_filter      |key_filter           |95     |70      |11      |64      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |65     |43      |9       |48      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |18     |18      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4006  
    #2          2       1999  
    #3          3       634   
    #4          4       458   
    #5        5-10      622   
    #6        11-50     395   
    #7       51-100      52   
    #8       101-500     3    
    #9        >500       1    
  Average     3.57            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  2.513747s wall, 3.578125s user + 0.031250s system = 3.609375s CPU (143.6%)

RUN-1004 : used memory is 780 MB, reserved memory is 771 MB, peak memory is 903 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
PRG-1000 : <!-- HMAC is: 85eda56fa590289d246697eb0c8a22081703bc9c62f67bc7d1fc11c4d0fe131c -->
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3768
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8466, pip num: 114469
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 212
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3047 valid insts, and 298602 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  12.516360s wall, 53.250000s user + 0.687500s system = 53.937500s CPU (430.9%)

RUN-1004 : used memory is 796 MB, reserved memory is 785 MB, peak memory is 996 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250302_124650.log"
