# IEEE-754 Floating Point Unit (FPU) â€” FSM-Based Design in SystemVerilog

This repository contains a synthesizable, FSM-based 32-bit IEEE-754 compliant Floating Point Unit (FPU) implemented in SystemVerilog. The design supports the four basic arithmetic operations â€” addition, subtraction, multiplication, and division â€” and follows a structured Finite State Machine (FSM) model to improve synthesis feasibility and timing closure.

ğŸš€ Key Features

âœ… IEEE-754 Single Precision (32-bit) support

âœ… FSM-based multi-cycle design (Idle â†’ Prepare â†’ Compute â†’ Normalize â†’ Round â†’ Writeback)

âœ… Synthesizable structure using sequential (always_ff) and combinational (always_comb) blocks

âœ… Handles core floating-point operations:

Addition (op = 00)

Subtraction (op = 01)

Multiplication (op = 10)

Division (op = 11)

âœ… Built-in mantissa alignment, normalization, and GRS-based rounding

ğŸ“š Operation Flow
1. Input Preparation

Extracts sign, exponent, and mantissa from both operands a and b

Prepends the implicit 1 to mantissas â†’ converts them to 24-bit

2. FSM Control Flow
State	Functionality
Idle	Wait for perm signal to start operation
Prepare	Decode input fields, align mantissas
Compute	Perform selected arithmetic operation
Normalize	Shift result to normalize leading 1
Round	Apply IEEE-754 GRS rounding
Writeback	Reconstruct 32-bit float result {sign, exponent, mantissa}
3. Operation Details

â• Addition & â– Subtraction

Align exponents via right-shift

Add or subtract mantissas

Forward result to rounding

âœ–ï¸ Multiplication

Multiply 24-bit mantissas â†’ 48-bit product

Add exponents and subtract bias (127)

Normalize product

Apply GRS rounding

â— Division

Shift numerator (mant_a) left by 24 bits â†’ 48-bit precision

Divide by mant_b

Subtract exponents and add bias (127)

Normalize and round

ğŸ”„ Rounding Logic (GRS Method)
if (G == 1 && (R == 1 || S != 0))
    mantissa += 1;


G = Guard bit (next to LSB)

R = Round bit (after G)

S = Sticky bit (OR of all lower bits)

Ensures round-to-nearest-even behavior per IEEE-754.

ğŸ› ï¸ Design Highlights

Written in SystemVerilog using always_ff and always_comb

Supports multi-cycle computation, allowing:

Reduced combinational path delay

Easier timing closure for synthesis on FPGAs or ASICs

Designed with clarity and modularity, suitable for integration into a RISC-V CPU or SoC
