// Seed: 735140678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_2
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1,
    input wand id_2
);
  assign id_4 = id_2 == id_1 ? 1 : 1;
  id_5(
      .id_0(1), .id_1(id_1)
  ); module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_4) #1;
  wire id_7;
  wire id_8;
endmodule
