[11/09 04:51:15      0s] 
[11/09 04:51:15      0s] Cadence Innovus(TM) Implementation System.
[11/09 04:51:15      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/09 04:51:15      0s] 
[11/09 04:51:15      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[11/09 04:51:15      0s] Options:	
[11/09 04:51:15      0s] Date:		Sun Nov  9 04:51:15 2025
[11/09 04:51:15      0s] Host:		edatools-server2.iiitd.edu.in (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz 39936KB)
[11/09 04:51:15      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[11/09 04:51:15      0s] 
[11/09 04:51:15      0s] License:
[11/09 04:51:16      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/09 04:51:16      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/09 04:51:31     14s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 04:51:31     14s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[11/09 04:51:31     14s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 04:51:31     14s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[11/09 04:51:31     14s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[11/09 04:51:31     14s] @(#)CDS: CPE v20.10-p006
[11/09 04:51:31     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 04:51:31     14s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[11/09 04:51:31     14s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[11/09 04:51:31     14s] @(#)CDS: RCDB 11.15.0
[11/09 04:51:31     14s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[11/09 04:51:31     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25926_edatools-server2.iiitd.edu.in_sameer25145_D9jiVG.

[11/09 04:51:33     15s] Change the soft stacksize limit to 0.2%RAM (1033 mbytes). Set global soft_stack_size_limit to change the value.
[11/09 04:51:33     16s] <CMD> getVersion
[11/09 04:51:33     16s] Sourcing startup file /home/sameer25145/.cadence/innovus/gui.color.tcl
[11/09 04:51:33     16s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:33     16s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/09 04:51:33     16s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/09 04:51:33     16s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/09 04:51:33     16s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference ilmPhysicalView -isVisible 0 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/09 04:51:33     16s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#004e72 #a2cd5a #caff70 #eedd82 #ffff00 #ffd700 #ffa500 #ff7f50 #ff0000 green #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red #f2f2f6f6f8f8 white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:33     16s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:33     16s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/09 04:51:33     16s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/09 04:51:33     16s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:33     16s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/09 04:51:33     16s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/09 04:51:33     16s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 0 -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 0 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 0 -color #d26c6c -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 0 -color green
[11/09 04:51:33     16s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 0 -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 0 -color yellow -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 0 -color blue -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 0 -color red -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/09 04:51:33     16s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 0 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:33     16s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 0 -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 0 -color blue -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 0 -color yellow -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/09 04:51:33     16s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 0 -color purple -stipple brick
[11/09 04:51:33     16s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 0 -color #58d0ca -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 0 -color green -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 0 -color blue -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 0 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 0 -color yellow -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 0 -color green -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 0 -color yellow -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 0
[11/09 04:51:33     16s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 0 -color brown -stipple brick
[11/09 04:51:33     16s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/09 04:51:33     16s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 0 -color white -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 0 -color {gray red green yellow} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/09 04:51:33     16s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 0 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 0 -color {white black} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/09 04:51:33     16s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/09 04:51:33     16s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/09 04:51:33     16s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/09 04:51:33     16s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:33     16s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:33     16s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:33     16s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/09 04:51:33     16s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/09 04:51:33     16s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/09 04:51:33     16s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/09 04:51:33     16s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/09 04:51:33     16s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/09 04:51:33     16s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/09 04:51:33     16s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:33     16s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/09 04:51:34     16s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/09 04:51:34     16s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/09 04:51:34     16s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/09 04:51:34     16s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/09 04:51:34     16s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/09 04:51:34     16s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/09 04:51:34     16s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/09 04:51:34     16s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/09 04:51:34     16s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/09 04:51:34     16s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/09 04:51:34     16s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/09 04:51:34     16s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/09 04:51:34     16s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/09 04:51:34     16s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/09 04:51:34     16s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/09 04:51:34     16s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/09 04:51:34     16s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/09 04:51:34     16s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/09 04:51:34     16s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/09 04:51:34     16s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/09 04:51:34     16s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/09 04:51:34     16s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/09 04:51:34     16s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/09 04:51:34     16s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/09 04:51:34     16s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/09 04:51:34     16s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/09 04:51:34     16s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/09 04:51:34     16s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/09 04:51:34     16s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/09 04:51:34     16s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/09 04:51:34     16s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/09 04:51:34     16s] <CMD> setLayerPreference S65 -isVisible 0 -isSelectable 0 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S66 -isVisible 0 -isSelectable 0 -color red -stippleData 8 8 {0x00 0x00 0x00 0x00 0x00 0x01 0x02 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S69 -isVisible 0 -isSelectable 0 -color brown -stippleData 8 8 {0x00 0x00 0x00 0x00 0x00 0x04 0x08 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S71 -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x00 0x00 0x10 0x20 0x00 0x00 0x00 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S67 -isVisible 0 -isSelectable 0 -color #00d000 -stippleData 8 8 {0x04 0x08 0x00 0x00 0x00 0x00 0x00 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S68 -isVisible 0 -isSelectable 0 -color #d0d000 -stippleData 8 8 {0x00 0x00 0x04 0x08 0x00 0x00 0x00 0x00}
[11/09 04:51:34     16s] <CMD> setLayerPreference S70 -isVisible 0 -isSelectable 0 -color orange -stippleData 8 8 {0x10 0x20 0x00 0x00 0x00 0x00 0x00 0x00}
[11/09 04:51:34     16s] 
[11/09 04:51:34     16s] **INFO:  MMMC transition support version v31-84 
[11/09 04:51:34     16s] 
[11/09 04:51:34     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 04:51:34     16s] <CMD> suppressMessage ENCEXT-2799
[11/09 04:51:34     16s] <CMD> getVersion
[11/09 04:51:34     16s] <CMD> getVersion
[11/09 04:51:34     16s] <CMD> getVersion
[11/09 04:51:35     16s] [INFO] Loading PVS 19.13 fill procedures
[11/09 04:51:35     16s] <CMD> win
[11/09 04:51:56     19s] <CMD> set init_lef_file ../IN/lef/gsclib090_translated_ref.lef
[11/09 04:51:56     19s] <CMD> set init_verilog ../IN/netlist/cac_netlist_medium_c_scan.v
[11/09 04:51:56     19s] <CMD> set init_top_cell collision_avoidance_car
[11/09 04:51:56     19s] <CMD> set init_io_file cac_pins.io
[11/09 04:51:56     19s] <CMD> set init_pwr_net VDD
[11/09 04:51:56     19s] <CMD> set init_gnd_net VSS
[11/09 04:51:56     19s] <CMD> set init_mmmc_file ./scripts/cac_mmmc.view
[11/09 04:51:56     19s] <CMD> init_design
[11/09 04:51:56     19s] #% Begin Load MMMC data ... (date=11/09 04:51:56, mem=515.6M)
[11/09 04:51:56     19s] #% End Load MMMC data ... (date=11/09 04:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=515.7M, current mem=515.7M)
[11/09 04:51:56     19s] 
[11/09 04:51:56     19s] Loading LEF file ../IN/lef/gsclib090_translated_ref.lef ...
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[11/09 04:51:56     19s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[11/09 04:51:56     19s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/09 04:51:56     19s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/09 04:51:56     19s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/09 04:51:56     19s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/09 04:51:56     19s] Set DBUPerIGU to M2 pitch 580.
[11/09 04:51:56     19s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 04:51:56     19s] Type 'man IMPLF-200' for more detail.
[11/09 04:51:56     19s] 
[11/09 04:51:56     19s] viaInitial starts at Sun Nov  9 04:51:56 2025
viaInitial ends at Sun Nov  9 04:51:56 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/09 04:51:56     19s] Loading view definition file from ./scripts/cac_mmmc.view
[11/09 04:51:56     19s] Reading timing_lib1 timing library '/home/sameer25145/Desktop/CAC_Project_Part2/IN/lib/slow.lib' ...
[11/09 04:51:59     23s] Read 479 cells in library 'slow' 
[11/09 04:51:59     23s] Ending "PreSetAnalysisView" (total cpu=0:00:03.4, real=0:00:03.0, peak res=581.4M, current mem=533.7M)
[11/09 04:51:59     23s] *** End library_loading (cpu=0.06min, real=0.05min, mem=23.0M, fe_cpu=0.47min, fe_real=0.73min, fe_mem=867.5M) ***
[11/09 04:51:59     23s] #% Begin Load netlist data ... (date=11/09 04:51:59, mem=533.7M)
[11/09 04:51:59     23s] *** Begin netlist parsing (mem=867.5M) ***
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/09 04:51:59     23s] Type 'man IMPVL-159' for more detail.
[11/09 04:51:59     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/09 04:51:59     23s] To increase the message display limit, refer to the product command reference manual.
[11/09 04:51:59     23s] Created 479 new cells from 1 timing libraries.
[11/09 04:51:59     23s] Reading netlist ...
[11/09 04:51:59     23s] Backslashed names will retain backslash and a trailing blank character.
[11/09 04:51:59     23s] Reading verilog netlist '../IN/netlist/cac_netlist_medium_c_scan.v'
[11/09 04:51:59     23s] 
[11/09 04:51:59     23s] *** Memory Usage v#1 (Current mem = 867.488M, initial mem = 273.969M) ***
[11/09 04:51:59     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=867.5M) ***
[11/09 04:51:59     23s] #% End Load netlist data ... (date=11/09 04:51:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=541.2M, current mem=541.2M)
[11/09 04:51:59     23s] Set top cell to collision_avoidance_car.
[11/09 04:52:00     23s] Hooked 479 DB cells to tlib cells.
[11/09 04:52:00     23s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=548.5M, current mem=548.5M)
[11/09 04:52:00     23s] Starting recursive module instantiation check.
[11/09 04:52:00     23s] No recursion found.
[11/09 04:52:00     23s] Building hierarchical netlist for Cell collision_avoidance_car ...
[11/09 04:52:00     23s] *** Netlist is unique.
[11/09 04:52:00     23s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[11/09 04:52:00     23s] ** info: there are 491 modules.
[11/09 04:52:00     23s] ** info: there are 791 stdCell insts.
[11/09 04:52:00     23s] 
[11/09 04:52:00     23s] *** Memory Usage v#1 (Current mem = 906.910M, initial mem = 273.969M) ***
[11/09 04:52:00     23s] Reading IO assignment file "cac_pins.io" ...
[11/09 04:52:00     23s] **Warn: ignored IO file "cac_pins.io" line 24: Pin: current_speed_out S
  Reason: unable to determine object from name.
[11/09 04:52:00     23s] **Warn: ignored IO file "cac_pins.io" line 25: Pin: distance_travelled_out S
  Reason: unable to determine object from name.
[11/09 04:52:00     23s] **Warn: ignored IO file "cac_pins.io" line 26: Pin: total_power_consumed_out S
  Reason: unable to determine object from name.
[11/09 04:52:00     23s] **WARN: (IMPFP-710):	File version 0 is too old.
[11/09 04:52:00     23s] IO file version '0' is too old, will try to place io cell any way.
[11/09 04:52:00     23s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/09 04:52:00     23s] Type 'man IMPFP-3961' for more detail.
[11/09 04:52:00     23s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/09 04:52:00     23s] Type 'man IMPFP-3961' for more detail.
[11/09 04:52:00     23s] Horizontal Layer M1 offset = 290 (derived)
[11/09 04:52:00     23s] Vertical Layer M2 offset = 290 (derived)
[11/09 04:52:00     23s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/09 04:52:00     23s] Set Default Net Delay as 1000 ps.
[11/09 04:52:00     23s] Set Default Net Load as 0.5 pF. 
[11/09 04:52:00     23s] Set Default Input Pin Transition as 0.1 ps.
[11/09 04:52:00     24s] Extraction setup Started 
[11/09 04:52:00     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/09 04:52:00     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2773' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/09 04:52:00     24s] Type 'man IMPEXT-2776' for more detail.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/09 04:52:00     24s] Summary of Active RC-Corners : 
[11/09 04:52:00     24s]  
[11/09 04:52:00     24s]  Analysis View: view1
[11/09 04:52:00     24s]     RC-Corner Name        : default_rc_corner
[11/09 04:52:00     24s]     RC-Corner Index       : 0
[11/09 04:52:00     24s]     RC-Corner Temperature : 25 Celsius
[11/09 04:52:00     24s]     RC-Corner Cap Table   : ''
[11/09 04:52:00     24s]     RC-Corner PreRoute Res Factor         : 1
[11/09 04:52:00     24s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 04:52:00     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 04:52:00     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 04:52:00     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 04:52:00     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/09 04:52:00     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/09 04:52:00     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 04:52:00     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 04:52:00     24s] LayerId::1 widthSet size::1
[11/09 04:52:00     24s] LayerId::2 widthSet size::1
[11/09 04:52:00     24s] LayerId::3 widthSet size::1
[11/09 04:52:00     24s] LayerId::4 widthSet size::1
[11/09 04:52:00     24s] LayerId::5 widthSet size::1
[11/09 04:52:00     24s] LayerId::6 widthSet size::1
[11/09 04:52:00     24s] LayerId::7 widthSet size::1
[11/09 04:52:00     24s] LayerId::8 widthSet size::1
[11/09 04:52:00     24s] LayerId::9 widthSet size::1
[11/09 04:52:00     24s] Updating RC grid for preRoute extraction ...
[11/09 04:52:00     24s] Initializing multi-corner resistance tables ...
[11/09 04:52:00     24s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:00     24s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:00     24s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[11/09 04:52:00     24s] *Info: initialize multi-corner CTS.
[11/09 04:52:00     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=732.9M, current mem=567.9M)
[11/09 04:52:01     24s] Reading timing constraints file '../IN/sdc/cac_constraints_medium_c_scan.sdc' ...
[11/09 04:52:01     24s] Current (total cpu=0:00:29.3, real=0:00:46.0, peak res=738.8M, current mem=738.8M)
[11/09 04:52:01     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../IN/sdc/cac_constraints_medium_c_scan.sdc, Line 9).
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../IN/sdc/cac_constraints_medium_c_scan.sdc, Line 10).
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] INFO (CTE): Reading of timing constraints file ../IN/sdc/cac_constraints_medium_c_scan.sdc completed, with 2 WARNING
[11/09 04:52:01     24s] WARNING (CTE-25): Line: 188 of File ../IN/sdc/cac_constraints_medium_c_scan.sdc : Skipped unsupported command: set_clock_uncertainity
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=758.2M, current mem=758.2M)
[11/09 04:52:01     24s] Current (total cpu=0:00:29.4, real=0:00:46.0, peak res=758.2M, current mem=758.2M)
[11/09 04:52:01     24s] Creating Cell Server ...(0, 1, 1, 1)
[11/09 04:52:01     24s] Summary for sequential cells identification: 
[11/09 04:52:01     24s]   Identified SBFF number: 112
[11/09 04:52:01     24s]   Identified MBFF number: 0
[11/09 04:52:01     24s]   Identified SB Latch number: 0
[11/09 04:52:01     24s]   Identified MB Latch number: 0
[11/09 04:52:01     24s]   Not identified SBFF number: 8
[11/09 04:52:01     24s]   Not identified MBFF number: 0
[11/09 04:52:01     24s]   Not identified SB Latch number: 0
[11/09 04:52:01     24s]   Not identified MB Latch number: 0
[11/09 04:52:01     24s]   Number of sequential cells which are not FFs: 32
[11/09 04:52:01     24s] Total number of combinational cells: 317
[11/09 04:52:01     24s] Total number of sequential cells: 152
[11/09 04:52:01     24s] Total number of tristate cells: 10
[11/09 04:52:01     24s] Total number of level shifter cells: 0
[11/09 04:52:01     24s] Total number of power gating cells: 0
[11/09 04:52:01     24s] Total number of isolation cells: 0
[11/09 04:52:01     24s] Total number of power switch cells: 0
[11/09 04:52:01     24s] Total number of pulse generator cells: 0
[11/09 04:52:01     24s] Total number of always on buffers: 0
[11/09 04:52:01     24s] Total number of retention cells: 0
[11/09 04:52:01     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/09 04:52:01     24s] Total number of usable buffers: 16
[11/09 04:52:01     24s] List of unusable buffers:
[11/09 04:52:01     24s] Total number of unusable buffers: 0
[11/09 04:52:01     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/09 04:52:01     24s] Total number of usable inverters: 19
[11/09 04:52:01     24s] List of unusable inverters:
[11/09 04:52:01     24s] Total number of unusable inverters: 0
[11/09 04:52:01     24s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/09 04:52:01     24s] Total number of identified usable delay cells: 8
[11/09 04:52:01     24s] List of identified unusable delay cells:
[11/09 04:52:01     24s] Total number of identified unusable delay cells: 0
[11/09 04:52:01     24s] Creating Cell Server, finished. 
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Deleting Cell Server ...
[11/09 04:52:01     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=780.1M, current mem=780.0M)
[11/09 04:52:01     24s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:52:01     24s] Summary for sequential cells identification: 
[11/09 04:52:01     24s]   Identified SBFF number: 112
[11/09 04:52:01     24s]   Identified MBFF number: 0
[11/09 04:52:01     24s]   Identified SB Latch number: 0
[11/09 04:52:01     24s]   Identified MB Latch number: 0
[11/09 04:52:01     24s]   Not identified SBFF number: 8
[11/09 04:52:01     24s]   Not identified MBFF number: 0
[11/09 04:52:01     24s]   Not identified SB Latch number: 0
[11/09 04:52:01     24s]   Not identified MB Latch number: 0
[11/09 04:52:01     24s]   Number of sequential cells which are not FFs: 32
[11/09 04:52:01     24s]  Visiting view : view1
[11/09 04:52:01     24s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:52:01     24s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:52:01     24s]  Visiting view : view1
[11/09 04:52:01     24s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:52:01     24s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:52:01     24s]  Setting StdDelay to 35.80
[11/09 04:52:01     24s] Creating Cell Server, finished. 
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] *** Summary of all messages that are not suppressed in this session:
[11/09 04:52:01     24s] Severity  ID               Count  Summary                                  
[11/09 04:52:01     24s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[11/09 04:52:01     24s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/09 04:52:01     24s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[11/09 04:52:01     24s] WARNING   IMPFP-710            1  File version %s is too old.              
[11/09 04:52:01     24s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/09 04:52:01     24s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[11/09 04:52:01     24s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[11/09 04:52:01     24s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[11/09 04:52:01     24s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 04:52:01     24s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/09 04:52:01     24s] *** Message Summary: 993 warning(s), 0 error(s)
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] <CMD> setDesignMode -process 90 -flowEffort standard
[11/09 04:52:01     24s] ##  Process: 90            (User Set)               
[11/09 04:52:01     24s] ##     Node: (not set)                           
[11/09 04:52:01     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/09 04:52:01     24s] Applying the recommended capacitance filtering threshold values for 90nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.2.
[11/09 04:52:01     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/09 04:52:01     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/09 04:52:01     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/09 04:52:01     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/09 04:52:01     24s] <CMD> specifyScanChain scan1 -start DFT_sdi_1 -stop DFT_sdo_1
[11/09 04:52:01     24s] <CMD> floorPlan -site gsclib090site -r 1.0 0.8 10 10 10 10
[11/09 04:52:01     24s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/09 04:52:01     24s] Type 'man IMPFP-3961' for more detail.
[11/09 04:52:01     24s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/09 04:52:01     24s] Type 'man IMPFP-3961' for more detail.
[11/09 04:52:01     24s] Horizontal Layer M1 offset = 290 (derived)
[11/09 04:52:01     24s] Vertical Layer M2 offset = 290 (derived)
[11/09 04:52:01     24s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/09 04:52:01     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 04:52:01     24s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer Metal9 -type core_rings -jog_distance 0.435 -threshold 0.435 -nets {VSS VDD} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal8 top Metal8 right Metal9 left Metal9} -width 1.25 -spacing 0.4
[11/09 04:52:01     24s] #% Begin addRing (date=11/09 04:52:01, mem=781.5M)
[11/09 04:52:01     24s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[11/09 04:52:01     24s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1138.6M)
[11/09 04:52:01     24s] Ring generation is complete.
[11/09 04:52:01     24s] vias are now being generated.
[11/09 04:52:01     24s] addRing created 8 wires.
[11/09 04:52:01     24s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/09 04:52:01     24s] +--------+----------------+----------------+
[11/09 04:52:01     24s] |  Layer |     Created    |     Deleted    |
[11/09 04:52:01     24s] +--------+----------------+----------------+
[11/09 04:52:01     24s] | Metal8 |        4       |       NA       |
[11/09 04:52:01     24s] |  Via8  |        8       |        0       |
[11/09 04:52:01     24s] | Metal9 |        4       |       NA       |
[11/09 04:52:01     24s] +--------+----------------+----------------+
[11/09 04:52:01     24s] #% End addRing (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.6M, current mem=783.6M)
[11/09 04:52:01     24s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal9 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit Metal7 -number_of_sets 10 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal9 -padcore_ring_top_layer_limit Metal9 -spacing 0.4 -merge_stripes_value 0.435 -layer Metal8 -block_ring_bottom_layer_limit Metal7 -width 0.44 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/09 04:52:01     24s] #% Begin addStripe (date=11/09 04:52:01, mem=783.6M)
[11/09 04:52:01     24s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[11/09 04:52:01     24s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Initialize fgc environment(mem: 1136.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
[11/09 04:52:01     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
[11/09 04:52:01     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
[11/09 04:52:01     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.6M)
[11/09 04:52:01     24s] Starting stripe generation ...
[11/09 04:52:01     24s] Non-Default Mode Option Settings :
[11/09 04:52:01     24s]   NONE
[11/09 04:52:01     24s] Stripe generation is complete.
[11/09 04:52:01     24s] vias are now being generated.
[11/09 04:52:01     24s] addStripe created 40 wires.
[11/09 04:52:01     24s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[11/09 04:52:01     24s] +--------+----------------+----------------+
[11/09 04:52:01     24s] |  Layer |     Created    |     Deleted    |
[11/09 04:52:01     24s] +--------+----------------+----------------+
[11/09 04:52:01     24s] | Metal8 |       20       |       NA       |
[11/09 04:52:01     24s] |  Via8  |       40       |        0       |
[11/09 04:52:01     24s] | Metal9 |       20       |       NA       |
[11/09 04:52:01     24s] +--------+----------------+----------------+
[11/09 04:52:01     24s] #% End addStripe (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.0M, current mem=785.0M)
[11/09 04:52:01     24s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[11/09 04:52:01     24s] 791 new pwr-pin connections were made to global net 'VDD'.
[11/09 04:52:01     24s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[11/09 04:52:01     24s] 791 new gnd-pin connections were made to global net 'VSS'.
[11/09 04:52:01     24s] <CMD> sroute -nets {VDD VSS} -allowLayerChange 1 -layerChangeRange {Metal1 Metal9}
[11/09 04:52:01     24s] #% Begin sroute (date=11/09 04:52:01, mem=785.1M)
[11/09 04:52:01     24s] *** Begin SPECIAL ROUTE on Sun Nov  9 04:52:01 2025 ***
[11/09 04:52:01     24s] SPECIAL ROUTE ran on directory: /home/sameer25145/Desktop/CAC_Project_Part2/RUN_high_util
[11/09 04:52:01     24s] SPECIAL ROUTE ran on machine: edatools-server2.iiitd.edu.in (Linux 2.6.32-754.35.1.el6.x86_64 Xeon 800Mhz)
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Begin option processing ...
[11/09 04:52:01     24s] srouteConnectPowerBump set to false
[11/09 04:52:01     24s] routeSelectNet set to "VDD VSS"
[11/09 04:52:01     24s] routeSpecial set to true
[11/09 04:52:01     24s] srouteBottomLayerLimit set to 1
[11/09 04:52:01     24s] srouteConnectConverterPin set to false
[11/09 04:52:01     24s] srouteFollowCorePinEnd set to 3
[11/09 04:52:01     24s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 04:52:01     24s] sroutePadPinAllPorts set to true
[11/09 04:52:01     24s] sroutePreserveExistingRoutes set to true
[11/09 04:52:01     24s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 04:52:01     24s] srouteTopLayerLimit set to 9
[11/09 04:52:01     24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2181.00 megs.
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Reading DB technology information...
[11/09 04:52:01     24s] Finished reading DB technology information.
[11/09 04:52:01     24s] Reading floorplan and netlist information...
[11/09 04:52:01     24s] Finished reading floorplan and netlist information.
[11/09 04:52:01     24s] Read in 19 layers, 9 routing layers, 1 overlap layer
[11/09 04:52:01     24s] Read in 1 nondefault rule, 0 used
[11/09 04:52:01     24s] Read in 487 macros, 59 used
[11/09 04:52:01     24s] Read in 58 components
[11/09 04:52:01     24s]   58 core components: 58 unplaced, 0 placed, 0 fixed
[11/09 04:52:01     24s] Read in 21 physical pins
[11/09 04:52:01     24s]   21 physical pins: 0 unplaced, 0 placed, 21 fixed
[11/09 04:52:01     24s] Read in 72 logical pins
[11/09 04:52:01     24s] Read in 93 nets
[11/09 04:52:01     24s] Read in 2 special nets, 2 routed
[11/09 04:52:01     24s] Read in 137 terminals
[11/09 04:52:01     24s] 2 nets selected.
[11/09 04:52:01     24s] 
[11/09 04:52:01     24s] Begin power routing ...
[11/09 04:52:01     24s] #create default rule from bind_ndr_rule rule=0x7fb9cb975be0 0x7fb9c4a46fd8
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     24s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 04:52:01     25s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[11/09 04:52:01     25s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/09 04:52:01     25s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/09 04:52:01     25s] Type 'man IMPSR-1256' for more detail.
[11/09 04:52:01     25s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/09 04:52:01     25s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/09 04:52:01     25s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/09 04:52:01     25s] Type 'man IMPSR-1256' for more detail.
[11/09 04:52:01     25s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/09 04:52:01     25s] CPU time for FollowPin 0 seconds
[11/09 04:52:01     25s] CPU time for FollowPin 0 seconds
[11/09 04:52:01     25s]   Number of IO ports routed: 0
[11/09 04:52:01     25s]   Number of Block ports routed: 0
[11/09 04:52:01     25s]   Number of Stripe ports routed: 0
[11/09 04:52:01     25s]   Number of Core ports routed: 82
[11/09 04:52:01     25s]   Number of Pad ports routed: 0
[11/09 04:52:01     25s]   Number of Power Bump ports routed: 0
[11/09 04:52:01     25s]   Number of Followpin connections: 41
[11/09 04:52:01     25s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2215.00 megs.
[11/09 04:52:01     25s] 
[11/09 04:52:01     25s] 
[11/09 04:52:01     25s] 
[11/09 04:52:01     25s]  Begin updating DB with routing results ...
[11/09 04:52:01     25s]  Updating DB with 21 io pins ...
[11/09 04:52:01     25s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/09 04:52:01     25s] Pin and blockage extraction finished
[11/09 04:52:01     25s] 
[11/09 04:52:01     25s] sroute created 123 wires.
[11/09 04:52:01     25s] ViaGen created 3546 vias, deleted 20 vias to avoid violation.
[11/09 04:52:01     25s] +--------+----------------+----------------+
[11/09 04:52:01     25s] |  Layer |     Created    |     Deleted    |
[11/09 04:52:01     25s] +--------+----------------+----------------+
[11/09 04:52:01     25s] | Metal1 |       123      |       NA       |
[11/09 04:52:01     25s] |  Via1  |       492      |        0       |
[11/09 04:52:01     25s] |  Via2  |       492      |        0       |
[11/09 04:52:01     25s] |  Via3  |       492      |        0       |
[11/09 04:52:01     25s] |  Via4  |       492      |        0       |
[11/09 04:52:01     25s] |  Via5  |       492      |        0       |
[11/09 04:52:01     25s] |  Via6  |       492      |        0       |
[11/09 04:52:01     25s] |  Via7  |       492      |        0       |
[11/09 04:52:01     25s] |  Via8  |       102      |       20       |
[11/09 04:52:01     25s] +--------+----------------+----------------+
[11/09 04:52:01     25s] #% End sroute (date=11/09 04:52:01, total cpu=0:00:00.7, real=0:00:00.0, peak res=829.4M, current mem=819.3M)
[11/09 04:52:01     25s] <CMD> saveDesign ./db/02_power_plan
[11/09 04:52:01     25s] #% Begin save design ... (date=11/09 04:52:01, mem=819.7M)
[11/09 04:52:01     25s] % Begin Save ccopt configuration ... (date=11/09 04:52:01, mem=822.7M)
[11/09 04:52:01     25s] % End Save ccopt configuration ... (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.5M, current mem=823.5M)
[11/09 04:52:01     25s] % Begin Save netlist data ... (date=11/09 04:52:01, mem=823.5M)
[11/09 04:52:01     25s] Writing Binary DB to ./db/02_power_plan.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
[11/09 04:52:01     25s] % End Save netlist data ... (date=11/09 04:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.6M, current mem=823.6M)
[11/09 04:52:01     25s] Saving symbol-table file ...
[11/09 04:52:02     25s] Saving congestion map file ./db/02_power_plan.dat.tmp/collision_avoidance_car.route.congmap.gz ...
[11/09 04:52:02     25s] % Begin Save AAE data ... (date=11/09 04:52:02, mem=823.8M)
[11/09 04:52:02     25s] Saving AAE Data ...
[11/09 04:52:02     25s] % End Save AAE data ... (date=11/09 04:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.8M, current mem=823.8M)
[11/09 04:52:02     25s] Saving preference file ./db/02_power_plan.dat.tmp/gui.pref.tcl ...
[11/09 04:52:02     25s] Saving mode setting ...
[11/09 04:52:02     25s] Saving global file ...
[11/09 04:52:02     25s] % Begin Save floorplan data ... (date=11/09 04:52:02, mem=827.0M)
[11/09 04:52:02     25s] Saving floorplan file ...
[11/09 04:52:02     25s] % End Save floorplan data ... (date=11/09 04:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.1M, current mem=827.1M)
[11/09 04:52:02     25s] Saving PG file ./db/02_power_plan.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:52:02 2025)
[11/09 04:52:03     25s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1169.4M) ***
[11/09 04:52:03     25s] Saving Drc markers ...
[11/09 04:52:03     25s] ... No Drc file written since there is no markers found.
[11/09 04:52:03     25s] % Begin Save placement data ... (date=11/09 04:52:03, mem=827.2M)
[11/09 04:52:03     25s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 04:52:03     25s] Save Adaptive View Pruning View Names to Binary file
[11/09 04:52:03     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1172.4M) ***
[11/09 04:52:03     25s] % End Save placement data ... (date=11/09 04:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.2M, current mem=827.2M)
[11/09 04:52:03     25s] % Begin Save routing data ... (date=11/09 04:52:03, mem=827.2M)
[11/09 04:52:03     25s] Saving route file ...
[11/09 04:52:03     25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1169.4M) ***
[11/09 04:52:03     25s] % End Save routing data ... (date=11/09 04:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.3M, current mem=827.3M)
[11/09 04:52:03     25s] Saving property file ./db/02_power_plan.dat.tmp/collision_avoidance_car.prop
[11/09 04:52:03     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1172.4M) ***
[11/09 04:52:03     25s] % Begin Save power constraints data ... (date=11/09 04:52:03, mem=827.9M)
[11/09 04:52:03     25s] % End Save power constraints data ... (date=11/09 04:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.0M, current mem=828.0M)
[11/09 04:52:06     28s] Generated self-contained design 02_power_plan.dat.tmp
[11/09 04:52:06     28s] #% End save design ... (date=11/09 04:52:06, total cpu=0:00:02.9, real=0:00:05.0, peak res=857.6M, current mem=829.6M)
[11/09 04:52:06     28s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] <CMD> checkDesign -physicalLibrary
[11/09 04:52:06     28s] Design check done.
[11/09 04:52:06     28s] Report saved in file checkDesign/collision_avoidance_car.main.htm.ascii
[11/09 04:52:06     28s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] <CMD> checkDesign -timingLibrary
[11/09 04:52:06     28s] Design check done.
[11/09 04:52:06     28s] Report saved in file checkDesign/collision_avoidance_car.main.htm.ascii
[11/09 04:52:06     28s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] <CMD> checkDesign -netlist
[11/09 04:52:06     28s] ############################################################################
[11/09 04:52:06     28s] # Innovus Netlist Design Rule Check
[11/09 04:52:06     28s] # Sun Nov  9 04:52:06 2025

[11/09 04:52:06     28s] ############################################################################
[11/09 04:52:06     28s] Design: collision_avoidance_car
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] ------ Design Summary:
[11/09 04:52:06     28s] Total Standard Cell Number   (cells) : 791
[11/09 04:52:06     28s] Total Block Cell Number      (cells) : 0
[11/09 04:52:06     28s] Total I/O Pad Cell Number    (cells) : 0
[11/09 04:52:06     28s] Total Standard Cell Area     ( um^2) : 8901.90
[11/09 04:52:06     28s] Total Block Cell Area        ( um^2) : 0.00
[11/09 04:52:06     28s] Total I/O Pad Cell Area      ( um^2) : 0.00
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] ------ Design Statistics:
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] Number of Instances            : 791
[11/09 04:52:06     28s] Number of Non-uniquified Insts : 770
[11/09 04:52:06     28s] Number of Nets                 : 900
[11/09 04:52:06     28s] Average number of Pins per Net : 3.61
[11/09 04:52:06     28s] Maximum number of Pins in Net  : 190
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] ------ I/O Port summary
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] Number of Primary I/O Ports    : 93
[11/09 04:52:06     28s] Number of Input Ports          : 14
[11/09 04:52:06     28s] Number of Output Ports         : 79
[11/09 04:52:06     28s] Number of Bidirectional Ports  : 0
[11/09 04:52:06     28s] Number of Power/Ground Ports   : 0
[11/09 04:52:06     28s] Number of Floating Ports                     *: 2
[11/09 04:52:06     28s] Number of Ports Connected to Multiple Pads   *: 0
[11/09 04:52:06     28s] Number of Ports Connected to Core Instances   : 91
[11/09 04:52:06     28s] **WARN: (IMPREPO-200):	There are 2 Floating Ports in the top design.
[11/09 04:52:06     28s] **WARN: (IMPREPO-202):	There are 91 Ports connected to core instances.
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] ------ Design Rule Checking:
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] Number of Output Pins connect to Power/Ground *: 0
[11/09 04:52:06     28s] Number of Insts with Input Pins tied together ?: 6
[11/09 04:52:06     28s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[11/09 04:52:06     28s] Number of Input/InOut Floating Pins            : 0
[11/09 04:52:06     28s] Number of Output Floating Pins                 : 0
[11/09 04:52:06     28s] Number of Output Term Marked TieHi/Lo         *: 0
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] **WARN: (IMPREPO-216):	There are 6 Instances with input pins tied together.
[11/09 04:52:06     28s] Number of nets with tri-state drivers          : 0
[11/09 04:52:06     28s] Number of nets with parallel drivers           : 0
[11/09 04:52:06     28s] Number of nets with multiple drivers           : 0
[11/09 04:52:06     28s] Number of nets with no driver (No FanIn)       : 0
[11/09 04:52:06     28s] Number of Output Floating nets (No FanOut)     : 18
[11/09 04:52:06     28s] Number of High Fanout nets (>50)               : 3
[11/09 04:52:06     28s] **WARN: (IMPREPO-227):	There are 3 High Fanout nets (>50).
[11/09 04:52:06     28s] Design check done.
[11/09 04:52:06     28s] Report saved in file checkDesign/collision_avoidance_car.main.htm.ascii
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] *** Summary of all messages that are not suppressed in this session:
[11/09 04:52:06     28s] Severity  ID               Count  Summary                                  
[11/09 04:52:06     28s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/09 04:52:06     28s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[11/09 04:52:06     28s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[11/09 04:52:06     28s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[11/09 04:52:06     28s] *** Message Summary: 4 warning(s), 0 error(s)
[11/09 04:52:06     28s] 
[11/09 04:52:06     28s] <CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_pre_placement/timing_setup_pre_placement.rpt
[11/09 04:52:06     28s] AAE DB initialization (MEM=1225.58 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 04:52:06     28s] #################################################################################
[11/09 04:52:06     28s] # Design Stage: PreRoute
[11/09 04:52:06     28s] # Design Name: collision_avoidance_car
[11/09 04:52:06     28s] # Design Mode: 90nm
[11/09 04:52:06     28s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:06     28s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:06     28s] # Signoff Settings: SI Off 
[11/09 04:52:06     28s] #################################################################################
[11/09 04:52:06     28s] Calculate delays in Single mode...
[11/09 04:52:06     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1239.9M, InitMEM = 1239.9M)
[11/09 04:52:06     28s] Start delay calculation (fullDC) (1 T). (MEM=1239.89)
[11/09 04:52:06     28s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 04:52:06     28s] Start AAE Lib Loading. (MEM=1256.09)
[11/09 04:52:06     28s] End AAE Lib Loading. (MEM=1265.63 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 04:52:06     28s] End AAE Lib Interpolated Model. (MEM=1265.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:06     28s] First Iteration Infinite Tw... 
[11/09 04:52:06     28s] Total number of fetched objects 879
[11/09 04:52:06     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:06     28s] End delay calculation. (MEM=1307.86 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:06     28s] End delay calculation (fullDC). (MEM=1280.78 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 04:52:06     28s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1280.8M) ***
[11/09 04:52:06     28s] <CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_pre_placement/timing_hold_pre_placement.rpt
[11/09 04:52:06     28s] #################################################################################
[11/09 04:52:06     28s] # Design Stage: PreRoute
[11/09 04:52:06     28s] # Design Name: collision_avoidance_car
[11/09 04:52:06     28s] # Design Mode: 90nm
[11/09 04:52:06     28s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:06     28s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:06     28s] # Signoff Settings: SI Off 
[11/09 04:52:06     28s] #################################################################################
[11/09 04:52:06     28s] Calculate delays in Single mode...
[11/09 04:52:06     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1264.6M, InitMEM = 1264.6M)
[11/09 04:52:06     28s] Start delay calculation (fullDC) (1 T). (MEM=1264.58)
[11/09 04:52:07     28s] End AAE Lib Interpolated Model. (MEM=1280.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:07     28s] Total number of fetched objects 879
[11/09 04:52:07     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:07     28s] End delay calculation. (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:07     28s] End delay calculation (fullDC). (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:52:07     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1280.8M) ***
[11/09 04:52:07     29s] <CMD> report_timing -retime path_slew_propagation -max_path 50 -nworst 50 > $rpt_dir_pre_placement/timing_pba_pre_placement.rpt
[11/09 04:52:07     29s] #################################################################################
[11/09 04:52:07     29s] # Design Stage: PreRoute
[11/09 04:52:07     29s] # Design Name: collision_avoidance_car
[11/09 04:52:07     29s] # Design Mode: 90nm
[11/09 04:52:07     29s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:07     29s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:07     29s] # Signoff Settings: SI Off 
[11/09 04:52:07     29s] #################################################################################
[11/09 04:52:07     29s] Calculate delays in Single mode...
[11/09 04:52:07     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1264.6M, InitMEM = 1264.6M)
[11/09 04:52:07     29s] Start delay calculation (fullDC) (1 T). (MEM=1264.58)
[11/09 04:52:07     29s] End AAE Lib Interpolated Model. (MEM=1280.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:07     29s] Total number of fetched objects 879
[11/09 04:52:07     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:07     29s] End delay calculation. (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:07     29s] End delay calculation (fullDC). (MEM=1280.78 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:07     29s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1280.8M) ***
[11/09 04:52:07     29s] INFO: Path Based Analysis (PBA) performed on total '50' paths
[11/09 04:52:07     29s] <CMD> report_area -detail > ./reports/pre_placement/area_pre_placement.rpt
[11/09 04:52:07     29s] <CMD> report_power -outfile ./reports/pre_placement/power_pre_placement.rpt
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Power Net Detected:
[11/09 04:52:07     29s]         Voltage	    Name
[11/09 04:52:07     29s]              0V	    VSS
[11/09 04:52:07     29s]            0.9V	    VDD
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Power Analysis
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s]              0V	    VSS
[11/09 04:52:07     29s]            0.9V	    VDD
[11/09 04:52:07     29s] Begin Processing Timing Library for Power Calculation
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Processing Timing Library for Power Calculation
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Processing Power Net/Grid for Power Calculation
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.40MB/2344.90MB/875.41MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Processing Timing Window Data for Power Calculation
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] clk(64.5161MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.52MB/2344.90MB/875.52MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Processing User Attributes
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.57MB/2344.90MB/875.57MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Processing Signal Activity
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=875.86MB/2344.90MB/875.86MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Power Computation
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s]       ----------------------------------------------------------
[11/09 04:52:07     29s]       # of cell(s) missing both power/leakage table: 0
[11/09 04:52:07     29s]       # of cell(s) missing power table: 0
[11/09 04:52:07     29s]       # of cell(s) missing leakage table: 0
[11/09 04:52:07     29s]       # of MSMV cell(s) missing power_level: 0
[11/09 04:52:07     29s]       ----------------------------------------------------------
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.30MB/2344.90MB/876.30MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Begin Processing User Attributes
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.37MB/2344.90MB/876.37MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.37MB/2344.90MB/876.37MB)
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] *
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] Total Power
[11/09 04:52:07     29s] -----------------------------------------------------------------------------------------
%
%
%
[11/09 04:52:07     29s] Total Power:                 1.98847426
[11/09 04:52:07     29s] -----------------------------------------------------------------------------------------
[11/09 04:52:07     29s] <CMD> setPlaceMode -fp false
[11/09 04:52:07     29s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[11/09 04:52:07     29s] <CMD> report_message -start_cmd
[11/09 04:52:07     29s] <CMD> getRouteMode -maxRouteLayer -quiet
[11/09 04:52:07     29s] <CMD> getRouteMode -user -maxRouteLayer
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -maxRouteLayer
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/09 04:52:07     29s] <CMD> getPlaceMode -timingDriven -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -adaptive -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/09 04:52:07     29s] <CMD> getPlaceMode -ignoreScan -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -ignoreScan
[11/09 04:52:07     29s] <CMD> getPlaceMode -repairPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -repairPlace
[11/09 04:52:07     29s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/09 04:52:07     29s] <CMD> getDesignMode -quiet -siPrevention
[11/09 04:52:07     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:07     29s] <CMD> um::push_snapshot_stack
[11/09 04:52:07     29s] <CMD> getDesignMode -quiet -flowEffort
[11/09 04:52:07     29s] <CMD> getDesignMode -highSpeedCore -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -adaptive
[11/09 04:52:07     29s] <CMD> set spgFlowInInitialPlace 1
[11/09 04:52:07     29s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -softGuide -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/09 04:52:07     29s] <CMD> getPlaceMode -sdpPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -sdpPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/09 04:52:07     29s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/09 04:52:07     29s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/09 04:52:07     29s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/09 04:52:07     29s] Successfully traced 1 scan chain  (total 189 scan bits).
[11/09 04:52:07     29s] *** Scan Sanity Check Summary:
[11/09 04:52:07     29s] *** 1 scan chain  passed sanity check.
[11/09 04:52:07     29s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 189, number of sequential = 189, percentage of missing scan cell = 0.00% (0 / 189)
[11/09 04:52:07     29s] <CMD> getPlaceMode -place_check_library -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -trimView -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[11/09 04:52:07     29s] <CMD> getPlaceMode -congEffort -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/09 04:52:07     29s] <CMD> getPlaceMode -ignoreScan -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -ignoreScan
[11/09 04:52:07     29s] <CMD> getPlaceMode -repairPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -repairPlace
[11/09 04:52:07     29s] <CMD> getPlaceMode -congEffort -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -fp -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -timingDriven -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -timingDriven
[11/09 04:52:07     29s] <CMD> getPlaceMode -fastFp -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -clusterMode -quiet
[11/09 04:52:07     29s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[11/09 04:52:07     29s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/09 04:52:07     29s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -forceTiming -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -fp -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -fastfp -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -timingDriven -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -fp -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -fastfp -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -powerDriven -quiet
[11/09 04:52:07     29s] <CMD> getExtractRCMode -quiet -engine
[11/09 04:52:07     29s] <CMD> getAnalysisMode -quiet -clkSrcPath
[11/09 04:52:07     29s] <CMD> getAnalysisMode -quiet -clockPropagation
[11/09 04:52:07     29s] <CMD> getAnalysisMode -quiet -cppr
[11/09 04:52:07     29s] <CMD> setExtractRCMode -engine preRoute
[11/09 04:52:07     29s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[11/09 04:52:07     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:07     29s] <CMD_INTERNAL> isAnalysisModeSetup
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[11/09 04:52:07     29s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -clusterMode
[11/09 04:52:07     29s] <CMD> getPlaceMode -wl_budget_mode -quiet
[11/09 04:52:07     29s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[11/09 04:52:07     29s] <CMD> getPlaceMode -wl_budget_mode -quiet
[11/09 04:52:07     29s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[11/09 04:52:07     29s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -user -resetCombineRFLevel
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[11/09 04:52:07     29s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[11/09 04:52:07     29s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[11/09 04:52:07     29s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -macroPlaceMode -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -expNewFastMode
[11/09 04:52:07     29s] <CMD> setPlaceMode -expHiddenFastMode 1
[11/09 04:52:07     29s] <CMD> setPlaceMode -reset -ignoreScan
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[11/09 04:52:07     29s] <CMD_INTERNAL> colorizeGeometry
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] pdi colorize_geometry "" ""
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] ### Time Record (colorize_geometry) is installed.
[11/09 04:52:07     29s] #Start colorize_geometry on Sun Nov  9 04:52:07 2025
[11/09 04:52:07     29s] #
[11/09 04:52:07     29s] ### Time Record (Pre Callback) is installed.
[11/09 04:52:07     29s] ### Time Record (Pre Callback) is uninstalled.
[11/09 04:52:07     29s] ### Time Record (DB Import) is installed.
[11/09 04:52:07     29s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=946491252 placement=470211274 pin_access=1
[11/09 04:52:07     29s] ### Time Record (DB Import) is uninstalled.
[11/09 04:52:07     29s] ### Time Record (DB Export) is installed.
[11/09 04:52:07     29s] Extracting standard cell pins and blockage ...... 
[11/09 04:52:07     29s] Pin and blockage extraction finished
[11/09 04:52:07     29s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=946491252 placement=470211274 pin_access=1
[11/09 04:52:07     29s] ### Time Record (DB Export) is uninstalled.
[11/09 04:52:07     29s] ### Time Record (Post Callback) is installed.
[11/09 04:52:07     29s] ### Time Record (Post Callback) is uninstalled.
[11/09 04:52:07     29s] #
[11/09 04:52:07     29s] #colorize_geometry statistics:
[11/09 04:52:07     29s] #Cpu time = 00:00:00
[11/09 04:52:07     29s] #Elapsed time = 00:00:00
[11/09 04:52:07     29s] #Increased memory = -15.43 (MB)
[11/09 04:52:07     29s] #Total memory = 842.47 (MB)
[11/09 04:52:07     29s] #Peak memory = 876.92 (MB)
[11/09 04:52:07     29s] #Number of warnings = 0
[11/09 04:52:07     29s] #Total number of warnings = 8
[11/09 04:52:07     29s] #Number of fails = 0
[11/09 04:52:07     29s] #Total number of fails = 0
[11/09 04:52:07     29s] #Complete colorize_geometry on Sun Nov  9 04:52:07 2025
[11/09 04:52:07     29s] #
[11/09 04:52:07     29s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[11/09 04:52:07     29s] ### Time Record (colorize_geometry) is uninstalled.
[11/09 04:52:07     29s] ### 
[11/09 04:52:07     29s] ###   Scalability Statistics
[11/09 04:52:07     29s] ### 
[11/09 04:52:07     29s] ### ------------------------+----------------+----------------+----------------+
[11/09 04:52:07     29s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/09 04:52:07     29s] ### ------------------------+----------------+----------------+----------------+
[11/09 04:52:07     29s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:07     29s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:07     29s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:07     29s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:07     29s] ###   Entire Command        |        00:00:00|        00:00:00|             0.8|
[11/09 04:52:07     29s] ### ------------------------+----------------+----------------+----------------+
[11/09 04:52:07     29s] ### 
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[11/09 04:52:07     29s] *** Starting placeDesign default flow ***
[11/09 04:52:07     29s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[11/09 04:52:07     29s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[11/09 04:52:07     29s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[11/09 04:52:07     29s] <CMD> deleteBufferTree -decloneInv
[11/09 04:52:07     29s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:07     29s] ### Creating LA Mngr. totSessionCpu=0:00:34.5 mem=1213.6M
[11/09 04:52:07     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.5 mem=1213.6M
[11/09 04:52:07     29s] *** Start deleteBufferTree ***
[11/09 04:52:07     29s] Info: Detect buffers to remove automatically.
[11/09 04:52:07     29s] Analyzing netlist ...
[11/09 04:52:07     29s] Updating netlist
[11/09 04:52:07     29s] 
[11/09 04:52:07     29s] *summary: 75 instances (buffers/inverters) removed
[11/09 04:52:07     29s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/09 04:52:07     29s] Deleting Cell Server ...
[11/09 04:52:07     29s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[11/09 04:52:07     29s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[11/09 04:52:07     29s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/09 04:52:07     29s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[11/09 04:52:07     29s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/09 04:52:07     29s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 04:52:07     29s] Set Using Default Delay Limit as 101.
[11/09 04:52:07     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 04:52:07     29s] <CMD> set delaycal_use_default_delay_limit 101
[11/09 04:52:07     29s] Set Default Net Delay as 0 ps.
[11/09 04:52:07     29s] <CMD> set delaycal_default_net_delay 0
[11/09 04:52:07     29s] Set Default Net Load as 0 pF. 
[11/09 04:52:07     29s] <CMD> set delaycal_default_net_load 0
[11/09 04:52:07     29s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/09 04:52:07     29s] <CMD> getAnalysisMode -clkSrcPath -quiet
[11/09 04:52:07     29s] <CMD> getAnalysisMode -clockPropagation -quiet
[11/09 04:52:07     29s] <CMD> getAnalysisMode -checkType -quiet
[11/09 04:52:07     29s] <CMD> buildTimingGraph
[11/09 04:52:07     29s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/09 04:52:07     29s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/09 04:52:07     29s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[11/09 04:52:07     29s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 04:52:07     29s] <CMD> get_global timing_enable_path_group_priority
[11/09 04:52:07     29s] <CMD> get_global timing_constraint_enable_group_path_resetting
[11/09 04:52:07     29s] <CMD> set_global timing_enable_path_group_priority false
[11/09 04:52:07     29s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[11/09 04:52:07     29s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[11/09 04:52:07     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:07     29s] <CMD> group_path -name in2reg_tmp.25926 -from {0x17f8 0x17fb} -to 0x17fc -ignore_source_of_trigger_arc
[11/09 04:52:07     29s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[11/09 04:52:07     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:07     29s] <CMD> group_path -name in2out_tmp.25926 -from {0x17ff 0x1802} -to 0x1803 -ignore_source_of_trigger_arc
[11/09 04:52:07     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:07     29s] <CMD> group_path -name reg2reg_tmp.25926 -from 0x1805 -to 0x1806
[11/09 04:52:07     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:07     29s] <CMD> group_path -name reg2out_tmp.25926 -from 0x1809 -to 0x180a
[11/09 04:52:07     29s] <CMD> setPathGroupOptions reg2reg_tmp.25926 -effortLevel high
[11/09 04:52:07     29s] Effort level <high> specified for reg2reg_tmp.25926 path_group
[11/09 04:52:07     29s] #################################################################################
[11/09 04:52:07     29s] # Design Stage: PreRoute
[11/09 04:52:07     29s] # Design Name: collision_avoidance_car
[11/09 04:52:07     29s] # Design Mode: 90nm
[11/09 04:52:07     29s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:07     29s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:07     29s] # Signoff Settings: SI Off 
[11/09 04:52:07     29s] #################################################################################
[11/09 04:52:07     29s] Calculate delays in Single mode...
[11/09 04:52:07     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1223.4M, InitMEM = 1223.4M)
[11/09 04:52:07     29s] Start delay calculation (fullDC) (1 T). (MEM=1223.38)
[11/09 04:52:07     29s] End AAE Lib Interpolated Model. (MEM=1239.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:12     34s] Total number of fetched objects 804
[11/09 04:52:13     34s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[11/09 04:52:13     34s] End delay calculation. (MEM=1287.28 CPU=0:00:05.3 REAL=0:00:06.0)
[11/09 04:52:13     34s] End delay calculation (fullDC). (MEM=1287.28 CPU=0:00:05.3 REAL=0:00:06.0)
[11/09 04:52:13     34s] *** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 1287.3M) ***
[11/09 04:52:13     35s] <CMD> reset_path_group -name reg2out_tmp.25926
[11/09 04:52:13     35s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:13     35s] <CMD> reset_path_group -name in2reg_tmp.25926
[11/09 04:52:13     35s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:13     35s] <CMD> reset_path_group -name in2out_tmp.25926
[11/09 04:52:13     35s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:13     35s] <CMD> reset_path_group -name reg2reg_tmp.25926
[11/09 04:52:13     35s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:13     35s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 04:52:13     35s] <CMD> setDelayCalMode -ignoreNetLoad false
[11/09 04:52:13     35s] Set Using Default Delay Limit as 1000.
[11/09 04:52:13     35s] <CMD> set delaycal_use_default_delay_limit 1000
[11/09 04:52:13     35s] Set Default Net Delay as 1000 ps.
[11/09 04:52:13     35s] <CMD> set delaycal_default_net_delay 1000ps
[11/09 04:52:13     35s] Set Default Net Load as 0.5 pF. 
[11/09 04:52:13     35s] <CMD> set delaycal_default_net_load 0.5pf
[11/09 04:52:13     35s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/09 04:52:13     35s] <CMD> all_setup_analysis_views
[11/09 04:52:13     35s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[11/09 04:52:13     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:13     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/09 04:52:13     35s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/09 04:52:13     35s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[11/09 04:52:13     35s] <CMD> getPlaceMode -quiet -expSkipGP
[11/09 04:52:13     35s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1273.1M
[11/09 04:52:13     35s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 04:52:13     35s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1273.1M
[11/09 04:52:13     35s] INFO: #ExclusiveGroups=0
[11/09 04:52:13     35s] INFO: There are no Exclusive Groups.
[11/09 04:52:13     35s] *** Starting "NanoPlace(TM) placement v#2 (mem=1273.1M)" ...
[11/09 04:52:13     35s] <CMD> setDelayCalMode -engine feDc
[11/09 04:52:13     35s] Wait...
[11/09 04:52:14     35s] *** Build Buffered Sizing Timing Model
[11/09 04:52:14     35s] (cpu=0:00:00.8 mem=1283.1M) ***
[11/09 04:52:16     38s] *** Build Virtual Sizing Timing Model
[11/09 04:52:16     38s] (cpu=0:00:03.6 mem=1283.1M) ***
[11/09 04:52:16     38s] No user-set net weight.
[11/09 04:52:16     38s] Net fanout histogram:
[11/09 04:52:16     38s] 2		: 380 (47.3%) nets
[11/09 04:52:16     38s] 3		: 203 (25.2%) nets
[11/09 04:52:16     38s] 4     -	14	: 212 (26.4%) nets
[11/09 04:52:16     38s] 15    -	39	: 6 (0.7%) nets
[11/09 04:52:16     38s] 40    -	79	: 0 (0.0%) nets
[11/09 04:52:16     38s] 80    -	159	: 0 (0.0%) nets
[11/09 04:52:16     38s] 160   -	319	: 3 (0.4%) nets
[11/09 04:52:16     38s] 320   -	639	: 0 (0.0%) nets
[11/09 04:52:16     38s] 640   -	1279	: 0 (0.0%) nets
[11/09 04:52:16     38s] 1280  -	2559	: 0 (0.0%) nets
[11/09 04:52:16     38s] 2560  -	5119	: 0 (0.0%) nets
[11/09 04:52:16     38s] 5120+		: 0 (0.0%) nets
[11/09 04:52:16     38s] no activity file in design. spp won't run.
[11/09 04:52:16     38s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/09 04:52:16     38s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:52:18     40s] Summary for sequential cells identification: 
[11/09 04:52:18     40s]   Identified SBFF number: 112
[11/09 04:52:18     40s]   Identified MBFF number: 0
[11/09 04:52:18     40s]   Identified SB Latch number: 0
[11/09 04:52:18     40s]   Identified MB Latch number: 0
[11/09 04:52:18     40s]   Not identified SBFF number: 8
[11/09 04:52:18     40s]   Not identified MBFF number: 0
[11/09 04:52:18     40s]   Not identified SB Latch number: 0
[11/09 04:52:18     40s]   Not identified MB Latch number: 0
[11/09 04:52:18     40s]   Number of sequential cells which are not FFs: 32
[11/09 04:52:18     40s]  Visiting view : view1
[11/09 04:52:18     40s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:52:18     40s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:52:18     40s]  Visiting view : view1
[11/09 04:52:18     40s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:52:18     40s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:52:18     40s]  Setting StdDelay to 35.80
[11/09 04:52:18     40s] Creating Cell Server, finished. 
[11/09 04:52:18     40s] 
[11/09 04:52:18     40s] *** Scan Trace Summary (runtime: cpu: 0:00:01.5 , real: 0:00:02.0): 
[11/09 04:52:18     40s] Successfully traced 1 scan chain  (total 189 scan bits).
[11/09 04:52:18     40s] *** Scan Sanity Check Summary:
[11/09 04:52:18     40s] *** 1 scan chain  passed sanity check.
[11/09 04:52:18     40s] # Building collision_avoidance_car llgBox search-tree.
[11/09 04:52:18     40s] #std cell=716 (0 fixed + 716 movable) #buf cell=0 #inv cell=71 #block=0 (0 floating + 0 preplaced)
[11/09 04:52:18     40s] #ioInst=0 #net=802 #term=2904 #term/net=3.62, #fixedIo=21, #floatIo=0, #fixedPin=19, #floatPin=71
[11/09 04:52:18     40s] stdCell: 716 single + 0 double + 0 multi
[11/09 04:52:18     40s] Total standard cell length = 3.0844 (mm), area = 0.0081 (mm^2)
[11/09 04:52:18     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1475.1M
[11/09 04:52:18     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1475.1M
[11/09 04:52:18     40s] Core basic site is gsclib090site
[11/09 04:52:18     40s] Use non-trimmed site array because memory saving is not enough.
[11/09 04:52:18     40s] SiteArray: non-trimmed site array dimensions = 40 x 368
[11/09 04:52:18     40s] SiteArray: use 81,920 bytes
[11/09 04:52:18     40s] SiteArray: current memory after site array memory allocation 1507.2M
[11/09 04:52:18     40s] SiteArray: FP blocked sites are writable
[11/09 04:52:18     40s] Estimated cell power/ground rail width = 0.408 um
[11/09 04:52:18     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:52:18     40s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF: Starting pre-place ADS at level 1, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1507.2M
[11/09 04:52:18     40s] ADSU 0.723 -> 0.730. GS 20.880
[11/09 04:52:18     40s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.003, MEM:1507.2M
[11/09 04:52:18     40s] Average module density = 0.730.
[11/09 04:52:18     40s] Density for the design = 0.730.
[11/09 04:52:18     40s]        = stdcell_area 10636 sites (8050 um^2) / alloc_area 14576 sites (11033 um^2).
[11/09 04:52:18     40s] Pin Density = 0.1973.
[11/09 04:52:18     40s]             = total # of pins 2904 / total area 14720.
[11/09 04:52:18     40s] OPERPROF: Starting spMPad at level 1, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:   Starting spContextMPad at level 2, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1507.2M
[11/09 04:52:18     40s] Initial padding reaches pin density 0.389 for top
[11/09 04:52:18     40s] InitPadU 0.730 -> 0.840 for top
[11/09 04:52:18     40s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1507.2M
[11/09 04:52:18     40s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1507.2M
[11/09 04:52:18     40s] === lastAutoLevel = 7 
[11/09 04:52:18     40s] OPERPROF: Starting spInitNetWt at level 1, MEM:1507.2M
[11/09 04:52:18     40s] 0 delay mode for cte enabled initNetWt.
[11/09 04:52:18     40s] no activity file in design. spp won't run.
[11/09 04:52:18     40s] [spp] 0
[11/09 04:52:18     40s] [adp] 0:1:1:3
[11/09 04:52:18     40s] 0 delay mode for cte disabled initNetWt.
[11/09 04:52:18     40s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.065, MEM:1505.2M
[11/09 04:52:18     40s] Clock gating cells determined by native netlist tracing.
[11/09 04:52:18     40s] no activity file in design. spp won't run.
[11/09 04:52:18     40s] no activity file in design. spp won't run.
[11/09 04:52:18     40s] <CMD> createBasicPathGroups -quiet
[11/09 04:52:18     40s] Effort level <high> specified for reg2reg path_group
[11/09 04:52:18     40s] OPERPROF: Starting npMain at level 1, MEM:1505.2M
[11/09 04:52:19     40s] OPERPROF:   Starting npPlace at level 2, MEM:1505.2M
[11/09 04:52:19     40s] Iteration  1: Total net bbox = 2.834e+03 (1.42e+03 1.41e+03)
[11/09 04:52:19     40s]               Est.  stn bbox = 3.514e+03 (1.81e+03 1.71e+03)
[11/09 04:52:19     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1299.2M
[11/09 04:52:19     40s] Iteration  2: Total net bbox = 2.834e+03 (1.42e+03 1.41e+03)
[11/09 04:52:19     40s]               Est.  stn bbox = 3.514e+03 (1.81e+03 1.71e+03)
[11/09 04:52:19     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1299.2M
[11/09 04:52:19     40s] exp_mt_sequential is set from setPlaceMode option to 1
[11/09 04:52:19     40s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/09 04:52:19     40s] place_exp_mt_interval set to default 32
[11/09 04:52:19     40s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/09 04:52:19     40s] Iteration  3: Total net bbox = 2.874e+03 (1.38e+03 1.49e+03)
[11/09 04:52:19     40s]               Est.  stn bbox = 4.058e+03 (2.03e+03 2.03e+03)
[11/09 04:52:19     40s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1301.6M
[11/09 04:52:19     40s] Total number of setup views is 1.
[11/09 04:52:19     40s] Total number of active setup views is 1.
[11/09 04:52:19     40s] Active setup views:
[11/09 04:52:19     40s]     view1
[11/09 04:52:20     40s] Iteration  4: Total net bbox = 5.694e+03 (2.71e+03 2.99e+03)
[11/09 04:52:20     40s]               Est.  stn bbox = 7.671e+03 (3.77e+03 3.91e+03)
[11/09 04:52:20     40s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1301.6M
[11/09 04:52:20     41s] Iteration  5: Total net bbox = 7.245e+03 (3.51e+03 3.74e+03)
[11/09 04:52:20     41s]               Est.  stn bbox = 9.388e+03 (4.62e+03 4.77e+03)
[11/09 04:52:20     41s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1301.6M
[11/09 04:52:20     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.850, REAL:0.881, MEM:1301.6M
[11/09 04:52:20     41s] OPERPROF: Finished npMain at level 1, CPU:0.860, REAL:1.888, MEM:1301.6M
[11/09 04:52:20     41s] OPERPROF: Starting npMain at level 1, MEM:1301.6M
[11/09 04:52:20     41s] OPERPROF:   Starting npPlace at level 2, MEM:1301.6M
[11/09 04:52:20     41s] Iteration  6: Total net bbox = 8.029e+03 (4.14e+03 3.89e+03)
[11/09 04:52:20     41s]               Est.  stn bbox = 1.019e+04 (5.27e+03 4.91e+03)
[11/09 04:52:20     41s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1302.7M
[11/09 04:52:20     41s] Iteration  7: Total net bbox = 8.808e+03 (4.58e+03 4.23e+03)
[11/09 04:52:20     41s]               Est.  stn bbox = 1.098e+04 (5.71e+03 5.27e+03)
[11/09 04:52:20     41s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1302.7M
[11/09 04:52:21     42s] Iteration  8: Total net bbox = 9.457e+03 (4.86e+03 4.59e+03)
[11/09 04:52:21     42s]               Est.  stn bbox = 1.165e+04 (6.01e+03 5.64e+03)
[11/09 04:52:21     42s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1303.7M
[11/09 04:52:22     43s] Iteration  9: Total net bbox = 9.788e+03 (5.11e+03 4.68e+03)
[11/09 04:52:22     43s]               Est.  stn bbox = 1.199e+04 (6.26e+03 5.73e+03)
[11/09 04:52:22     43s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1304.7M
[11/09 04:52:22     43s] OPERPROF:   Finished npPlace at level 2, CPU:2.030, REAL:2.019, MEM:1304.7M
[11/09 04:52:22     43s] OPERPROF: Finished npMain at level 1, CPU:2.030, REAL:2.024, MEM:1304.7M
[11/09 04:52:22     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1304.7M
[11/09 04:52:22     43s] Starting Early Global Route rough congestion estimation: mem = 1304.7M
[11/09 04:52:22     43s] <CMD> psp::embedded_egr_init_
[11/09 04:52:22     43s] (I)       Started Loading and Dumping File ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Reading DB...
[11/09 04:52:22     43s] (I)       Read data from FE... (mem=1304.7M)
[11/09 04:52:22     43s] (I)       Read nodes and places... (mem=1304.7M)
[11/09 04:52:22     43s] (I)       Done Read nodes and places (cpu=0.000s, mem=1304.7M)
[11/09 04:52:22     43s] (I)       Read nets... (mem=1304.7M)
[11/09 04:52:22     43s] (I)       Done Read nets (cpu=0.000s, mem=1304.7M)
[11/09 04:52:22     43s] (I)       Done Read data from FE (cpu=0.000s, mem=1304.7M)
[11/09 04:52:22     43s] (I)       before initializing RouteDB syMemory usage = 1304.7 MB
[11/09 04:52:22     43s] (I)       == Non-default Options ==
[11/09 04:52:22     43s] (I)       Print mode                                         : 2
[11/09 04:52:22     43s] (I)       Stop if highly congested                           : false
[11/09 04:52:22     43s] (I)       Maximum routing layer                              : 9
[11/09 04:52:22     43s] (I)       Assign partition pins                              : false
[11/09 04:52:22     43s] (I)       Support large GCell                                : true
[11/09 04:52:22     43s] (I)       Number of rows per GCell                           : 3
[11/09 04:52:22     43s] (I)       Max num rows per GCell                             : 32
[11/09 04:52:22     43s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:22     43s] (I)       Use row-based GCell size
[11/09 04:52:22     43s] (I)       GCell unit size  : 5220
[11/09 04:52:22     43s] (I)       GCell multiplier : 3
[11/09 04:52:22     43s] (I)       build grid graph
[11/09 04:52:22     43s] (I)       build grid graph start
[11/09 04:52:22     43s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:22     43s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:22     43s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:22     43s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:22     43s] (I)       build grid graph end
[11/09 04:52:22     43s] (I)       ===========================================================================
[11/09 04:52:22     43s] (I)       == Report All Rule Vias ==
[11/09 04:52:22     43s] (I)       ===========================================================================
[11/09 04:52:22     43s] (I)        Via Rule : (Default)
[11/09 04:52:22     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:22     43s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:22     43s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:22     43s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:22     43s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:22     43s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:22     43s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:22     43s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:22     43s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:22     43s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:22     43s] (I)       ===========================================================================
[11/09 04:52:22     43s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Num PG vias on layer 2 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 3 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 4 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 5 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 6 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 7 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 8 : 0
[11/09 04:52:22     43s] (I)       Num PG vias on layer 9 : 0
[11/09 04:52:22     43s] [NR-eGR] Read 6704 PG shapes
[11/09 04:52:22     43s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:22     43s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:22     43s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:52:22     43s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:22     43s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:22     43s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:22     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 04:52:22     43s] (I)       readDataFromPlaceDB
[11/09 04:52:22     43s] (I)       Read net information..
[11/09 04:52:22     43s] [NR-eGR] Read numTotalNets=731  numIgnoredNets=0
[11/09 04:52:22     43s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:22     43s] 
[11/09 04:52:22     43s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:22     43s] (I)       Start initializing grid graph
[11/09 04:52:22     43s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:22     43s] (I)       End initializing grid graph
[11/09 04:52:22     43s] (I)       Model blockages into capacity
[11/09 04:52:22     43s] (I)       Read Num Blocks=6704  Num Prerouted Wires=0  Num CS=0
[11/09 04:52:22     43s] (I)       Started Modeling ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:52:22     43s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:52:22     43s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       -- layer congestion ratio --
[11/09 04:52:22     43s] (I)       Layer 1 : 0.100000
[11/09 04:52:22     43s] (I)       Layer 2 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 3 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 4 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 5 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 6 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 7 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 8 : 0.700000
[11/09 04:52:22     43s] (I)       Layer 9 : 0.700000
[11/09 04:52:22     43s] (I)       ----------------------------
[11/09 04:52:22     43s] (I)       Number of ignored nets = 0
[11/09 04:52:22     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 04:52:22     43s] (I)       Number of clock nets = 1.  Ignored: No
[11/09 04:52:22     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:22     43s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:22     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:22     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:22     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:22     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:22     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:22     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 04:52:22     43s] (I)       Before initializing Early Global Route syMemory usage = 1304.7 MB
[11/09 04:52:22     43s] (I)       Ndr track 0 does not exist
[11/09 04:52:22     43s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:22     43s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:22     43s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:22     43s] (I)       Site width          :   580  (dbu)
[11/09 04:52:22     43s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:22     43s] (I)       GCell width         : 15660  (dbu)
[11/09 04:52:22     43s] (I)       GCell height        : 15660  (dbu)
[11/09 04:52:22     43s] (I)       Grid                :    16    16     9
[11/09 04:52:22     43s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:22     43s] (I)       Vertical capacity   :     0 15660     0 15660     0 15660     0 15660     0
[11/09 04:52:22     43s] (I)       Horizontal capacity :     0     0 15660     0 15660     0 15660     0 15660
[11/09 04:52:22     43s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:22     43s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:22     43s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:22     43s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:22     43s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:22     43s] (I)       Num tracks per GCell: 32.62 27.00 27.00 27.00 27.00 27.00 27.00  9.00  9.00
[11/09 04:52:22     43s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:22     43s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:22     43s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:22     43s] (I)       --------------------------------------------------------
[11/09 04:52:22     43s] 
[11/09 04:52:22     43s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:22     43s] [NR-eGR] Rule id: 0  Nets: 731 
[11/09 04:52:22     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:22     43s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:22     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:22     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:22     43s] [NR-eGR] ========================================
[11/09 04:52:22     43s] [NR-eGR] 
[11/09 04:52:22     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer2 : = 1190 / 7008 (16.98%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer3 : = 1316 / 6880 (19.13%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer4 : = 1190 / 7008 (16.98%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer5 : = 1316 / 6880 (19.13%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer6 : = 1190 / 7008 (16.98%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer7 : = 2304 / 6880 (33.49%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer8 : = 976 / 2320 (42.07%)
[11/09 04:52:22     43s] (I)       blocked tracks on layer9 : = 524 / 2272 (23.06%)
[11/09 04:52:22     43s] (I)       After initializing Early Global Route syMemory usage = 1304.7 MB
[11/09 04:52:22     43s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Reset routing kernel
[11/09 04:52:22     43s] (I)       ============= Initialization =============
[11/09 04:52:22     43s] (I)       numLocalWires=1444  numGlobalNetBranches=557  numLocalNetBranches=166
[11/09 04:52:22     43s] (I)       totalPins=2762  totalGlobalPin=1908 (69.08%)
[11/09 04:52:22     43s] (I)       Started Build MST ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Generate topology with single threads
[11/09 04:52:22     43s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       total 2D Cap : 43257 = (21524 H, 21733 V)
[11/09 04:52:22     43s] (I)       
[11/09 04:52:22     43s] (I)       ============  Phase 1a Route ============
[11/09 04:52:22     43s] (I)       Started Phase 1a ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Started Pattern routing ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/09 04:52:22     43s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Usage: 1672 = (885 H, 787 V) = (4.11% H, 3.62% V) = (6.930e+03um H, 6.162e+03um V)
[11/09 04:52:22     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       
[11/09 04:52:22     43s] (I)       ============  Phase 1b Route ============
[11/09 04:52:22     43s] (I)       Started Phase 1b ( Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] (I)       Usage: 1672 = (885 H, 787 V) = (4.11% H, 3.62% V) = (6.930e+03um H, 6.162e+03um V)
[11/09 04:52:22     43s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/09 04:52:22     43s] 
[11/09 04:52:22     43s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1304.69 MB )
[11/09 04:52:22     43s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:22     43s] <CMD> psp::embedded_egr_term_
[11/09 04:52:22     43s] Finished Early Global Route rough congestion estimation: mem = 1304.7M
[11/09 04:52:22     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.051, MEM:1304.7M
[11/09 04:52:22     43s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/09 04:52:22     43s] OPERPROF: Starting CDPad at level 1, MEM:1304.7M
[11/09 04:52:22     43s] CDPadU 0.839 -> 0.842. R=0.729, N=716, GS=7.830
[11/09 04:52:22     43s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.002, MEM:1304.7M
[11/09 04:52:22     43s] OPERPROF: Starting npMain at level 1, MEM:1304.7M
[11/09 04:52:22     43s] OPERPROF:   Starting npPlace at level 2, MEM:1304.7M
[11/09 04:52:22     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.004, MEM:1305.7M
[11/09 04:52:22     43s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.009, MEM:1305.7M
[11/09 04:52:22     43s] Global placement CDP skipped at cutLevel 7.
[11/09 04:52:22     43s] Iteration 10: Total net bbox = 1.928e+04 (9.65e+03 9.62e+03)
[11/09 04:52:22     43s]               Est.  stn bbox = 2.149e+04 (1.08e+04 1.07e+04)
[11/09 04:52:22     43s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1305.7M
[11/09 04:52:22     43s] Iteration 11: Total net bbox = 1.928e+04 (9.65e+03 9.62e+03)
[11/09 04:52:22     43s]               Est.  stn bbox = 2.149e+04 (1.08e+04 1.07e+04)
[11/09 04:52:22     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.7M
[11/09 04:52:22     43s] [adp] clock
[11/09 04:52:22     43s] [adp] weight, nr nets, wire length
[11/09 04:52:22     43s] [adp]      0        1  228.968500
[11/09 04:52:22     43s] [adp] data
[11/09 04:52:22     43s] [adp] weight, nr nets, wire length
[11/09 04:52:22     43s] [adp]      0      801  19046.537000
[11/09 04:52:22     43s] [adp] 0.000000|0.000000|0.000000
[11/09 04:52:22     43s] Iteration 12: Total net bbox = 1.928e+04 (9.65e+03 9.62e+03)
[11/09 04:52:22     43s]               Est.  stn bbox = 2.149e+04 (1.08e+04 1.07e+04)
[11/09 04:52:22     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.7M
[11/09 04:52:22     43s] *** cost = 1.928e+04 (9.65e+03 9.62e+03) (cpu for global=0:00:03.0) real=0:00:04.0***
[11/09 04:52:22     43s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/09 04:52:22     43s] <CMD> reset_path_group
[11/09 04:52:22     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:22     43s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.7M
[11/09 04:52:22     43s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.7M
[11/09 04:52:22     43s] Solver runtime cpu: 0:00:02.8 real: 0:00:02.8
[11/09 04:52:22     43s] Core Placement runtime cpu: 0:00:02.9 real: 0:00:04.0
[11/09 04:52:22     43s] <CMD> scanReorder
[11/09 04:52:22     43s] INFO: Running scanReorder auto flow in placeOpt: using -reGroupingScan and -skipTwoPinCell
[11/09 04:52:22     43s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/09 04:52:22     43s] Successfully traced 1 scan chain  (total 189 scan bits).
[11/09 04:52:22     43s] *** Scan Skip Mode Summary:
[11/09 04:52:22     43s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/09 04:52:22     43s] Successfully traced 1 scan chain  (total 189 scan bits).
[11/09 04:52:22     43s] *** Scan Sanity Check Summary:
[11/09 04:52:22     43s] *** 1 scan chain  passed sanity check.
[11/09 04:52:22     43s] INFO: Auto effort scan reorder.
[11/09 04:52:22     43s] *** Summary: Scan Reorder within scan chain
[11/09 04:52:22     43s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[11/09 04:52:22     43s] Successfully reordered 1 scan chain .
[11/09 04:52:22     43s] Initial total scan wire length:     4772.727 (floating:     4746.998)
[11/09 04:52:22     43s] Final   total scan wire length:     2409.465 (floating:     2383.736)
[11/09 04:52:22     43s] Improvement:     2363.262   percent 49.52 (floating improvement:     2363.262   percent 49.78)
[11/09 04:52:22     43s] Current max long connection 61.830
[11/09 04:52:22     43s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1497.7M) ***
[11/09 04:52:22     43s] *** Summary: Scan Reorder within scan chain
[11/09 04:52:22     43s] Initial total scan wire length:     4772.727 (floating:     4746.998)
[11/09 04:52:22     43s] Final   total scan wire length:     2409.465 (floating:     2383.736)
[11/09 04:52:22     43s] Improvement:     2363.262   percent 49.52 (floating improvement:     2363.262   percent 49.78)
[11/09 04:52:22     43s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[11/09 04:52:22     43s] Final   scan reorder max long connection:       61.830
[11/09 04:52:22     43s] Total net length = 2.065e+04 (1.052e+04 1.013e+04) (ext = 1.126e+04)
[11/09 04:52:22     43s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1497.7M) ***
[11/09 04:52:22     43s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1497.7M
[11/09 04:52:22     43s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1497.7M
[11/09 04:52:22     43s] #spOpts: mergeVia=F 
[11/09 04:52:22     43s] All LLGs are deleted
[11/09 04:52:22     43s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1497.7M
[11/09 04:52:22     43s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1497.7M
[11/09 04:52:22     43s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1497.7M
[11/09 04:52:22     43s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1497.7M
[11/09 04:52:22     43s] Core basic site is gsclib090site
[11/09 04:52:23     43s] Fast DP-INIT is on for default
[11/09 04:52:23     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:52:23     43s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.580, REAL:0.580, MEM:1513.7M
[11/09 04:52:23     43s] OPERPROF:       Starting CMU at level 4, MEM:1513.7M
[11/09 04:52:23     43s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1513.7M
[11/09 04:52:23     43s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.580, REAL:0.582, MEM:1513.7M
[11/09 04:52:23     43s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=1513.7MB).
[11/09 04:52:23     43s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.590, REAL:0.586, MEM:1513.7M
[11/09 04:52:23     43s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.590, REAL:0.586, MEM:1513.7M
[11/09 04:52:23     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.1
[11/09 04:52:23     43s] OPERPROF: Starting RefinePlace at level 1, MEM:1513.7M
[11/09 04:52:23     43s] *** Starting refinePlace (0:00:48.9 mem=1513.7M) ***
[11/09 04:52:23     43s] Total net bbox length = 2.056e+04 (1.048e+04 1.008e+04) (ext = 9.335e+03)
[11/09 04:52:23     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:23     43s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1513.7M
[11/09 04:52:23     43s] Starting refinePlace ...
[11/09 04:52:23     43s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:52:23     43s]    Spread Effort: high, standalone mode, useDDP on.
[11/09 04:52:23     43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1513.7MB) @(0:00:48.9 - 0:00:48.9).
[11/09 04:52:23     43s] Move report: preRPlace moves 716 insts, mean move: 0.54 um, max move: 2.94 um
[11/09 04:52:23     43s] 	Max move on inst (csa_tree_add_158_58_groupi/g1700): (27.53, 78.91) --> (29.58, 78.01)
[11/09 04:52:23     43s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: CLKINVX1
[11/09 04:52:23     43s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 04:52:23     43s] Placement tweakage begins.
[11/09 04:52:23     43s] wire length = 1.599e+04
[11/09 04:52:23     44s] wire length = 1.494e+04
[11/09 04:52:23     44s] Placement tweakage ends.
[11/09 04:52:23     44s] Move report: tweak moves 156 insts, mean move: 4.96 um, max move: 14.79 um
[11/09 04:52:23     44s] 	Max move on inst (distance_travelled_out_reg[1]): (91.64, 15.37) --> (82.07, 10.15)
[11/09 04:52:23     44s] 
[11/09 04:52:23     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:52:23     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:23     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1513.7MB) @(0:00:49.0 - 0:00:49.0).
[11/09 04:52:23     44s] Move report: Detail placement moves 716 insts, mean move: 1.56 um, max move: 15.20 um
[11/09 04:52:23     44s] 	Max move on inst (distance_travelled_out_reg[1]): (91.62, 15.79) --> (82.07, 10.15)
[11/09 04:52:23     44s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.7MB
[11/09 04:52:23     44s] Statistics of distance of Instance movement in refine placement:
[11/09 04:52:23     44s]   maximum (X+Y) =        15.20 um
[11/09 04:52:23     44s]   inst (distance_travelled_out_reg[1]) with max move: (91.621, 15.7945) -> (82.07, 10.15)
[11/09 04:52:23     44s]   mean    (X+Y) =         1.56 um
[11/09 04:52:23     44s] Summary Report:
[11/09 04:52:23     44s] Instances move: 716 (out of 716 movable)
[11/09 04:52:23     44s] Instances flipped: 0
[11/09 04:52:23     44s] Mean displacement: 1.56 um
[11/09 04:52:23     44s] Max displacement: 15.20 um (Instance: distance_travelled_out_reg[1]) (91.621, 15.7945) -> (82.07, 10.15)
[11/09 04:52:23     44s] 	Length: 33 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFRHQX1
[11/09 04:52:23     44s] Total instances moved : 716
[11/09 04:52:23     44s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.091, MEM:1513.7M
[11/09 04:52:23     44s] Total net bbox length = 1.935e+04 (9.213e+03 1.013e+04) (ext = 9.353e+03)
[11/09 04:52:23     44s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.7MB
[11/09 04:52:23     44s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1513.7MB) @(0:00:48.9 - 0:00:49.0).
[11/09 04:52:23     44s] *** Finished refinePlace (0:00:49.0 mem=1513.7M) ***
[11/09 04:52:23     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.1
[11/09 04:52:23     44s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.097, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[11/09 04:52:23     44s] All LLGs are deleted
[11/09 04:52:23     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[11/09 04:52:23     44s] *** End of Placement (cpu=0:00:09.0, real=0:00:10.0, mem=1513.7M) ***
[11/09 04:52:23     44s] #spOpts: mergeVia=F 
[11/09 04:52:23     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1513.7M
[11/09 04:52:23     44s] Core basic site is gsclib090site
[11/09 04:52:23     44s] Fast DP-INIT is on for default
[11/09 04:52:23     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:52:23     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.014, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.015, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[11/09 04:52:23     44s] default core: bins with density > 0.750 = 35.00 % ( 7 / 20 )
[11/09 04:52:23     44s] Density distribution unevenness ratio = 3.648%
[11/09 04:52:23     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[11/09 04:52:23     44s] All LLGs are deleted
[11/09 04:52:23     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.7M
[11/09 04:52:23     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.7M
[11/09 04:52:23     44s] *** Free Virtual Timing Model ...(mem=1513.7M)
[11/09 04:52:23     44s] <CMD> setDelayCalMode -engine aae
[11/09 04:52:23     44s] <CMD> all_setup_analysis_views
[11/09 04:52:23     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:23     44s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[11/09 04:52:23     44s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[11/09 04:52:23     44s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[11/09 04:52:23     44s] <CMD> get_ccopt_clock_trees *
[11/09 04:52:23     44s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[11/09 04:52:23     44s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[11/09 04:52:23     44s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[11/09 04:52:23     44s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[11/09 04:52:23     44s] <CMD> getPlaceMode -quiet -timingEffort
[11/09 04:52:23     44s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/09 04:52:23     44s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[11/09 04:52:23     44s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/09 04:52:23     44s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 04:52:23     44s] Set Using Default Delay Limit as 101.
[11/09 04:52:23     44s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 04:52:23     44s] <CMD> set delaycal_use_default_delay_limit 101
[11/09 04:52:23     44s] Set Default Net Delay as 0 ps.
[11/09 04:52:23     44s] <CMD> set delaycal_default_net_delay 0
[11/09 04:52:23     44s] Set Default Net Load as 0 pF. 
[11/09 04:52:23     44s] <CMD> set delaycal_default_net_load 0
[11/09 04:52:23     44s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/09 04:52:23     44s] <CMD> getAnalysisMode -clkSrcPath -quiet
[11/09 04:52:23     44s] <CMD> getAnalysisMode -clockPropagation -quiet
[11/09 04:52:23     44s] <CMD> getAnalysisMode -checkType -quiet
[11/09 04:52:23     44s] <CMD> buildTimingGraph
[11/09 04:52:23     44s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/09 04:52:23     44s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/09 04:52:23     44s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[11/09 04:52:23     44s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 04:52:23     44s] <CMD> get_global timing_enable_path_group_priority
[11/09 04:52:23     44s] <CMD> get_global timing_constraint_enable_group_path_resetting
[11/09 04:52:23     44s] <CMD> set_global timing_enable_path_group_priority false
[11/09 04:52:23     44s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[11/09 04:52:23     44s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[11/09 04:52:23     44s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:23     44s] <CMD> group_path -name in2reg_tmp.25926 -from {0x1814 0x1817} -to 0x1818 -ignore_source_of_trigger_arc
[11/09 04:52:23     44s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[11/09 04:52:23     44s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:23     44s] <CMD> group_path -name in2out_tmp.25926 -from {0x181b 0x181e} -to 0x181f -ignore_source_of_trigger_arc
[11/09 04:52:23     44s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:23     44s] <CMD> group_path -name reg2reg_tmp.25926 -from 0x1821 -to 0x1822
[11/09 04:52:23     44s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/09 04:52:23     44s] <CMD> group_path -name reg2out_tmp.25926 -from 0x1825 -to 0x1826
[11/09 04:52:23     44s] <CMD> setPathGroupOptions reg2reg_tmp.25926 -effortLevel high
[11/09 04:52:23     44s] Effort level <high> specified for reg2reg_tmp.25926 path_group
[11/09 04:52:23     44s] #################################################################################
[11/09 04:52:23     44s] # Design Stage: PreRoute
[11/09 04:52:23     44s] # Design Name: collision_avoidance_car
[11/09 04:52:23     44s] # Design Mode: 90nm
[11/09 04:52:23     44s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:23     44s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:23     44s] # Signoff Settings: SI Off 
[11/09 04:52:23     44s] #################################################################################
[11/09 04:52:23     44s] Calculate delays in Single mode...
[11/09 04:52:23     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 1513.7M, InitMEM = 1513.7M)
[11/09 04:52:23     44s] Start delay calculation (fullDC) (1 T). (MEM=1513.75)
[11/09 04:52:23     44s] End AAE Lib Interpolated Model. (MEM=1529.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:23     44s] Total number of fetched objects 804
[11/09 04:52:24     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/09 04:52:24     44s] End delay calculation. (MEM=1497.94 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:52:24     44s] End delay calculation (fullDC). (MEM=1497.94 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 04:52:24     44s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1497.9M) ***
[11/09 04:52:24     44s] <CMD> reset_path_group -name reg2out_tmp.25926
[11/09 04:52:24     44s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:24     44s] <CMD> reset_path_group -name in2reg_tmp.25926
[11/09 04:52:24     44s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:24     44s] <CMD> reset_path_group -name in2out_tmp.25926
[11/09 04:52:24     44s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:24     44s] <CMD> reset_path_group -name reg2reg_tmp.25926
[11/09 04:52:24     44s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/09 04:52:24     44s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 04:52:24     44s] <CMD> setDelayCalMode -ignoreNetLoad false
[11/09 04:52:24     44s] Set Using Default Delay Limit as 1000.
[11/09 04:52:24     44s] <CMD> set delaycal_use_default_delay_limit 1000
[11/09 04:52:24     44s] Set Default Net Delay as 1000 ps.
[11/09 04:52:24     44s] <CMD> set delaycal_default_net_delay 1000ps
[11/09 04:52:24     44s] Set Default Net Load as 0.5 pF. 
[11/09 04:52:24     44s] <CMD> set delaycal_default_net_load 0.5pf
[11/09 04:52:24     44s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/09 04:52:24     44s] <CMD> all_setup_analysis_views
[11/09 04:52:24     44s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[11/09 04:52:24     44s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -improveWithPsp
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[11/09 04:52:24     44s] <CMD> getPlaceMode -congRepair -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -fp -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[11/09 04:52:24     44s] <CMD> getPlaceMode -user -congRepairMaxIter
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[11/09 04:52:24     44s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[11/09 04:52:24     44s] <CMD> setPlaceMode -congRepairMaxIter 1
[11/09 04:52:24     44s] <CMD> getPlaceMode -quickCTS -quiet
[11/09 04:52:24     44s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[11/09 04:52:24     44s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[11/09 04:52:24     44s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[11/09 04:52:24     44s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/09 04:52:24     44s] <CMD> congRepair
[11/09 04:52:24     44s] Info: Disable timing driven in postCTS congRepair.
[11/09 04:52:24     44s] 
[11/09 04:52:24     44s] Starting congRepair ...
[11/09 04:52:24     44s] User Input Parameters:
[11/09 04:52:24     44s] - Congestion Driven    : On
[11/09 04:52:24     44s] - Timing Driven        : Off
[11/09 04:52:24     44s] - Area-Violation Based : On
[11/09 04:52:24     44s] - Start Rollback Level : -5
[11/09 04:52:24     44s] - Legalized            : On
[11/09 04:52:24     44s] - Window Based         : Off
[11/09 04:52:24     44s] - eDen incr mode       : Off
[11/09 04:52:24     44s] - Small incr mode      : Off
[11/09 04:52:24     44s] 
[11/09 04:52:24     44s] Collecting buffer chain nets ...
[11/09 04:52:24     44s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1483.7M
[11/09 04:52:24     44s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:1483.7M
[11/09 04:52:24     44s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1483.7M
[11/09 04:52:24     44s] Starting Early Global Route congestion estimation: mem = 1483.7M
[11/09 04:52:24     44s] (I)       Started Loading and Dumping File ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Reading DB...
[11/09 04:52:24     44s] (I)       Read data from FE... (mem=1483.7M)
[11/09 04:52:24     44s] (I)       Read nodes and places... (mem=1483.7M)
[11/09 04:52:24     44s] (I)       Done Read nodes and places (cpu=0.000s, mem=1483.7M)
[11/09 04:52:24     44s] (I)       Read nets... (mem=1483.7M)
[11/09 04:52:24     44s] (I)       Done Read nets (cpu=0.000s, mem=1483.7M)
[11/09 04:52:24     44s] (I)       Done Read data from FE (cpu=0.000s, mem=1483.7M)
[11/09 04:52:24     44s] (I)       before initializing RouteDB syMemory usage = 1483.7 MB
[11/09 04:52:24     44s] (I)       == Non-default Options ==
[11/09 04:52:24     44s] (I)       Maximum routing layer                              : 9
[11/09 04:52:24     44s] (I)       Use non-blocking free Dbs wires                    : false
[11/09 04:52:24     44s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:24     44s] (I)       Use row-based GCell size
[11/09 04:52:24     44s] (I)       GCell unit size  : 5220
[11/09 04:52:24     44s] (I)       GCell multiplier : 1
[11/09 04:52:24     44s] (I)       build grid graph
[11/09 04:52:24     44s] (I)       build grid graph start
[11/09 04:52:24     44s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:24     44s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:24     44s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:24     44s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:24     44s] (I)       build grid graph end
[11/09 04:52:24     44s] (I)       ===========================================================================
[11/09 04:52:24     44s] (I)       == Report All Rule Vias ==
[11/09 04:52:24     44s] (I)       ===========================================================================
[11/09 04:52:24     44s] (I)        Via Rule : (Default)
[11/09 04:52:24     44s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:24     44s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:24     44s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:24     44s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:24     44s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:24     44s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:24     44s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:24     44s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:24     44s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:24     44s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:24     44s] (I)       ===========================================================================
[11/09 04:52:24     44s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Num PG vias on layer 2 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 3 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 4 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 5 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 6 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 7 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 8 : 0
[11/09 04:52:24     44s] (I)       Num PG vias on layer 9 : 0
[11/09 04:52:24     44s] [NR-eGR] Read 6704 PG shapes
[11/09 04:52:24     44s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:24     44s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:24     44s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:52:24     44s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:24     44s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:24     44s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:24     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 04:52:24     44s] (I)       readDataFromPlaceDB
[11/09 04:52:24     44s] (I)       Read net information..
[11/09 04:52:24     44s] [NR-eGR] Read numTotalNets=804  numIgnoredNets=0
[11/09 04:52:24     44s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:24     44s] 
[11/09 04:52:24     44s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:24     44s] (I)       Start initializing grid graph
[11/09 04:52:24     44s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:24     44s] (I)       End initializing grid graph
[11/09 04:52:24     44s] (I)       Model blockages into capacity
[11/09 04:52:24     44s] (I)       Read Num Blocks=6704  Num Prerouted Wires=0  Num CS=0
[11/09 04:52:24     44s] (I)       Started Modeling ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:52:24     44s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:52:24     44s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       -- layer congestion ratio --
[11/09 04:52:24     44s] (I)       Layer 1 : 0.100000
[11/09 04:52:24     44s] (I)       Layer 2 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 3 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 4 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 5 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 6 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 7 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 8 : 0.700000
[11/09 04:52:24     44s] (I)       Layer 9 : 0.700000
[11/09 04:52:24     44s] (I)       ----------------------------
[11/09 04:52:24     44s] (I)       Number of ignored nets = 0
[11/09 04:52:24     44s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 04:52:24     44s] (I)       Number of clock nets = 1.  Ignored: No
[11/09 04:52:24     44s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:24     44s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:24     44s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:24     44s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:24     44s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:24     44s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:24     44s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:24     44s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 04:52:24     44s] (I)       Before initializing Early Global Route syMemory usage = 1483.7 MB
[11/09 04:52:24     44s] (I)       Ndr track 0 does not exist
[11/09 04:52:24     44s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:24     44s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:24     44s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:24     44s] (I)       Site width          :   580  (dbu)
[11/09 04:52:24     44s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:24     44s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:24     44s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:24     44s] (I)       Grid                :    48    47     9
[11/09 04:52:24     44s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:24     44s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:24     44s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:24     44s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:24     44s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:24     44s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:24     44s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:24     44s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:24     44s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:24     44s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:24     44s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:24     44s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:24     44s] (I)       --------------------------------------------------------
[11/09 04:52:24     44s] 
[11/09 04:52:24     44s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:24     44s] [NR-eGR] Rule id: 0  Nets: 804 
[11/09 04:52:24     44s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:24     44s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:24     44s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:24     44s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:24     44s] [NR-eGR] ========================================
[11/09 04:52:24     44s] [NR-eGR] 
[11/09 04:52:24     44s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:52:24     44s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:52:24     44s] (I)       After initializing Early Global Route syMemory usage = 1483.7 MB
[11/09 04:52:24     44s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Reset routing kernel
[11/09 04:52:24     44s] (I)       Started Global Routing ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       ============= Initialization =============
[11/09 04:52:24     44s] (I)       totalPins=3024  totalGlobalPin=2982 (98.61%)
[11/09 04:52:24     44s] (I)       Started Net group 1 ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Started Build MST ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Generate topology with single threads
[11/09 04:52:24     44s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:52:24     44s] [NR-eGR] Layer group 1: route 804 net(s) in layer range [2, 9]
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] (I)       ============  Phase 1a Route ============
[11/09 04:52:24     44s] (I)       Started Phase 1a ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Started Pattern routing ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:24     44s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] (I)       ============  Phase 1b Route ============
[11/09 04:52:24     44s] (I)       Started Phase 1b ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:24     44s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410183e+04um
[11/09 04:52:24     44s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] (I)       ============  Phase 1c Route ============
[11/09 04:52:24     44s] (I)       Started Phase 1c ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:24     44s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] (I)       ============  Phase 1d Route ============
[11/09 04:52:24     44s] (I)       Started Phase 1d ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:24     44s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] (I)       ============  Phase 1e Route ============
[11/09 04:52:24     44s] (I)       Started Phase 1e ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Started Route legalization ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:24     44s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410183e+04um
[11/09 04:52:24     44s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Started Layer assignment ( Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.74 MB )
[11/09 04:52:24     44s] (I)       Running layer assignment with 1 threads
[11/09 04:52:24     44s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] (I)       ============  Phase 1l Route ============
[11/09 04:52:24     44s] (I)       Started Phase 1l ( Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       
[11/09 04:52:24     44s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:24     44s] [NR-eGR]                        OverCon            
[11/09 04:52:24     44s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:24     44s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:24     44s] [NR-eGR] ----------------------------------------------
[11/09 04:52:24     44s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR] ----------------------------------------------
[11/09 04:52:24     44s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:24     44s] [NR-eGR] 
[11/09 04:52:24     44s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:52:24     44s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:24     44s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:24     44s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1493.7M
[11/09 04:52:24     44s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.079, MEM:1493.7M
[11/09 04:52:24     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:1493.7M
[11/09 04:52:24     44s] [hotspot] +------------+---------------+---------------+
[11/09 04:52:24     44s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 04:52:24     44s] [hotspot] +------------+---------------+---------------+
[11/09 04:52:24     44s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 04:52:24     44s] [hotspot] +------------+---------------+---------------+
[11/09 04:52:24     44s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:52:24     44s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 04:52:24     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1493.7M
[11/09 04:52:24     44s] Skipped repairing congestion.
[11/09 04:52:24     44s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1493.7M
[11/09 04:52:24     44s] Starting Early Global Route wiring: mem = 1493.7M
[11/09 04:52:24     44s] (I)       ============= track Assignment ============
[11/09 04:52:24     44s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       Started Track Assignment ( Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:24     44s] (I)       Running track assignment with 1 threads
[11/09 04:52:24     44s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] (I)       Run Multi-thread track assignment
[11/09 04:52:24     44s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] Started Export DB wires ( Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] Started Export all nets ( Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] Started Set wire vias ( Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1493.74 MB )
[11/09 04:52:24     44s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:24     44s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3004
[11/09 04:52:24     44s] [NR-eGR] Metal2  (2V) length: 7.372980e+03um, number of vias: 4771
[11/09 04:52:24     44s] [NR-eGR] Metal3  (3H) length: 7.321340e+03um, number of vias: 59
[11/09 04:52:24     44s] [NR-eGR] Metal4  (4V) length: 3.110400e+02um, number of vias: 0
[11/09 04:52:24     44s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:24     44s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:24     44s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:24     44s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:24     44s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:24     44s] [NR-eGR] Total length: 1.500536e+04um, number of vias: 7834
[11/09 04:52:24     44s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:24     44s] [NR-eGR] Total eGR-routed clock nets wire length: 1.205240e+03um 
[11/09 04:52:24     44s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:24     44s] Early Global Route wiring runtime: 0.03 seconds, mem = 1493.7M
[11/09 04:52:24     44s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.038, MEM:1493.7M
[11/09 04:52:24     44s] Tdgp not successfully inited but do clear! skip clearing
[11/09 04:52:24     44s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/09 04:52:24     44s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/09 04:52:24     44s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/09 04:52:24     44s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -congRepairMaxIter
[11/09 04:52:24     44s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/09 04:52:24     44s] <CMD> all_setup_analysis_views
[11/09 04:52:24     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:24     44s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[11/09 04:52:24     44s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[11/09 04:52:24     44s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -timingEffort
[11/09 04:52:24     44s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[11/09 04:52:24     44s] *** Finishing placeDesign default flow ***
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[11/09 04:52:24     44s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 1284.7M **
[11/09 04:52:24     44s] <CMD> getPlaceMode -trimView -quiet
[11/09 04:52:24     44s] <CMD> getOptMode -quiet -viewOptPolishing
[11/09 04:52:24     44s] <CMD> getOptMode -quiet -fastViewOpt
[11/09 04:52:24     44s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[11/09 04:52:24     44s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[11/09 04:52:24     44s] Tdgp not successfully inited but do clear! skip clearing
[11/09 04:52:24     44s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[11/09 04:52:24     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:24     44s] <CMD> setExtractRCMode -engine preRoute
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -ignoreScan
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -repairPlace
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[11/09 04:52:24     44s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[11/09 04:52:24     44s] <CMD> getPlaceMode -macroPlaceMode -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[11/09 04:52:24     44s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -clusterMode
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[11/09 04:52:24     44s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/09 04:52:24     44s] <CMD> setPlaceMode -reset -expHiddenFastMode
[11/09 04:52:24     44s] <CMD> getPlaceMode -tcg2Pass -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/09 04:52:24     44s] <CMD> getPlaceMode -fp -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -fastfp -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -doRPlace -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[11/09 04:52:24     44s] <CMD> getPlaceMode -quickCTS -quiet
[11/09 04:52:24     44s] <CMD> set spgFlowInInitialPlace 0
[11/09 04:52:24     44s] <CMD> getPlaceMode -user -maxRouteLayer
[11/09 04:52:24     44s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[11/09 04:52:24     44s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[11/09 04:52:24     44s] <CMD> getDesignMode -quiet -flowEffort
[11/09 04:52:24     44s] <CMD> report_message -end_cmd
[11/09 04:52:24     44s] 
[11/09 04:52:24     44s] *** Summary of all messages that are not suppressed in this session:
[11/09 04:52:24     44s] Severity  ID               Count  Summary                                  
[11/09 04:52:24     44s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/09 04:52:24     44s] *** Message Summary: 2 warning(s), 0 error(s)
[11/09 04:52:24     44s] 
[11/09 04:52:24     44s] <CMD> um::create_snapshot -name final -auto min
[11/09 04:52:24     44s] <CMD> um::pop_snapshot_stack
[11/09 04:52:24     44s] <CMD> um::create_snapshot -name place_design
[11/09 04:52:24     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/09 04:52:24     44s] <CMD> saveDesign ./db/03_placement
[11/09 04:52:24     44s] #% Begin save design ... (date=11/09 04:52:24, mem=875.8M)
[11/09 04:52:24     45s] % Begin Save ccopt configuration ... (date=11/09 04:52:24, mem=875.8M)
[11/09 04:52:24     45s] % End Save ccopt configuration ... (date=11/09 04:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.9M, current mem=875.9M)
[11/09 04:52:24     45s] % Begin Save netlist data ... (date=11/09 04:52:24, mem=875.9M)
[11/09 04:52:24     45s] Writing Binary DB to ./db/03_placement.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
[11/09 04:52:24     45s] % End Save netlist data ... (date=11/09 04:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.9M, current mem=875.9M)
[11/09 04:52:24     45s] Saving symbol-table file ...
[11/09 04:52:24     45s] Saving congestion map file ./db/03_placement.dat.tmp/collision_avoidance_car.route.congmap.gz ...
[11/09 04:52:24     45s] % Begin Save AAE data ... (date=11/09 04:52:24, mem=876.3M)
[11/09 04:52:24     45s] Saving AAE Data ...
[11/09 04:52:24     45s] % End Save AAE data ... (date=11/09 04:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.3M, current mem=876.3M)
[11/09 04:52:24     45s] Saving preference file ./db/03_placement.dat.tmp/gui.pref.tcl ...
[11/09 04:52:24     45s] Saving mode setting ...
[11/09 04:52:24     45s] Saving global file ...
[11/09 04:52:25     45s] % Begin Save floorplan data ... (date=11/09 04:52:25, mem=876.8M)
[11/09 04:52:25     45s] Saving floorplan file ...
[11/09 04:52:25     45s] % End Save floorplan data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.8M, current mem=876.8M)
[11/09 04:52:25     45s] Saving PG file ./db/03_placement.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:52:25 2025)
[11/09 04:52:25     45s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1285.3M) ***
[11/09 04:52:25     45s] Saving Drc markers ...
[11/09 04:52:25     45s] ... No Drc file written since there is no markers found.
[11/09 04:52:25     45s] % Begin Save placement data ... (date=11/09 04:52:25, mem=876.8M)
[11/09 04:52:25     45s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 04:52:25     45s] Save Adaptive View Pruning View Names to Binary file
[11/09 04:52:25     45s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1288.3M) ***
[11/09 04:52:25     45s] % End Save placement data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.8M, current mem=876.8M)
[11/09 04:52:25     45s] % Begin Save routing data ... (date=11/09 04:52:25, mem=876.8M)
[11/09 04:52:25     45s] Saving route file ...
[11/09 04:52:25     45s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1285.3M) ***
[11/09 04:52:25     45s] % End Save routing data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.9M, current mem=876.9M)
[11/09 04:52:25     45s] Saving property file ./db/03_placement.dat.tmp/collision_avoidance_car.prop
[11/09 04:52:25     45s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1288.3M) ***
[11/09 04:52:25     45s] % Begin Save power constraints data ... (date=11/09 04:52:25, mem=877.0M)
[11/09 04:52:26     45s] % End Save power constraints data ... (date=11/09 04:52:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=877.0M, current mem=877.0M)
[11/09 04:52:28     47s] Generated self-contained design 03_placement.dat.tmp
[11/09 04:52:28     47s] #% End save design ... (date=11/09 04:52:28, total cpu=0:00:02.9, real=0:00:04.0, peak res=877.0M, current mem=876.3M)
[11/09 04:52:28     47s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:52:28     47s] 
[11/09 04:52:28     47s] <CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_placement/timing_setup_post_placement.rpt
[11/09 04:52:28     47s] #################################################################################
[11/09 04:52:28     47s] # Design Stage: PreRoute
[11/09 04:52:28     47s] # Design Name: collision_avoidance_car
[11/09 04:52:28     47s] # Design Mode: 90nm
[11/09 04:52:28     47s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:28     47s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:28     47s] # Signoff Settings: SI Off 
[11/09 04:52:28     47s] #################################################################################
[11/09 04:52:28     47s] Extraction called for design 'collision_avoidance_car' of instances=716 and nets=825 using extraction engine 'preRoute' .
[11/09 04:52:28     47s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:52:28     47s] RC Extraction called in multi-corner(1) mode.
[11/09 04:52:28     47s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:52:28     47s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:52:28     47s] RCMode: PreRoute
[11/09 04:52:28     47s]       RC Corner Indexes            0   
[11/09 04:52:28     47s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:52:28     47s] Resistance Scaling Factor    : 1.00000 
[11/09 04:52:28     47s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:52:28     47s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:52:28     47s] Shrink Factor                : 1.00000
[11/09 04:52:28     47s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:52:28     47s] LayerId::1 widthSet size::1
[11/09 04:52:28     47s] LayerId::2 widthSet size::1
[11/09 04:52:28     47s] LayerId::3 widthSet size::1
[11/09 04:52:28     47s] LayerId::4 widthSet size::1
[11/09 04:52:28     47s] LayerId::5 widthSet size::1
[11/09 04:52:28     47s] LayerId::6 widthSet size::1
[11/09 04:52:28     47s] LayerId::7 widthSet size::1
[11/09 04:52:28     47s] LayerId::8 widthSet size::1
[11/09 04:52:28     47s] LayerId::9 widthSet size::1
[11/09 04:52:28     47s] Updating RC grid for preRoute extraction ...
[11/09 04:52:28     47s] Initializing multi-corner resistance tables ...
[11/09 04:52:28     47s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:28     47s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:28     47s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.020729 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:52:28     47s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1283.285M)
[11/09 04:52:28     47s] Calculate delays in Single mode...
[11/09 04:52:28     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1287.3M, InitMEM = 1287.3M)
[11/09 04:52:28     47s] Start delay calculation (fullDC) (1 T). (MEM=1287.3)
[11/09 04:52:29     48s] End AAE Lib Interpolated Model. (MEM=1304.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:30     49s] Total number of fetched objects 804
[11/09 04:52:30     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:30     49s] End delay calculation. (MEM=1343.21 CPU=0:00:00.9 REAL=0:00:01.0)
[11/09 04:52:30     49s] End delay calculation (fullDC). (MEM=1343.21 CPU=0:00:01.9 REAL=0:00:02.0)
[11/09 04:52:30     49s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1343.2M) ***
[11/09 04:52:30     49s] <CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_post_placement/timing_hold_post_placement.rpt
[11/09 04:52:30     49s] #################################################################################
[11/09 04:52:30     49s] # Design Stage: PreRoute
[11/09 04:52:30     49s] # Design Name: collision_avoidance_car
[11/09 04:52:30     49s] # Design Mode: 90nm
[11/09 04:52:30     49s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:30     49s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:30     49s] # Signoff Settings: SI Off 
[11/09 04:52:30     49s] #################################################################################
[11/09 04:52:30     49s] Calculate delays in Single mode...
[11/09 04:52:30     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1327.0M, InitMEM = 1327.0M)
[11/09 04:52:30     49s] Start delay calculation (fullDC) (1 T). (MEM=1327.01)
[11/09 04:52:34     53s] End AAE Lib Interpolated Model. (MEM=1343.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] Total number of fetched objects 804
[11/09 04:52:34     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:34     53s] End delay calculation. (MEM=1343.21 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:34     53s] End delay calculation (fullDC). (MEM=1343.21 CPU=0:00:03.4 REAL=0:00:04.0)
[11/09 04:52:34     53s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1343.2M) ***
[11/09 04:52:34     53s] <CMD> report_area -detail > ./reports/post_placement/area_post_placement.rpt
[11/09 04:52:34     53s] <CMD> report_power -outfile ./reports/post_placement/power_post_placement.rpt
[11/09 04:52:34     53s] #################################################################################
[11/09 04:52:34     53s] # Design Stage: PreRoute
[11/09 04:52:34     53s] # Design Name: collision_avoidance_car
[11/09 04:52:34     53s] # Design Mode: 90nm
[11/09 04:52:34     53s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:34     53s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:34     53s] # Signoff Settings: SI Off 
[11/09 04:52:34     53s] #################################################################################
[11/09 04:52:34     53s] Calculate delays in Single mode...
[11/09 04:52:34     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1327.0M, InitMEM = 1327.0M)
[11/09 04:52:34     53s] Start delay calculation (fullDC) (1 T). (MEM=1327)
[11/09 04:52:34     53s] End AAE Lib Interpolated Model. (MEM=1343.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:52:34     53s] Total number of fetched objects 804
[11/09 04:52:34     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:34     53s] End delay calculation. (MEM=1343.21 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:34     53s] End delay calculation (fullDC). (MEM=1343.21 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:52:34     53s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1343.2M) ***
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Power Analysis
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s]              0V	    VSS
[11/09 04:52:34     53s]            0.9V	    VDD
[11/09 04:52:34     53s] Begin Processing Timing Library for Power Calculation
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Processing Timing Library for Power Calculation
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Processing Power Net/Grid for Power Calculation
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.33MB/2407.33MB/914.33MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Processing Timing Window Data for Power Calculation
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.33MB/2407.33MB/914.33MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Processing User Attributes
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.33MB/2407.33MB/914.33MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Processing Signal Activity
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.34MB/2407.33MB/914.34MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Power Computation
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s]       ----------------------------------------------------------
[11/09 04:52:34     53s]       # of cell(s) missing both power/leakage table: 0
[11/09 04:52:34     53s]       # of cell(s) missing power table: 0
[11/09 04:52:34     53s]       # of cell(s) missing leakage table: 0
[11/09 04:52:34     53s]       # of MSMV cell(s) missing power_level: 0
[11/09 04:52:34     53s]       ----------------------------------------------------------
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Begin Processing User Attributes
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=914.35MB/2407.33MB/914.35MB)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] *
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Total Power
[11/09 04:52:34     53s] -----------------------------------------------------------------------------------------
%
%
%
[11/09 04:52:34     53s] Total Power:                 1.61651010
[11/09 04:52:34     53s] -----------------------------------------------------------------------------------------
[11/09 04:52:34     53s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[11/09 04:52:34     53s] <CMD> create_ccopt_clock_tree_spec -file ccopt_new.spec -keep_all_sdc_clocks -views view1
[11/09 04:52:34     53s] Creating clock tree spec for modes (timing configs): sdc1
[11/09 04:52:34     53s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/09 04:52:34     53s] Reset timing graph...
[11/09 04:52:34     53s] Ignoring AAE DB Resetting ...
[11/09 04:52:34     53s] Reset timing graph done.
[11/09 04:52:34     53s] Ignoring AAE DB Resetting ...
[11/09 04:52:34     53s] Analyzing clock structure...
[11/09 04:52:34     53s] Analyzing clock structure done.
[11/09 04:52:34     53s] Reset timing graph...
[11/09 04:52:34     53s] Ignoring AAE DB Resetting ...
[11/09 04:52:34     53s] Reset timing graph done.
[11/09 04:52:34     53s] Wrote: ccopt_new.spec
[11/09 04:52:34     53s] <CMD> get_ccopt_clock_trees
[11/09 04:52:34     53s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/09 04:52:34     53s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/09 04:52:34     53s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/09 04:52:34     53s] Extracting original clock gating for clk...
[11/09 04:52:34     53s]   clock_tree clk contains 189 sinks and 0 clock gates.
[11/09 04:52:34     53s]   Extraction for clk complete.
[11/09 04:52:34     53s] Extracting original clock gating for clk done.
[11/09 04:52:34     53s] <CMD> set_ccopt_property clock_period -pin clk 15.5
[11/09 04:52:34     53s] <CMD> create_ccopt_skew_group -name clk/sdc1 -sources clk -auto_sinks
[11/09 04:52:34     53s] The skew group clk/sdc1 was created. It contains 189 sinks and 1 sources.
[11/09 04:52:34     53s] <CMD> set_ccopt_property include_source_latency -skew_group clk/sdc1 true
[11/09 04:52:34     53s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/sdc1 clk
[11/09 04:52:34     53s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/sdc1 sdc1
[11/09 04:52:34     53s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/sdc1 delay1
[11/09 04:52:34     53s] <CMD> check_ccopt_clock_tree_convergence
[11/09 04:52:34     53s] Checking clock tree convergence...
[11/09 04:52:34     53s] Checking clock tree convergence done.
[11/09 04:52:34     53s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/09 04:52:34     53s] <CMD> ccopt_design
[11/09 04:52:34     53s] #% Begin ccopt_design (date=11/09 04:52:34, mem=883.3M)
[11/09 04:52:34     53s] Runtime...
[11/09 04:52:34     53s] **INFO: User's settings:
[11/09 04:52:34     53s] setNanoRouteMode -extractThirdPartyCompatible  false
[11/09 04:52:34     53s] setDesignMode -flowEffort                      standard
[11/09 04:52:34     53s] setDesignMode -process                         90
[11/09 04:52:34     53s] setExtractRCMode -coupling_c_th                0.2
[11/09 04:52:34     53s] setExtractRCMode -engine                       preRoute
[11/09 04:52:34     53s] setExtractRCMode -relative_c_th                1
[11/09 04:52:34     53s] setExtractRCMode -total_c_th                   0
[11/09 04:52:34     53s] setDelayCalMode -engine                        aae
[11/09 04:52:34     53s] setDelayCalMode -ignoreNetLoad                 false
[11/09 04:52:34     53s] setOptMode -preserveAllSequential              true
[11/09 04:52:34     53s] setPlaceMode -place_design_floorplan_mode      false
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 04:52:34     53s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/09 04:52:34     53s] Set place::cacheFPlanSiteMark to 1
[11/09 04:52:34     53s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/09 04:52:34     53s] Using CCOpt effort standard.
[11/09 04:52:34     53s] CCOpt::Phase::Initialization...
[11/09 04:52:34     53s] Check Prerequisites...
[11/09 04:52:34     53s] Leaving CCOpt scope - CheckPlace...
[11/09 04:52:34     53s] OPERPROF: Starting checkPlace at level 1, MEM:1281.0M
[11/09 04:52:34     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1281.0M
[11/09 04:52:34     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1281.0M
[11/09 04:52:34     53s] Core basic site is gsclib090site
[11/09 04:52:34     53s] SiteArray: non-trimmed site array dimensions = 40 x 368
[11/09 04:52:34     53s] SiteArray: use 81,920 bytes
[11/09 04:52:34     53s] SiteArray: current memory after site array memory allocation 1313.0M
[11/09 04:52:34     53s] SiteArray: FP blocked sites are writable
[11/09 04:52:34     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:1313.0M
[11/09 04:52:34     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:1313.0M
[11/09 04:52:34     53s] Begin checking placement ... (start mem=1281.0M, init mem=1313.0M)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Running CheckPlace using 1 thread in normal mode...
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] ...checkPlace normal is done!
[11/09 04:52:34     53s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1313.0M
[11/09 04:52:34     53s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1313.0M
[11/09 04:52:34     53s] *info: Placed = 716           
[11/09 04:52:34     53s] *info: Unplaced = 0           
[11/09 04:52:34     53s] Placement Density:72.26%(8050/11142)
[11/09 04:52:34     53s] Placement Density (including fixed std cells):72.26%(8050/11142)
[11/09 04:52:34     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1313.0M
[11/09 04:52:34     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1313.0M
[11/09 04:52:34     53s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1313.0M)
[11/09 04:52:34     53s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.023, MEM:1313.0M
[11/09 04:52:34     53s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:34     53s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[11/09 04:52:34     53s]  * There are 1 clocks in propagated mode.
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:34     53s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:34     53s] Processing average sequential pin duty cycle 
[11/09 04:52:34     53s] Executing ccopt post-processing.
[11/09 04:52:34     53s] Synthesizing clock trees with CCOpt...
[11/09 04:52:34     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 04:52:34     53s] CCOpt::Phase::PreparingToBalance...
[11/09 04:52:34     53s] Leaving CCOpt scope - Initializing power interface...
[11/09 04:52:34     53s] Processing average sequential pin duty cycle 
[11/09 04:52:34     53s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Positive (advancing) pin insertion delays
[11/09 04:52:34     53s] =========================================
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Found 0 advancing pin insertion delay (0.000% of 189 clock tree sinks)
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Negative (delaying) pin insertion delays
[11/09 04:52:34     53s] ========================================
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] Found 0 delaying pin insertion delay (0.000% of 189 clock tree sinks)
[11/09 04:52:34     53s] Notify start of optimization...
[11/09 04:52:34     53s] Notify start of optimization done.
[11/09 04:52:34     53s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/09 04:52:34     53s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:34     53s] All LLGs are deleted
[11/09 04:52:34     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1349.6M
[11/09 04:52:34     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1349.6M
[11/09 04:52:34     53s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:34     53s] ### Creating LA Mngr. totSessionCpu=0:00:58.9 mem=1349.6M
[11/09 04:52:34     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:58.9 mem=1349.6M
[11/09 04:52:34     53s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Started Loading and Dumping File ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Reading DB...
[11/09 04:52:34     53s] (I)       Read data from FE... (mem=1349.6M)
[11/09 04:52:34     53s] (I)       Read nodes and places... (mem=1349.6M)
[11/09 04:52:34     53s] (I)       Done Read nodes and places (cpu=0.000s, mem=1349.6M)
[11/09 04:52:34     53s] (I)       Read nets... (mem=1349.6M)
[11/09 04:52:34     53s] (I)       Done Read nets (cpu=0.000s, mem=1349.6M)
[11/09 04:52:34     53s] (I)       Done Read data from FE (cpu=0.000s, mem=1349.6M)
[11/09 04:52:34     53s] (I)       before initializing RouteDB syMemory usage = 1349.6 MB
[11/09 04:52:34     53s] (I)       == Non-default Options ==
[11/09 04:52:34     53s] (I)       Maximum routing layer                              : 9
[11/09 04:52:34     53s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:34     53s] (I)       Use row-based GCell size
[11/09 04:52:34     53s] (I)       GCell unit size  : 5220
[11/09 04:52:34     53s] (I)       GCell multiplier : 1
[11/09 04:52:34     53s] (I)       build grid graph
[11/09 04:52:34     53s] (I)       build grid graph start
[11/09 04:52:34     53s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:34     53s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:34     53s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:34     53s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:34     53s] (I)       build grid graph end
[11/09 04:52:34     53s] (I)       ===========================================================================
[11/09 04:52:34     53s] (I)       == Report All Rule Vias ==
[11/09 04:52:34     53s] (I)       ===========================================================================
[11/09 04:52:34     53s] (I)        Via Rule : (Default)
[11/09 04:52:34     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:34     53s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:34     53s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:34     53s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:34     53s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:34     53s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:34     53s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:34     53s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:34     53s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:34     53s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:34     53s] (I)       ===========================================================================
[11/09 04:52:34     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Num PG vias on layer 2 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 3 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 4 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 5 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 6 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 7 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 8 : 0
[11/09 04:52:34     53s] (I)       Num PG vias on layer 9 : 0
[11/09 04:52:34     53s] [NR-eGR] Read 6704 PG shapes
[11/09 04:52:34     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:34     53s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:34     53s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:52:34     53s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:34     53s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:34     53s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:34     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 04:52:34     53s] (I)       readDataFromPlaceDB
[11/09 04:52:34     53s] (I)       Read net information..
[11/09 04:52:34     53s] [NR-eGR] Read numTotalNets=804  numIgnoredNets=0
[11/09 04:52:34     53s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:34     53s] (I)       Start initializing grid graph
[11/09 04:52:34     53s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:34     53s] (I)       End initializing grid graph
[11/09 04:52:34     53s] (I)       Model blockages into capacity
[11/09 04:52:34     53s] (I)       Read Num Blocks=6704  Num Prerouted Wires=0  Num CS=0
[11/09 04:52:34     53s] (I)       Started Modeling ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:52:34     53s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:52:34     53s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       -- layer congestion ratio --
[11/09 04:52:34     53s] (I)       Layer 1 : 0.100000
[11/09 04:52:34     53s] (I)       Layer 2 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 3 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 4 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 5 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 6 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 7 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 8 : 0.700000
[11/09 04:52:34     53s] (I)       Layer 9 : 0.700000
[11/09 04:52:34     53s] (I)       ----------------------------
[11/09 04:52:34     53s] (I)       Number of ignored nets = 0
[11/09 04:52:34     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 04:52:34     53s] (I)       Number of clock nets = 1.  Ignored: No
[11/09 04:52:34     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:34     53s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:34     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:34     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:34     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:34     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:34     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:34     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 04:52:34     53s] (I)       Before initializing Early Global Route syMemory usage = 1349.6 MB
[11/09 04:52:34     53s] (I)       Ndr track 0 does not exist
[11/09 04:52:34     53s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:34     53s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:34     53s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:34     53s] (I)       Site width          :   580  (dbu)
[11/09 04:52:34     53s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:34     53s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:34     53s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:34     53s] (I)       Grid                :    48    47     9
[11/09 04:52:34     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:34     53s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:34     53s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:34     53s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:34     53s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:34     53s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:34     53s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:34     53s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:34     53s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:34     53s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:34     53s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:34     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:34     53s] (I)       --------------------------------------------------------
[11/09 04:52:34     53s] 
[11/09 04:52:34     53s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:34     53s] [NR-eGR] Rule id: 0  Nets: 804 
[11/09 04:52:34     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:34     53s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:34     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:34     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:34     53s] [NR-eGR] ========================================
[11/09 04:52:34     53s] [NR-eGR] 
[11/09 04:52:34     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:52:34     53s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:52:34     53s] (I)       After initializing Early Global Route syMemory usage = 1349.6 MB
[11/09 04:52:34     53s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Reset routing kernel
[11/09 04:52:34     53s] (I)       Started Global Routing ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       ============= Initialization =============
[11/09 04:52:34     53s] (I)       totalPins=3024  totalGlobalPin=2982 (98.61%)
[11/09 04:52:34     53s] (I)       Started Net group 1 ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Started Build MST ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Generate topology with single threads
[11/09 04:52:34     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:52:34     53s] [NR-eGR] Layer group 1: route 804 net(s) in layer range [2, 9]
[11/09 04:52:34     53s] (I)       
[11/09 04:52:34     53s] (I)       ============  Phase 1a Route ============
[11/09 04:52:34     53s] (I)       Started Phase 1a ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Started Pattern routing ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:34     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       
[11/09 04:52:34     53s] (I)       ============  Phase 1b Route ============
[11/09 04:52:34     53s] (I)       Started Phase 1b ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:34     53s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410183e+04um
[11/09 04:52:34     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       
[11/09 04:52:34     53s] (I)       ============  Phase 1c Route ============
[11/09 04:52:34     53s] (I)       Started Phase 1c ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:34     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       
[11/09 04:52:34     53s] (I)       ============  Phase 1d Route ============
[11/09 04:52:34     53s] (I)       Started Phase 1d ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:34     53s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       
[11/09 04:52:34     53s] (I)       ============  Phase 1e Route ============
[11/09 04:52:34     53s] (I)       Started Phase 1e ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Started Route legalization ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Usage: 5403 = (2623 H, 2780 V) = (4.07% H, 4.42% V) = (6.846e+03um H, 7.256e+03um V)
[11/09 04:52:34     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410183e+04um
[11/09 04:52:34     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Started Layer assignment ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     53s] (I)       Running layer assignment with 1 threads
[11/09 04:52:34     54s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       
[11/09 04:52:34     54s] (I)       ============  Phase 1l Route ============
[11/09 04:52:34     54s] (I)       Started Phase 1l ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       
[11/09 04:52:34     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:34     54s] [NR-eGR]                        OverCon            
[11/09 04:52:34     54s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:34     54s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:34     54s] [NR-eGR] ----------------------------------------------
[11/09 04:52:34     54s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR] ----------------------------------------------
[11/09 04:52:34     54s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:34     54s] [NR-eGR] 
[11/09 04:52:34     54s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:52:34     54s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:34     54s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:34     54s] (I)       ============= track Assignment ============
[11/09 04:52:34     54s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       Started Track Assignment ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:34     54s] (I)       Running track assignment with 1 threads
[11/09 04:52:34     54s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] (I)       Run Multi-thread track assignment
[11/09 04:52:34     54s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] Started Export DB wires ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] Started Export all nets ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] Started Set wire vias ( Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:34     54s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3004
[11/09 04:52:34     54s] [NR-eGR] Metal2  (2V) length: 7.372980e+03um, number of vias: 4771
[11/09 04:52:34     54s] [NR-eGR] Metal3  (3H) length: 7.321340e+03um, number of vias: 59
[11/09 04:52:34     54s] [NR-eGR] Metal4  (4V) length: 3.110400e+02um, number of vias: 0
[11/09 04:52:34     54s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:34     54s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:34     54s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:34     54s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:34     54s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:34     54s] [NR-eGR] Total length: 1.500536e+04um, number of vias: 7834
[11/09 04:52:34     54s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:34     54s] [NR-eGR] Total eGR-routed clock nets wire length: 1.205240e+03um 
[11/09 04:52:34     54s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:34     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1349.64 MB )
[11/09 04:52:34     54s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:34     54s] Rebuilding timing graph...
[11/09 04:52:35     54s] Rebuilding timing graph done.
[11/09 04:52:35     54s] Legalization setup...
[11/09 04:52:35     54s] Using cell based legalization.
[11/09 04:52:35     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.9M
[11/09 04:52:35     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1356.9M
[11/09 04:52:35     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1356.9M
[11/09 04:52:35     54s] Core basic site is gsclib090site
[11/09 04:52:35     54s] SiteArray: non-trimmed site array dimensions = 40 x 368
[11/09 04:52:35     54s] SiteArray: use 81,920 bytes
[11/09 04:52:35     54s] SiteArray: current memory after site array memory allocation 1357.9M
[11/09 04:52:35     54s] SiteArray: FP blocked sites are writable
[11/09 04:52:35     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:52:35     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1357.9M
[11/09 04:52:35     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1357.9M
[11/09 04:52:35     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:1357.9M
[11/09 04:52:35     54s] OPERPROF:     Starting CMU at level 3, MEM:1357.9M
[11/09 04:52:35     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1357.9M
[11/09 04:52:35     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1357.9M
[11/09 04:52:35     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.9MB).
[11/09 04:52:35     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:1357.9M
[11/09 04:52:35     54s] (I)       Load db... (mem=1357.9M)
[11/09 04:52:35     54s] (I)       Read data from FE... (mem=1357.9M)
[11/09 04:52:35     54s] (I)       Read nodes and places... (mem=1357.9M)
[11/09 04:52:35     54s] (I)       Number of ignored instance 0
[11/09 04:52:35     54s] (I)       Number of inbound cells 0
[11/09 04:52:35     54s] (I)       numMoveCells=716, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[11/09 04:52:35     54s] (I)       cell height: 5220, count: 716
[11/09 04:52:35     54s] (I)       Done Read nodes and places (cpu=0.000s, mem=1357.9M)
[11/09 04:52:35     54s] (I)       Read rows... (mem=1357.9M)
[11/09 04:52:35     54s] (I)       Done Read rows (cpu=0.000s, mem=1357.9M)
[11/09 04:52:35     54s] (I)       Done Read data from FE (cpu=0.000s, mem=1357.9M)
[11/09 04:52:35     54s] (I)       Done Load db (cpu=0.000s, mem=1357.9M)
[11/09 04:52:35     54s] (I)       Constructing placeable region... (mem=1357.9M)
[11/09 04:52:35     54s] (I)       Constructing bin map
[11/09 04:52:35     54s] (I)       Initialize bin information with width=52200 height=52200
[11/09 04:52:35     54s] (I)       Done constructing bin map
[11/09 04:52:35     54s] (I)       Removing 0 blocked bin with high fixed inst density
[11/09 04:52:35     54s] (I)       Compute region effective width... (mem=1357.9M)
[11/09 04:52:35     54s] (I)       Done Compute region effective width (cpu=0.000s, mem=1357.9M)
[11/09 04:52:35     54s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1357.9M)
[11/09 04:52:35     54s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:35     54s] Validating CTS configuration...
[11/09 04:52:35     54s] Checking module port directions...
[11/09 04:52:35     54s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:35     54s] Non-default CCOpt properties:
[11/09 04:52:35     54s] buffer_cells is set for at least one object
[11/09 04:52:35     54s] cts_merge_clock_gates is set for at least one object
[11/09 04:52:35     54s] cts_merge_clock_logic is set for at least one object
[11/09 04:52:35     54s] route_type is set for at least one object
[11/09 04:52:35     54s] Route type trimming info:
[11/09 04:52:35     54s]   No route type modifications were made.
[11/09 04:52:35     54s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX3' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:52:35     54s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX2' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:52:35     54s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX8' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:52:35     54s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX12' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:52:35     54s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX16' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:52:35     54s] Accumulated time to calculate placeable region: 0
[11/09 04:52:35     54s] (I)       Initializing Steiner engine. 
[11/09 04:52:35     54s] LayerId::1 widthSet size::1
[11/09 04:52:35     54s] LayerId::2 widthSet size::1
[11/09 04:52:35     54s] LayerId::3 widthSet size::1
[11/09 04:52:35     54s] LayerId::4 widthSet size::1
[11/09 04:52:35     54s] LayerId::5 widthSet size::1
[11/09 04:52:35     54s] LayerId::6 widthSet size::1
[11/09 04:52:35     54s] LayerId::7 widthSet size::1
[11/09 04:52:35     54s] LayerId::8 widthSet size::1
[11/09 04:52:35     54s] LayerId::9 widthSet size::1
[11/09 04:52:35     54s] Updating RC grid for preRoute extraction ...
[11/09 04:52:35     54s] Initializing multi-corner resistance tables ...
[11/09 04:52:35     54s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:35     54s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:35     54s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.020729 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:52:35     54s] End AAE Lib Interpolated Model. (MEM=1357.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:35     54s] Library trimming buffers in power domain auto-default and half-corner delay1:both.late removed 1 of 6 cells
[11/09 04:52:35     54s] Original list had 6 cells:
[11/09 04:52:35     54s] CLKBUFX16 CLKBUFX20 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2 
[11/09 04:52:35     54s] New trimmed list has 5 cells:
[11/09 04:52:35     54s] CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2 
[11/09 04:52:35     54s] Accumulated time to calculate placeable region: 0
[11/09 04:52:35     54s] Library trimming inverters in power domain auto-default and half-corner delay1:both.late removed 6 of 14 cells
[11/09 04:52:35     54s] Original list had 14 cells:
[11/09 04:52:35     54s] INVX20 CLKINVX20 INVX16 CLKINVX16 INVX12 CLKINVX12 INVX8 CLKINVX8 INVX6 CLKINVX6 INVX2 CLKINVX2 INVX1 CLKINVX1 
[11/09 04:52:35     54s] New trimmed list has 8 cells:
[11/09 04:52:35     54s] INVX20 INVX16 INVX12 INVX8 INVX6 INVX2 INVX1 CLKINVX1 
[11/09 04:52:35     54s] Accumulated time to calculate placeable region: 0
[11/09 04:52:35     54s] Accumulated time to calculate placeable region: 0
[11/09 04:52:35     54s] Accumulated time to calculate placeable region: 0
[11/09 04:52:35     55s] Clock tree balancer configuration for clock_tree clk:
[11/09 04:52:35     55s] Non-default CCOpt properties:
[11/09 04:52:35     55s]   cts_merge_clock_gates: true (default: false)
[11/09 04:52:35     55s]   cts_merge_clock_logic: true (default: false)
[11/09 04:52:35     55s]   route_type (leaf): default_route_type_leaf (default: default)
[11/09 04:52:35     55s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/09 04:52:35     55s]   route_type (top): default_route_type_nonleaf (default: default)
[11/09 04:52:35     55s] For power domain auto-default:
[11/09 04:52:35     55s]   Buffers:     {CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2}
[11/09 04:52:35     55s]   Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 INVX2 INVX1 CLKINVX1}
[11/09 04:52:35     55s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/09 04:52:35     55s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/09 04:52:35     55s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 11141.568um^2
[11/09 04:52:35     55s] Top Routing info:
[11/09 04:52:35     55s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:52:35     55s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 04:52:35     55s] Trunk Routing info:
[11/09 04:52:35     55s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:52:35     55s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/09 04:52:35     55s] Leaf Routing info:
[11/09 04:52:35     55s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:52:35     55s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/09 04:52:35     55s] For timing_corner delay1:both, late and power domain auto-default:
[11/09 04:52:35     55s]   Slew time target (leaf):    0.196ns
[11/09 04:52:35     55s]   Slew time target (trunk):   0.196ns
[11/09 04:52:35     55s]   Slew time target (top):     0.196ns (Note: no nets are considered top nets in this clock tree)
[11/09 04:52:35     55s]   Buffer unit delay: 0.135ns
[11/09 04:52:35     55s]   Buffer max distance: 1256.812um
[11/09 04:52:35     55s] Fastest wire driving cells and distances:
[11/09 04:52:35     55s]   Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1256.812um, saturatedSlew=0.167ns, speed=4969.600um per ns, cellArea=16.863um^2 per 1000um}
[11/09 04:52:35     55s]   Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1137.241um, saturatedSlew=0.169ns, speed=7096.667um per ns, cellArea=17.305um^2 per 1000um}
[11/09 04:52:35     55s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1249.655um, saturatedSlew=0.172ns, speed=2105.923um per ns, cellArea=34.524um^2 per 1000um}
[11/09 04:52:35     55s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1255.593um, saturatedSlew=0.172ns, speed=2155.155um per ns, cellArea=31.950um^2 per 1000um}
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Logic Sizing Table:
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] ----------------------------------------------------------
[11/09 04:52:35     55s] Cell    Instance count    Source    Eligible library cells
[11/09 04:52:35     55s] ----------------------------------------------------------
[11/09 04:52:35     55s]   (empty table)
[11/09 04:52:35     55s] ----------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Clock tree balancer configuration for skew_group clk/sdc1:
[11/09 04:52:35     55s]   Sources:                     pin clk
[11/09 04:52:35     55s]   Total number of sinks:       189
[11/09 04:52:35     55s]   Delay constrained sinks:     189
[11/09 04:52:35     55s]   Non-leaf sinks:              0
[11/09 04:52:35     55s]   Ignore pins:                 0
[11/09 04:52:35     55s]  Timing corner delay1:both.late:
[11/09 04:52:35     55s]   Skew target:                 0.135ns
[11/09 04:52:35     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/09 04:52:35     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/09 04:52:35     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/09 04:52:35     55s] Primary reporting skew groups are:
[11/09 04:52:35     55s] skew_group clk/sdc1 with 189 clock sinks
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Clock DAG stats initial state:
[11/09 04:52:35     55s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/09 04:52:35     55s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/09 04:52:35     55s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/09 04:52:35     55s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:52:35     55s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Layer information for route type default_route_type_leaf:
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 04:52:35     55s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] Metal1    N            H          0.667         0.172         0.115
[11/09 04:52:35     55s] Metal2    N            V          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal3    Y            H          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal4    Y            V          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal5    N            H          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal6    N            V          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal7    N            H          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal8    N            V          0.045         0.218         0.010
[11/09 04:52:35     55s] Metal9    N            H          0.045         0.203         0.009
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:52:35     55s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Layer information for route type default_route_type_nonleaf:
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 04:52:35     55s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] Metal1    N            H          0.667         0.269         0.179
[11/09 04:52:35     55s] Metal2    N            V          0.429         0.293         0.126
[11/09 04:52:35     55s] Metal3    Y            H          0.429         0.293         0.126
[11/09 04:52:35     55s] Metal4    Y            V          0.429         0.293         0.126
[11/09 04:52:35     55s] Metal5    N            H          0.429         0.293         0.126
[11/09 04:52:35     55s] Metal6    N            V          0.429         0.293         0.126
[11/09 04:52:35     55s] Metal7    N            H          0.429         0.293         0.126
[11/09 04:52:35     55s] Metal8    N            V          0.045         0.312         0.014
[11/09 04:52:35     55s] Metal9    N            H          0.045         0.328         0.015
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:52:35     55s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Layer information for route type default_route_type_nonleaf:
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 04:52:35     55s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] Metal1    N            H          0.667         0.172         0.115
[11/09 04:52:35     55s] Metal2    N            V          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal3    Y            H          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal4    Y            V          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal5    N            H          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal6    N            V          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal7    N            H          0.429         0.188         0.081
[11/09 04:52:35     55s] Metal8    N            V          0.045         0.218         0.010
[11/09 04:52:35     55s] Metal9    N            H          0.045         0.203         0.009
[11/09 04:52:35     55s] ---------------------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Via selection for estimated routes (rule default):
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] --------------------------------------------------------------------
[11/09 04:52:35     55s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/09 04:52:35     55s] Range                        (Ohm)    (fF)     (fs)     Only
[11/09 04:52:35     55s] --------------------------------------------------------------------
[11/09 04:52:35     55s] Metal1-Metal2    VIA1V       1.400    0.000    0.000    false
[11/09 04:52:35     55s] Metal2-Metal3    VIA2X       1.400    0.000    0.000    false
[11/09 04:52:35     55s] Metal3-Metal4    VIA3X       1.400    0.000    0.000    false
[11/09 04:52:35     55s] Metal4-Metal5    VIA4X       1.400    0.000    0.000    false
[11/09 04:52:35     55s] Metal5-Metal6    VIA5X       1.400    0.000    0.000    false
[11/09 04:52:35     55s] Metal6-Metal7    VIA6X       1.400    0.000    0.000    false
[11/09 04:52:35     55s] Metal7-Metal8    VIA7V       0.350    0.000    0.000    false
[11/09 04:52:35     55s] Metal8-Metal9    VIA8X       0.350    0.000    0.000    false
[11/09 04:52:35     55s] --------------------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] No ideal or dont_touch nets found in the clock tree
[11/09 04:52:35     55s] No dont_touch hnets found in the clock tree
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Filtering reasons for cell type: buffer
[11/09 04:52:35     55s] =======================================
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] ----------------------------------------------------------------
[11/09 04:52:35     55s] Clock trees    Power domain    Reason              Library cells
[11/09 04:52:35     55s] ----------------------------------------------------------------
[11/09 04:52:35     55s] all            auto-default    Library trimming    { CLKBUFX20 }
[11/09 04:52:35     55s] ----------------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Filtering reasons for cell type: inverter
[11/09 04:52:35     55s] =========================================
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] --------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:35     55s] Clock trees    Power domain    Reason                         Library cells
[11/09 04:52:35     55s] --------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:35     55s] all            auto-default    Library trimming               { CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX6 CLKINVX8 }
[11/09 04:52:35     55s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX3 CLKINVX4 INVX3 INVX4 INVXL }
[11/09 04:52:35     55s] --------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] 
[11/09 04:52:35     55s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 04:52:35     55s] CCOpt configuration status: all checks passed.
[11/09 04:52:35     55s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/09 04:52:35     55s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/09 04:52:35     55s]   No exclusion drivers are needed.
[11/09 04:52:35     55s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/09 04:52:35     55s] Antenna diode management...
[11/09 04:52:35     55s]   Found 0 antenna diodes in the clock trees.
[11/09 04:52:35     55s]   
[11/09 04:52:35     55s] Antenna diode management done.
[11/09 04:52:35     55s] Adding driver cells for primary IOs...
[11/09 04:52:35     55s]   
[11/09 04:52:35     55s]   ----------------------------------------------------------------------------------------------
[11/09 04:52:35     55s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/09 04:52:35     55s]   ----------------------------------------------------------------------------------------------
[11/09 04:52:35     55s]     (empty table)
[11/09 04:52:35     55s]   ----------------------------------------------------------------------------------------------
[11/09 04:52:35     55s]   
[11/09 04:52:35     55s]   
[11/09 04:52:35     55s] Adding driver cells for primary IOs done.
[11/09 04:52:35     55s] Adding driver cell for primary IO roots...
[11/09 04:52:35     55s] Adding driver cell for primary IO roots done.
[11/09 04:52:35     55s] Maximizing clock DAG abstraction...
[11/09 04:52:35     55s] Maximizing clock DAG abstraction done.
[11/09 04:52:35     55s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/09 04:52:35     55s] Synthesizing clock trees...
[11/09 04:52:35     55s]   Preparing To Balance...
[11/09 04:52:35     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1420.7M
[11/09 04:52:35     55s] #spOpts: mergeVia=F 
[11/09 04:52:36     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1420.7M
[11/09 04:52:36     55s] OPERPROF:     Starting CMU at level 3, MEM:1420.7M
[11/09 04:52:36     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1420.7M
[11/09 04:52:36     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1420.7M
[11/09 04:52:36     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1420.7MB).
[11/09 04:52:36     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1420.7M
[11/09 04:52:36     55s]   Merging duplicate siblings in DAG...
[11/09 04:52:36     55s]     Clock DAG stats before merging:
[11/09 04:52:36     55s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/09 04:52:36     55s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/09 04:52:36     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/09 04:52:36     55s]     Resynthesising clock tree into netlist...
[11/09 04:52:36     55s]       Reset timing graph...
[11/09 04:52:36     55s] Ignoring AAE DB Resetting ...
[11/09 04:52:36     55s]       Reset timing graph done.
[11/09 04:52:36     55s]     Resynthesising clock tree into netlist done.
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     Disconnecting clock tree from netlist...
[11/09 04:52:36     55s]     Disconnecting clock tree from netlist done.
[11/09 04:52:36     55s]   Merging duplicate siblings in DAG done.
[11/09 04:52:36     55s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:36     55s]   CCOpt::Phase::Construction...
[11/09 04:52:36     55s]   Stage::Clustering...
[11/09 04:52:36     55s]   Clustering...
[11/09 04:52:36     55s]     Initialize for clustering...
[11/09 04:52:36     55s]     Clock DAG stats before clustering:
[11/09 04:52:36     55s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/09 04:52:36     55s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/09 04:52:36     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/09 04:52:36     55s]     Computing max distances from locked parents...
[11/09 04:52:36     55s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/09 04:52:36     55s]     Computing max distances from locked parents done.
[11/09 04:52:36     55s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:36     55s]     Bottom-up phase...
[11/09 04:52:36     55s]     Clustering clock_tree clk...
[11/09 04:52:36     55s] End AAE Lib Interpolated Model. (MEM=1411.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:36     55s] Accumulated time to calculate placeable region: 0
[11/09 04:52:36     55s]     Clustering clock_tree clk done.
[11/09 04:52:36     55s]     Clock DAG stats after bottom-up phase:
[11/09 04:52:36     55s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:36     55s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:36     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:36     55s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/09 04:52:36     55s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:36     55s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:36     55s]     Legalizing clock trees...
[11/09 04:52:36     55s]     Resynthesising clock tree into netlist...
[11/09 04:52:36     55s]       Reset timing graph...
[11/09 04:52:36     55s] Ignoring AAE DB Resetting ...
[11/09 04:52:36     55s]       Reset timing graph done.
[11/09 04:52:36     55s]     Resynthesising clock tree into netlist done.
[11/09 04:52:36     55s]     Commiting net attributes....
[11/09 04:52:36     55s]     Commiting net attributes. done.
[11/09 04:52:36     55s]     Leaving CCOpt scope - ClockRefiner...
[11/09 04:52:36     55s] Assigned high priority to 191 instances.
[11/09 04:52:36     55s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/09 04:52:36     55s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/09 04:52:36     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1411.1M
[11/09 04:52:36     55s] #spOpts: mergeVia=F 
[11/09 04:52:36     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:       Starting CMU at level 4, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1411.1M
[11/09 04:52:36     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB).
[11/09 04:52:36     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1411.1M
[11/09 04:52:36     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.2
[11/09 04:52:36     55s] OPERPROF: Starting RefinePlace at level 1, MEM:1411.1M
[11/09 04:52:36     55s] *** Starting refinePlace (0:01:00 mem=1411.1M) ***
[11/09 04:52:36     55s] Total net bbox length = 1.951e+04 (9.270e+03 1.024e+04) (ext = 9.356e+03)
[11/09 04:52:36     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:36     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1411.1M
[11/09 04:52:36     55s] Starting refinePlace ...
[11/09 04:52:36     55s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:52:36     55s]    Spread Effort: high, standalone mode, useDDP on.
[11/09 04:52:36     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB) @(0:01:00 - 0:01:00).
[11/09 04:52:36     55s] Move report: preRPlace moves 9 insts, mean move: 1.51 um, max move: 2.90 um
[11/09 04:52:36     55s] 	Max move on inst (g6571): (58.29, 12.76) --> (58.58, 15.37)
[11/09 04:52:36     55s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OAI21X1
[11/09 04:52:36     55s] wireLenOptFixPriorityInst 189 inst fixed
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:52:36     55s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:36     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB) @(0:01:00 - 0:01:00).
[11/09 04:52:36     55s] Move report: Detail placement moves 9 insts, mean move: 1.51 um, max move: 2.90 um
[11/09 04:52:36     55s] 	Max move on inst (g6571): (58.29, 12.76) --> (58.58, 15.37)
[11/09 04:52:36     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
[11/09 04:52:36     55s] Statistics of distance of Instance movement in refine placement:
[11/09 04:52:36     55s]   maximum (X+Y) =         2.90 um
[11/09 04:52:36     55s]   inst (g6571) with max move: (58.29, 12.76) -> (58.58, 15.37)
[11/09 04:52:36     55s]   mean    (X+Y) =         1.51 um
[11/09 04:52:36     55s] Summary Report:
[11/09 04:52:36     55s] Instances move: 9 (out of 718 movable)
[11/09 04:52:36     55s] Instances flipped: 0
[11/09 04:52:36     55s] Mean displacement: 1.51 um
[11/09 04:52:36     55s] Max displacement: 2.90 um (Instance: g6571) (58.29, 12.76) -> (58.58, 15.37)
[11/09 04:52:36     55s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OAI21X1
[11/09 04:52:36     55s] Total instances moved : 9
[11/09 04:52:36     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.021, MEM:1411.1M
[11/09 04:52:36     55s] Total net bbox length = 1.952e+04 (9.274e+03 1.025e+04) (ext = 9.358e+03)
[11/09 04:52:36     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
[11/09 04:52:36     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB) @(0:01:00 - 0:01:00).
[11/09 04:52:36     55s] *** Finished refinePlace (0:01:00 mem=1411.1M) ***
[11/09 04:52:36     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.2
[11/09 04:52:36     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.025, MEM:1411.1M
[11/09 04:52:36     55s]     ClockRefiner summary
[11/09 04:52:36     55s]     All clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 191).
[11/09 04:52:36     55s]     The largest move was 1.45 um for current_speed_out_reg[0].
[11/09 04:52:36     55s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2).
[11/09 04:52:36     55s] Clock sinks: Moved 2, flipped 0 and cell swapped 0 (out of a total of 189).
[11/09 04:52:36     55s] The largest move was 1.45 um for current_speed_out_reg[0].
[11/09 04:52:36     55s] Revert refine place priority changes on 0 instances.
[11/09 04:52:36     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1411.1M
[11/09 04:52:36     55s] #spOpts: mergeVia=F 
[11/09 04:52:36     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:     Starting CMU at level 3, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1411.1M
[11/09 04:52:36     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB).
[11/09 04:52:36     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1411.1M
[11/09 04:52:36     55s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:36     55s]     Disconnecting clock tree from netlist...
[11/09 04:52:36     55s]     Disconnecting clock tree from netlist done.
[11/09 04:52:36     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1411.1M
[11/09 04:52:36     55s] #spOpts: mergeVia=F 
[11/09 04:52:36     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:     Starting CMU at level 3, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1411.1M
[11/09 04:52:36     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB).
[11/09 04:52:36     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1411.1M
[11/09 04:52:36     55s]     Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:52:36     55s] End AAE Lib Interpolated Model. (MEM=1411.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:36     55s]     Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     Clock tree legalization - Histogram:
[11/09 04:52:36     55s]     ====================================
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     --------------------------------
[11/09 04:52:36     55s]     Movement (um)    Number of cells
[11/09 04:52:36     55s]     --------------------------------
[11/09 04:52:36     55s]       (empty table)
[11/09 04:52:36     55s]     --------------------------------
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     Clock tree legalization - There are no Movements:
[11/09 04:52:36     55s]     =================================================
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     ---------------------------------------------
[11/09 04:52:36     55s]     Movement (um)    Desired     Achieved    Node
[11/09 04:52:36     55s]                      location    location    
[11/09 04:52:36     55s]     ---------------------------------------------
[11/09 04:52:36     55s]       (empty table)
[11/09 04:52:36     55s]     ---------------------------------------------
[11/09 04:52:36     55s]     
[11/09 04:52:36     55s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:36     55s]     Clock DAG stats after 'Clustering':
[11/09 04:52:36     55s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:36     55s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:36     55s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:36     55s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:36     55s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.126pF, total=0.136pF
[11/09 04:52:36     55s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:36     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:36     55s]     Clock DAG net violations after 'Clustering': none
[11/09 04:52:36     55s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/09 04:52:36     55s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:36     55s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.141ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:36     55s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/09 04:52:36     55s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:36     55s]     Primary reporting skew groups after 'Clustering':
[11/09 04:52:36     55s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.198, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.198} (wid=0.012 ws=0.011) (gid=0.187 gs=0.001)
[11/09 04:52:36     55s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:36     55s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:36     55s]     Skew group summary after 'Clustering':
[11/09 04:52:36     55s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.198, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.198} (wid=0.012 ws=0.011) (gid=0.187 gs=0.001)
[11/09 04:52:36     55s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:36     55s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Post-Clustering Statistics Report
[11/09 04:52:36     55s] =================================
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Fanout Statistics:
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] ----------------------------------------------------------------------------------
[11/09 04:52:36     55s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/09 04:52:36     55s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[11/09 04:52:36     55s] ----------------------------------------------------------------------------------
[11/09 04:52:36     55s] Trunk         2       1.500       1         2        0.707      {1 <= 1, 1 <= 2}
[11/09 04:52:36     55s] Leaf          2      94.500      93        96        2.121      {1 <= 93, 1 <= 96}
[11/09 04:52:36     55s] ----------------------------------------------------------------------------------
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Clustering Failure Statistics:
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] --------------------------------
[11/09 04:52:36     55s] Net Type    Clusters    Clusters
[11/09 04:52:36     55s]             Tried       Failed
[11/09 04:52:36     55s] --------------------------------
[11/09 04:52:36     55s] Leaf           2           0
[11/09 04:52:36     55s] --------------------------------
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Clustering Partition Statistics:
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] -------------------------------------------------------------------------------------
[11/09 04:52:36     55s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/09 04:52:36     55s]             Fraction    Fraction    Count        Size       Size    Size    Size
[11/09 04:52:36     55s] -------------------------------------------------------------------------------------
[11/09 04:52:36     55s] Leaf         0.000       1.000          1        189.000    189     189       0.000
[11/09 04:52:36     55s] -------------------------------------------------------------------------------------
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s]   Looking for fanout violations...
[11/09 04:52:36     55s]   Looking for fanout violations done.
[11/09 04:52:36     55s]   CongRepair After Initial Clustering...
[11/09 04:52:36     55s]   Reset timing graph...
[11/09 04:52:36     55s] Ignoring AAE DB Resetting ...
[11/09 04:52:36     55s]   Reset timing graph done.
[11/09 04:52:36     55s]   Leaving CCOpt scope - Early Global Route...
[11/09 04:52:36     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.1M
[11/09 04:52:36     55s] All LLGs are deleted
[11/09 04:52:36     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.1M
[11/09 04:52:36     55s]   Clock implementation routing...
[11/09 04:52:36     55s] Net route status summary:
[11/09 04:52:36     55s]   Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:36     55s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:36     55s]     Routing using eGR only...
[11/09 04:52:36     55s]       Early Global Route - eGR only step...
[11/09 04:52:36     55s] (ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
[11/09 04:52:36     55s] (ccopt eGR): Start to route 3 all nets
[11/09 04:52:36     55s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Loading and Dumping File ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Reading DB...
[11/09 04:52:36     55s] (I)       Read data from FE... (mem=1411.1M)
[11/09 04:52:36     55s] (I)       Read nodes and places... (mem=1411.1M)
[11/09 04:52:36     55s] (I)       Done Read nodes and places (cpu=0.000s, mem=1411.1M)
[11/09 04:52:36     55s] (I)       Read nets... (mem=1411.1M)
[11/09 04:52:36     55s] (I)       Done Read nets (cpu=0.000s, mem=1411.1M)
[11/09 04:52:36     55s] (I)       Done Read data from FE (cpu=0.000s, mem=1411.1M)
[11/09 04:52:36     55s] (I)       before initializing RouteDB syMemory usage = 1411.1 MB
[11/09 04:52:36     55s] (I)       == Non-default Options ==
[11/09 04:52:36     55s] (I)       Clean congestion better                            : true
[11/09 04:52:36     55s] (I)       Estimate vias on DPT layer                         : true
[11/09 04:52:36     55s] (I)       Clean congestion layer assignment rounds           : 3
[11/09 04:52:36     55s] (I)       Layer constraints as soft constraints              : true
[11/09 04:52:36     55s] (I)       Soft top layer                                     : true
[11/09 04:52:36     55s] (I)       Skip prospective layer relax nets                  : true
[11/09 04:52:36     55s] (I)       Better NDR handling                                : true
[11/09 04:52:36     55s] (I)       Improved NDR modeling in LA                        : true
[11/09 04:52:36     55s] (I)       Routing cost fix for NDR handling                  : true
[11/09 04:52:36     55s] (I)       Update initial WL after Phase 1a                   : true
[11/09 04:52:36     55s] (I)       Block tracks for preroutes                         : true
[11/09 04:52:36     55s] (I)       Assign IRoute by net group key                     : true
[11/09 04:52:36     55s] (I)       Block unroutable channels                          : true
[11/09 04:52:36     55s] (I)       Block unroutable channel fix                       : true
[11/09 04:52:36     55s] (I)       Block unroutable channels 3D                       : true
[11/09 04:52:36     55s] (I)       Bound layer relaxed segment wl                     : true
[11/09 04:52:36     55s] (I)       Bound layer relaxed segment wl fix                 : true
[11/09 04:52:36     55s] (I)       Blocked pin reach length threshold                 : 2
[11/09 04:52:36     55s] (I)       Check blockage within NDR space in TA              : true
[11/09 04:52:36     55s] (I)       Handle EOL spacing                                 : true
[11/09 04:52:36     55s] (I)       Merge PG vias by gap                               : true
[11/09 04:52:36     55s] (I)       Maximum routing layer                              : 9
[11/09 04:52:36     55s] (I)       Route selected nets only                           : true
[11/09 04:52:36     55s] (I)       Refine MST                                         : true
[11/09 04:52:36     55s] (I)       Honor PRL                                          : true
[11/09 04:52:36     55s] (I)       Strong congestion aware                            : true
[11/09 04:52:36     55s] (I)       Improved initial location for IRoutes              : true
[11/09 04:52:36     55s] (I)       Multi panel TA                                     : true
[11/09 04:52:36     55s] (I)       Penalize wire overlap                              : true
[11/09 04:52:36     55s] (I)       Expand small instance blockage                     : true
[11/09 04:52:36     55s] (I)       Reduce via in TA                                   : true
[11/09 04:52:36     55s] (I)       SS-aware routing                                   : true
[11/09 04:52:36     55s] (I)       Improve tree edge sharing                          : true
[11/09 04:52:36     55s] (I)       Improve 2D via estimation                          : true
[11/09 04:52:36     55s] (I)       Refine Steiner tree                                : true
[11/09 04:52:36     55s] (I)       Build spine tree                                   : true
[11/09 04:52:36     55s] (I)       Model pass through capacity                        : true
[11/09 04:52:36     55s] (I)       Extend blockages by a half GCell                   : true
[11/09 04:52:36     55s] (I)       Consider pin shapes                                : true
[11/09 04:52:36     55s] (I)       Consider pin shapes for all nodes                  : true
[11/09 04:52:36     55s] (I)       Consider NR APA                                    : true
[11/09 04:52:36     55s] (I)       Consider IO pin shape                              : true
[11/09 04:52:36     55s] (I)       Fix pin connection bug                             : true
[11/09 04:52:36     55s] (I)       Consider layer RC for local wires                  : true
[11/09 04:52:36     55s] (I)       LA-aware pin escape length                         : 2
[11/09 04:52:36     55s] (I)       Split for must join                                : true
[11/09 04:52:36     55s] (I)       Routing effort level                               : 10000
[11/09 04:52:36     55s] (I)       Special modeling for N7                            : 0
[11/09 04:52:36     55s] (I)       Special modeling for N6                            : 0
[11/09 04:52:36     55s] (I)       Special modeling for N3                            : 0
[11/09 04:52:36     55s] (I)       Special modeling for N5 v6                         : 0
[11/09 04:52:36     55s] (I)       Special settings for S3                            : 0
[11/09 04:52:36     55s] (I)       Special settings for S4                            : 0
[11/09 04:52:36     55s] (I)       Special settings for S5 v2                         : 0
[11/09 04:52:36     55s] (I)       Special settings for S7                            : 0
[11/09 04:52:36     55s] (I)       Special settings for S8                            : 0
[11/09 04:52:36     55s] (I)       Prefer layer length threshold                      : 8
[11/09 04:52:36     55s] (I)       Overflow penalty cost                              : 10
[11/09 04:52:36     55s] (I)       A-star cost                                        : 0.300000
[11/09 04:52:36     55s] (I)       Misalignment cost                                  : 10.000000
[11/09 04:52:36     55s] (I)       Threshold for short IRoute                         : 6
[11/09 04:52:36     55s] (I)       Via cost during post routing                       : 1.000000
[11/09 04:52:36     55s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/09 04:52:36     55s] (I)       Source-to-sink ratio                               : 0.300000
[11/09 04:52:36     55s] (I)       Scenic ratio bound                                 : 3.000000
[11/09 04:52:36     55s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/09 04:52:36     55s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/09 04:52:36     55s] (I)       PG-aware similar topology routing                  : true
[11/09 04:52:36     55s] (I)       Maze routing via cost fix                          : true
[11/09 04:52:36     55s] (I)       Apply PRL on PG terms                              : true
[11/09 04:52:36     55s] (I)       Apply PRL on obs objects                           : true
[11/09 04:52:36     55s] (I)       Handle range-type spacing rules                    : true
[11/09 04:52:36     55s] (I)       PG gap threshold multiplier                        : 10.000000
[11/09 04:52:36     55s] (I)       Parallel spacing query fix                         : true
[11/09 04:52:36     55s] (I)       Force source to root IR                            : true
[11/09 04:52:36     55s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/09 04:52:36     55s] (I)       Do not relax to DPT layer                          : true
[11/09 04:52:36     55s] (I)       No DPT in post routing                             : true
[11/09 04:52:36     55s] (I)       Modeling PG via merging fix                        : true
[11/09 04:52:36     55s] (I)       Shield aware TA                                    : true
[11/09 04:52:36     55s] (I)       Strong shield aware TA                             : true
[11/09 04:52:36     55s] (I)       Overflow calculation fix in LA                     : true
[11/09 04:52:36     55s] (I)       Post routing fix                                   : true
[11/09 04:52:36     55s] (I)       Strong post routing                                : true
[11/09 04:52:36     55s] (I)       NDR via pillar fix                                 : true
[11/09 04:52:36     55s] (I)       Violation on path threshold                        : 1
[11/09 04:52:36     55s] (I)       Pass through capacity modeling                     : true
[11/09 04:52:36     55s] (I)       Select the non-relaxed segments in post routing stage : true
[11/09 04:52:36     55s] (I)       Avoid high resistance layers                       : true
[11/09 04:52:36     55s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:36     55s] (I)       Use row-based GCell size
[11/09 04:52:36     55s] (I)       GCell unit size  : 5220
[11/09 04:52:36     55s] (I)       GCell multiplier : 1
[11/09 04:52:36     55s] (I)       build grid graph
[11/09 04:52:36     55s] (I)       build grid graph start
[11/09 04:52:36     55s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:36     55s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:36     55s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:36     55s] (I)       build grid graph end
[11/09 04:52:36     55s] (I)       ===========================================================================
[11/09 04:52:36     55s] (I)       == Report All Rule Vias ==
[11/09 04:52:36     55s] (I)       ===========================================================================
[11/09 04:52:36     55s] (I)        Via Rule : (Default)
[11/09 04:52:36     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:36     55s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:36     55s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:36     55s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:36     55s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:36     55s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:36     55s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:36     55s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:36     55s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:36     55s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:36     55s] (I)       ===========================================================================
[11/09 04:52:36     55s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Num PG vias on layer 2 : 984
[11/09 04:52:36     55s] (I)       Num PG vias on layer 3 : 984
[11/09 04:52:36     55s] (I)       Num PG vias on layer 4 : 984
[11/09 04:52:36     55s] (I)       Num PG vias on layer 5 : 984
[11/09 04:52:36     55s] (I)       Num PG vias on layer 6 : 984
[11/09 04:52:36     55s] (I)       Num PG vias on layer 7 : 984
[11/09 04:52:36     55s] (I)       Num PG vias on layer 8 : 622
[11/09 04:52:36     55s] (I)       Num PG vias on layer 9 : 130
[11/09 04:52:36     55s] [NR-eGR] Read 8604 PG shapes
[11/09 04:52:36     55s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:36     55s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:36     55s] [NR-eGR] #PG Blockages       : 8604
[11/09 04:52:36     55s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:36     55s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:36     55s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:36     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 04:52:36     55s] (I)       readDataFromPlaceDB
[11/09 04:52:36     55s] (I)       Read net information..
[11/09 04:52:36     55s] [NR-eGR] Read numTotalNets=806  numIgnoredNets=803
[11/09 04:52:36     55s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 04:52:36     55s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:36     55s] (I)       Start initializing grid graph
[11/09 04:52:36     55s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:36     55s] (I)       End initializing grid graph
[11/09 04:52:36     55s] (I)       Model blockages into capacity
[11/09 04:52:36     55s] (I)       Read Num Blocks=3920  Num Prerouted Wires=0  Num CS=0
[11/09 04:52:36     55s] (I)       Started Modeling ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Layer 1 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 2 (H) : #blockages 759 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 3 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 4 (H) : #blockages 759 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 6 (H) : #blockages 2010 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 7 (V) : #blockages 120 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 8 (H) : #blockages 200 : #preroutes 0
[11/09 04:52:36     55s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       -- layer congestion ratio --
[11/09 04:52:36     55s] (I)       Layer 1 : 0.100000
[11/09 04:52:36     55s] (I)       Layer 2 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 3 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 4 : 1.000000
[11/09 04:52:36     55s] (I)       Layer 5 : 1.000000
[11/09 04:52:36     55s] (I)       Layer 6 : 1.000000
[11/09 04:52:36     55s] (I)       Layer 7 : 1.000000
[11/09 04:52:36     55s] (I)       Layer 8 : 1.000000
[11/09 04:52:36     55s] (I)       Layer 9 : 1.000000
[11/09 04:52:36     55s] (I)       ----------------------------
[11/09 04:52:36     55s] (I)       Moved 0 terms for better access 
[11/09 04:52:36     55s] (I)       Number of ignored nets = 0
[11/09 04:52:36     55s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:52:36     55s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:36     55s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:36     55s] [NR-eGR] There are 3 clock nets ( 3 with NDR ).
[11/09 04:52:36     55s] (I)       Before initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:36     55s] (I)       Ndr track 0 does not exist
[11/09 04:52:36     55s] (I)       Ndr track 0 does not exist
[11/09 04:52:36     55s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:36     55s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:36     55s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:36     55s] (I)       Site width          :   580  (dbu)
[11/09 04:52:36     55s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:36     55s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:36     55s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:36     55s] (I)       Grid                :    48    47     9
[11/09 04:52:36     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:36     55s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:36     55s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:36     55s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:36     55s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:36     55s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:36     55s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:36     55s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:36     55s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:36     55s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:36     55s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:36     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:36     55s] (I)       --------------------------------------------------------
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:36     55s] [NR-eGR] Rule id: 0  Nets: 3 
[11/09 04:52:36     55s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:52:36     55s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:52:36     55s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:52:36     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:36     55s] [NR-eGR] Rule id: 1  Nets: 0 
[11/09 04:52:36     55s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:36     55s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:36     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:36     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:36     55s] [NR-eGR] ========================================
[11/09 04:52:36     55s] [NR-eGR] 
[11/09 04:52:36     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer3 : = 1644 / 20640 (7.97%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer5 : = 1644 / 20640 (7.97%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer7 : = 3036 / 20640 (14.71%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer8 : = 2354 / 6815 (34.54%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer9 : = 876 / 6816 (12.85%)
[11/09 04:52:36     55s] (I)       After initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:36     55s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Reset routing kernel
[11/09 04:52:36     55s] (I)       Started Global Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       ============= Initialization =============
[11/09 04:52:36     55s] (I)       totalPins=194  totalGlobalPin=192 (98.97%)
[11/09 04:52:36     55s] (I)       Started Net group 1 ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Generate topology with single threads
[11/09 04:52:36     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 36752 = (19438 H, 17314 V)
[11/09 04:52:36     55s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1a Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (1.00% H, 1.52% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1b Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (1.00% H, 1.52% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1c Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (1.00% H, 1.52% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1d Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (1.00% H, 1.52% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1e Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (1.00% H, 1.52% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1f Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (1.00% H, 1.52% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1g Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 238 = (95 H, 143 V) = (0.49% H, 0.83% V) = (2.480e+02um H, 3.732e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=31
[11/09 04:52:36     55s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1h Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 31 = (25 H, 6 V) = (0.13% H, 0.03% V) = (6.525e+01um H, 1.566e+01um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Running layer assignment with 1 threads
[11/09 04:52:36     55s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Net group 2 ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Generate topology with single threads
[11/09 04:52:36     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 73870 = (39226 H, 34644 V)
[11/09 04:52:36     55s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1a Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.50% H, 0.76% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1b Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.50% H, 0.76% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1c Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.50% H, 0.76% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1d Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.50% H, 0.76% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1e Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.50% H, 0.76% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1f Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.50% H, 0.76% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1g Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 238 = (95 H, 143 V) = (0.24% H, 0.41% V) = (2.480e+02um H, 3.732e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[11/09 04:52:36     55s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1h Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 31 = (25 H, 6 V) = (0.06% H, 0.02% V) = (6.525e+01um H, 1.566e+01um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Net group 3 ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Generate topology with single threads
[11/09 04:52:36     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 97101 = (57982 H, 39119 V)
[11/09 04:52:36     55s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1a Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.34% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1b Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.34% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1c Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.34% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1d Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.34% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1e Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.34% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1f Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.34% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1g Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 238 = (95 H, 143 V) = (0.16% H, 0.37% V) = (2.480e+02um H, 3.732e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[11/09 04:52:36     55s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1h Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 31 = (25 H, 6 V) = (0.04% H, 0.02% V) = (6.525e+01um H, 1.566e+01um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Net group 4 ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Generate topology with single threads
[11/09 04:52:36     55s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 103251 = (64132 H, 39119 V)
[11/09 04:52:36     55s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 9]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1a Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.30% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1b Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.30% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1c Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.30% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1d Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.30% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1e Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.30% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.197990e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1f Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 459 = (195 H, 264 V) = (0.30% H, 0.67% V) = (5.089e+02um H, 6.890e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1g Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 238 = (95 H, 143 V) = (0.15% H, 0.37% V) = (2.480e+02um H, 3.732e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=207
[11/09 04:52:36     55s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1h Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 238 = (95 H, 143 V) = (0.15% H, 0.37% V) = (2.480e+02um H, 3.732e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Running layer assignment with 1 threads
[11/09 04:52:36     55s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Net group 4 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Net group 5 ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Generate topology with single threads
[11/09 04:52:36     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 120595 = (64132 H, 56463 V)
[11/09 04:52:36     55s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 9]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1a Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 666 = (289 H, 377 V) = (0.45% H, 0.67% V) = (7.543e+02um H, 9.840e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1b Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 666 = (289 H, 377 V) = (0.45% H, 0.67% V) = (7.543e+02um H, 9.840e+02um V)
[11/09 04:52:36     55s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.738260e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1c Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 666 = (289 H, 377 V) = (0.45% H, 0.67% V) = (7.543e+02um H, 9.840e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1d Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 666 = (289 H, 377 V) = (0.45% H, 0.67% V) = (7.543e+02um H, 9.840e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1e Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 666 = (289 H, 377 V) = (0.45% H, 0.67% V) = (7.543e+02um H, 9.840e+02um V)
[11/09 04:52:36     55s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.738260e+03um
[11/09 04:52:36     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1f Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 666 = (289 H, 377 V) = (0.45% H, 0.67% V) = (7.543e+02um H, 9.840e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1g Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 664 = (291 H, 373 V) = (0.45% H, 0.66% V) = (7.595e+02um H, 9.735e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1h Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 664 = (291 H, 373 V) = (0.45% H, 0.66% V) = (7.595e+02um H, 9.735e+02um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Running layer assignment with 1 threads
[11/09 04:52:36     55s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Net group 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:36     55s] [NR-eGR]                        OverCon            
[11/09 04:52:36     55s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:36     55s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:36     55s] [NR-eGR] ----------------------------------------------
[11/09 04:52:36     55s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR] ----------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR] 
[11/09 04:52:36     55s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 121365 = (64796 H, 56569 V)
[11/09 04:52:36     55s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:36     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:36     55s] (I)       ============= track Assignment ============
[11/09 04:52:36     55s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Track Assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:36     55s] (I)       Running track assignment with 1 threads
[11/09 04:52:36     55s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Run single-thread track assignment
[11/09 04:52:36     55s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[11/09 04:52:36     55s] [NR-eGR] Metal2  (2V) length: 6.905790e+03um, number of vias: 4663
[11/09 04:52:36     55s] [NR-eGR] Metal3  (3H) length: 7.256960e+03um, number of vias: 182
[11/09 04:52:36     55s] [NR-eGR] Metal4  (4V) length: 8.011400e+02um, number of vias: 20
[11/09 04:52:36     55s] [NR-eGR] Metal5  (5H) length: 6.003000e+01um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Total length: 1.502392e+04um, number of vias: 7873
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Total eGR-routed clock nets wire length: 1.223800e+03um 
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Report for selected net(s) only.
[11/09 04:52:36     55s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 193
[11/09 04:52:36     55s] [NR-eGR] Metal2  (2V) length: 1.711000e+02um, number of vias: 224
[11/09 04:52:36     55s] [NR-eGR] Metal3  (3H) length: 4.709600e+02um, number of vias: 136
[11/09 04:52:36     55s] [NR-eGR] Metal4  (4V) length: 5.217100e+02um, number of vias: 20
[11/09 04:52:36     55s] [NR-eGR] Metal5  (5H) length: 6.003000e+01um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Total length: 1.223800e+03um, number of vias: 573
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Total routed clock nets wire length: 1.223800e+03um, number of vias: 573
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:52:36     55s]     Routing using eGR only done.
[11/09 04:52:36     55s] Net route status summary:
[11/09 04:52:36     55s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:36     55s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] CCOPT: Done with clock implementation routing.
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s]   Clock implementation routing done.
[11/09 04:52:36     55s] Fixed 3 wires.
[11/09 04:52:36     55s]   CCOpt: Starting congestion repair using flow wrapper...
[11/09 04:52:36     55s]     Congestion Repair...
[11/09 04:52:36     55s] Info: Disable timing driven in postCTS congRepair.
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Starting congRepair ...
[11/09 04:52:36     55s] User Input Parameters:
[11/09 04:52:36     55s] - Congestion Driven    : On
[11/09 04:52:36     55s] - Timing Driven        : Off
[11/09 04:52:36     55s] - Area-Violation Based : On
[11/09 04:52:36     55s] - Start Rollback Level : -5
[11/09 04:52:36     55s] - Legalized            : On
[11/09 04:52:36     55s] - Window Based         : Off
[11/09 04:52:36     55s] - eDen incr mode       : Off
[11/09 04:52:36     55s] - Small incr mode      : Off
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] Collecting buffer chain nets ...
[11/09 04:52:36     55s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1411.1M
[11/09 04:52:36     55s] Starting Early Global Route congestion estimation: mem = 1411.1M
[11/09 04:52:36     55s] (I)       Started Loading and Dumping File ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Reading DB...
[11/09 04:52:36     55s] (I)       Read data from FE... (mem=1411.1M)
[11/09 04:52:36     55s] (I)       Read nodes and places... (mem=1411.1M)
[11/09 04:52:36     55s] (I)       Done Read nodes and places (cpu=0.000s, mem=1411.1M)
[11/09 04:52:36     55s] (I)       Read nets... (mem=1411.1M)
[11/09 04:52:36     55s] (I)       Done Read nets (cpu=0.000s, mem=1411.1M)
[11/09 04:52:36     55s] (I)       Done Read data from FE (cpu=0.000s, mem=1411.1M)
[11/09 04:52:36     55s] (I)       before initializing RouteDB syMemory usage = 1411.1 MB
[11/09 04:52:36     55s] (I)       == Non-default Options ==
[11/09 04:52:36     55s] (I)       Maximum routing layer                              : 9
[11/09 04:52:36     55s] (I)       Use non-blocking free Dbs wires                    : false
[11/09 04:52:36     55s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:36     55s] (I)       Use row-based GCell size
[11/09 04:52:36     55s] (I)       GCell unit size  : 5220
[11/09 04:52:36     55s] (I)       GCell multiplier : 1
[11/09 04:52:36     55s] (I)       build grid graph
[11/09 04:52:36     55s] (I)       build grid graph start
[11/09 04:52:36     55s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:36     55s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:36     55s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:36     55s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:36     55s] (I)       build grid graph end
[11/09 04:52:36     55s] (I)       ===========================================================================
[11/09 04:52:36     55s] (I)       == Report All Rule Vias ==
[11/09 04:52:36     55s] (I)       ===========================================================================
[11/09 04:52:36     55s] (I)        Via Rule : (Default)
[11/09 04:52:36     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:36     55s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:36     55s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:36     55s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:36     55s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:36     55s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:36     55s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:36     55s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:36     55s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:36     55s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:36     55s] (I)       ===========================================================================
[11/09 04:52:36     55s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Num PG vias on layer 2 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 3 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 4 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 5 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 6 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 7 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 8 : 0
[11/09 04:52:36     55s] (I)       Num PG vias on layer 9 : 0
[11/09 04:52:36     55s] [NR-eGR] Read 6704 PG shapes
[11/09 04:52:36     55s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:36     55s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:36     55s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:52:36     55s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:36     55s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:36     55s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:36     55s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 592
[11/09 04:52:36     55s] (I)       readDataFromPlaceDB
[11/09 04:52:36     55s] (I)       Read net information..
[11/09 04:52:36     55s] [NR-eGR] Read numTotalNets=806  numIgnoredNets=3
[11/09 04:52:36     55s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:36     55s] (I)       Start initializing grid graph
[11/09 04:52:36     55s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:36     55s] (I)       End initializing grid graph
[11/09 04:52:36     55s] (I)       Model blockages into capacity
[11/09 04:52:36     55s] (I)       Read Num Blocks=6704  Num Prerouted Wires=592  Num CS=0
[11/09 04:52:36     55s] (I)       Started Modeling ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 277
[11/09 04:52:36     55s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 246
[11/09 04:52:36     55s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 60
[11/09 04:52:36     55s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 9
[11/09 04:52:36     55s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:52:36     55s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:52:36     55s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       -- layer congestion ratio --
[11/09 04:52:36     55s] (I)       Layer 1 : 0.100000
[11/09 04:52:36     55s] (I)       Layer 2 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 3 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 4 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 5 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 6 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 7 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 8 : 0.700000
[11/09 04:52:36     55s] (I)       Layer 9 : 0.700000
[11/09 04:52:36     55s] (I)       ----------------------------
[11/09 04:52:36     55s] (I)       Number of ignored nets = 3
[11/09 04:52:36     55s] (I)       Number of fixed nets = 3.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:52:36     55s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:36     55s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:36     55s] (I)       Before initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:36     55s] (I)       Ndr track 0 does not exist
[11/09 04:52:36     55s] (I)       Ndr track 0 does not exist
[11/09 04:52:36     55s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:36     55s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:36     55s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:36     55s] (I)       Site width          :   580  (dbu)
[11/09 04:52:36     55s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:36     55s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:36     55s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:36     55s] (I)       Grid                :    48    47     9
[11/09 04:52:36     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:36     55s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:36     55s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:36     55s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:36     55s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:36     55s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:36     55s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:36     55s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:36     55s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:36     55s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:36     55s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:36     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:36     55s] (I)       --------------------------------------------------------
[11/09 04:52:36     55s] 
[11/09 04:52:36     55s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:36     55s] [NR-eGR] Rule id: 0  Nets: 0 
[11/09 04:52:36     55s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:52:36     55s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:52:36     55s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:52:36     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:36     55s] [NR-eGR] Rule id: 1  Nets: 803 
[11/09 04:52:36     55s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:36     55s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:36     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:36     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:36     55s] [NR-eGR] ========================================
[11/09 04:52:36     55s] [NR-eGR] 
[11/09 04:52:36     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:52:36     55s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:52:36     55s] (I)       After initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:36     55s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Reset routing kernel
[11/09 04:52:36     55s] (I)       Started Global Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       ============= Initialization =============
[11/09 04:52:36     55s] (I)       totalPins=2834  totalGlobalPin=2794 (98.59%)
[11/09 04:52:36     55s] (I)       Started Net group 1 ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Generate topology with single threads
[11/09 04:52:36     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:52:36     55s] [NR-eGR] Layer group 1: route 803 net(s) in layer range [2, 9]
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1a Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 4969 = (2434 H, 2535 V) = (3.77% H, 4.03% V) = (6.353e+03um H, 6.616e+03um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1b Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 4969 = (2434 H, 2535 V) = (3.77% H, 4.03% V) = (6.353e+03um H, 6.616e+03um V)
[11/09 04:52:36     55s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.296909e+04um
[11/09 04:52:36     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1c Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 4969 = (2434 H, 2535 V) = (3.77% H, 4.03% V) = (6.353e+03um H, 6.616e+03um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1d Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 4969 = (2434 H, 2535 V) = (3.77% H, 4.03% V) = (6.353e+03um H, 6.616e+03um V)
[11/09 04:52:36     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1e Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Usage: 4969 = (2434 H, 2535 V) = (3.77% H, 4.03% V) = (6.353e+03um H, 6.616e+03um V)
[11/09 04:52:36     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.296909e+04um
[11/09 04:52:36     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Running layer assignment with 1 threads
[11/09 04:52:36     55s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] (I)       ============  Phase 1l Route ============
[11/09 04:52:36     55s] (I)       Started Phase 1l ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       
[11/09 04:52:36     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:36     55s] [NR-eGR]                        OverCon            
[11/09 04:52:36     55s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:36     55s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:36     55s] [NR-eGR] ----------------------------------------------
[11/09 04:52:36     55s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR] ----------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:36     55s] [NR-eGR] 
[11/09 04:52:36     55s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:52:36     55s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:36     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:36     55s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1411.1M
[11/09 04:52:36     55s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.077, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:1411.1M
[11/09 04:52:36     55s] [hotspot] +------------+---------------+---------------+
[11/09 04:52:36     55s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 04:52:36     55s] [hotspot] +------------+---------------+---------------+
[11/09 04:52:36     55s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 04:52:36     55s] [hotspot] +------------+---------------+---------------+
[11/09 04:52:36     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:52:36     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 04:52:36     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:36     55s] Skipped repairing congestion.
[11/09 04:52:36     55s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1411.1M
[11/09 04:52:36     55s] Starting Early Global Route wiring: mem = 1411.1M
[11/09 04:52:36     55s] (I)       ============= track Assignment ============
[11/09 04:52:36     55s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Started Track Assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:36     55s] (I)       Running track assignment with 1 threads
[11/09 04:52:36     55s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] (I)       Run Multi-thread track assignment
[11/09 04:52:36     55s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[11/09 04:52:36     55s] [NR-eGR] Metal2  (2V) length: 6.862375e+03um, number of vias: 4641
[11/09 04:52:36     55s] [NR-eGR] Metal3  (3H) length: 7.222740e+03um, number of vias: 191
[11/09 04:52:36     55s] [NR-eGR] Metal4  (4V) length: 8.168000e+02um, number of vias: 22
[11/09 04:52:36     55s] [NR-eGR] Metal5  (5H) length: 8.642000e+01um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:36     55s] [NR-eGR] Total length: 1.498833e+04um, number of vias: 7862
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/09 04:52:36     55s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:36     55s] Early Global Route wiring runtime: 0.05 seconds, mem = 1411.1M
[11/09 04:52:36     55s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.044, MEM:1411.1M
[11/09 04:52:36     55s] Tdgp not successfully inited but do clear! skip clearing
[11/09 04:52:36     55s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/09 04:52:36     55s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:36     55s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/09 04:52:36     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1411.1M
[11/09 04:52:36     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1411.1M
[11/09 04:52:36     55s] Core basic site is gsclib090site
[11/09 04:52:37     56s] Fast DP-INIT is on for default
[11/09 04:52:37     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:52:37     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.510, REAL:0.505, MEM:1411.1M
[11/09 04:52:37     56s] OPERPROF:     Starting CMU at level 3, MEM:1411.1M
[11/09 04:52:37     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:37     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.510, REAL:0.507, MEM:1411.1M
[11/09 04:52:37     56s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=1411.1MB).
[11/09 04:52:37     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.510, REAL:0.510, MEM:1411.1M
[11/09 04:52:37     56s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 04:52:37     56s]   Leaving CCOpt scope - extractRC...
[11/09 04:52:37     56s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 04:52:37     56s] Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
[11/09 04:52:37     56s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:52:37     56s] RC Extraction called in multi-corner(1) mode.
[11/09 04:52:37     56s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:52:37     56s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:52:37     56s] RCMode: PreRoute
[11/09 04:52:37     56s]       RC Corner Indexes            0   
[11/09 04:52:37     56s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:52:37     56s] Resistance Scaling Factor    : 1.00000 
[11/09 04:52:37     56s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:52:37     56s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:52:37     56s] Shrink Factor                : 1.00000
[11/09 04:52:37     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:52:37     56s] LayerId::1 widthSet size::1
[11/09 04:52:37     56s] LayerId::2 widthSet size::1
[11/09 04:52:37     56s] LayerId::3 widthSet size::1
[11/09 04:52:37     56s] LayerId::4 widthSet size::1
[11/09 04:52:37     56s] LayerId::5 widthSet size::1
[11/09 04:52:37     56s] LayerId::6 widthSet size::1
[11/09 04:52:37     56s] LayerId::7 widthSet size::1
[11/09 04:52:37     56s] LayerId::8 widthSet size::1
[11/09 04:52:37     56s] LayerId::9 widthSet size::1
[11/09 04:52:37     56s] Updating RC grid for preRoute extraction ...
[11/09 04:52:37     56s] Initializing multi-corner resistance tables ...
[11/09 04:52:37     56s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:37     56s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:37     56s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.023356 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:52:37     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1411.141M)
[11/09 04:52:37     56s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 04:52:37     56s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s] Not writing Steiner routes to the DB after clustering cong repair call.
[11/09 04:52:37     56s]   Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:52:37     56s] End AAE Lib Interpolated Model. (MEM=1411.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:37     56s]   Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Clock DAG stats after clustering cong repair call:
[11/09 04:52:37     56s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]     sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]     wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]     wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]   Clock DAG net violations after clustering cong repair call: none
[11/09 04:52:37     56s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/09 04:52:37     56s]     Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/09 04:52:37     56s]      Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]   Primary reporting skew groups after clustering cong repair call:
[11/09 04:52:37     56s]     skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]   Skew group summary after clustering cong repair call:
[11/09 04:52:37     56s]     skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
[11/09 04:52:37     56s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 04:52:37     56s]   Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/09 04:52:37     56s]   Stage::DRV Fixing...
[11/09 04:52:37     56s]   Fixing clock tree slew time and max cap violations...
[11/09 04:52:37     56s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:37     56s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/09 04:52:37     56s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:37     56s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199, avg=0.194, sd=0.003], skew [0.011 vs 0.135], 100% {0.188, 0.199} (wid=0.012 ws=0.011) (gid=0.188 gs=0.001)
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Stage::Insertion Delay Reduction...
[11/09 04:52:37     56s]   Removing unnecessary root buffering...
[11/09 04:52:37     56s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Removing unnecessary root buffering':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Removing unconstrained drivers...
[11/09 04:52:37     56s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Removing unconstrained drivers':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Reducing insertion delay 1...
[11/09 04:52:37     56s] Accumulated time to calculate placeable region: 0
[11/09 04:52:37     56s] Accumulated time to calculate placeable region: 0
[11/09 04:52:37     56s] Accumulated time to calculate placeable region: 0
[11/09 04:52:37     56s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Reducing insertion delay 1':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Removing longest path buffering...
[11/09 04:52:37     56s]     Clock DAG stats after 'Removing longest path buffering':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.127pF, total=0.136pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=84.390um, leaf=1125.198um, total=1209.588um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.144ns sd=0.003ns min=0.142ns max=0.146ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]       min path sink: current_speed_reg[0]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Removing longest path buffering':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.188, max=0.199], skew [0.011 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Reducing insertion delay 2...
[11/09 04:52:37     56s] Path optimization required 82 stage delay updates 
[11/09 04:52:37     56s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:37     56s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Reducing insertion delay 2':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:37     56s]     Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:52:37     56s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/09 04:52:37     56s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/09 04:52:37     56s]   CCOpt::Phase::Implementation...
[11/09 04:52:37     56s]   Stage::Reducing Power...
[11/09 04:52:37     56s]   Improving clock tree routing...
[11/09 04:52:37     56s]     Iteration 1...
[11/09 04:52:37     56s]     Iteration 1 done.
[11/09 04:52:37     56s]     Clock DAG stats after 'Improving clock tree routing':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:37     56s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Improving clock tree routing':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Reducing clock tree power 1...
[11/09 04:52:37     56s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 04:52:37     56s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]     100% 
[11/09 04:52:37     56s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:37     56s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Reducing clock tree power 1':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:37     56s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Reducing clock tree power 2...
[11/09 04:52:37     56s] Path optimization required 0 stage delay updates 
[11/09 04:52:37     56s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/09 04:52:37     56s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:37     56s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:37     56s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:37     56s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:37     56s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:37     56s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:37     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:37     56s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/09 04:52:37     56s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/09 04:52:37     56s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:37     56s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/09 04:52:37     56s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:37     56s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:37     56s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:37     56s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:37     56s]     Skew group summary after 'Reducing clock tree power 2':
[11/09 04:52:37     56s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:37     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:37     56s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:37     56s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:37     56s]   Stage::Balancing...
[11/09 04:52:37     56s]   Approximately balancing fragments step...
[11/09 04:52:37     56s]     Resolve constraints - Approximately balancing fragments...
[11/09 04:52:37     56s]     Resolving skew group constraints...
[11/09 04:52:39     58s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/09 04:52:39     58s]     Resolving skew group constraints done.
[11/09 04:52:39     58s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
[11/09 04:52:39     58s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/09 04:52:39     58s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/09 04:52:39     58s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Approximately balancing fragments...
[11/09 04:52:39     58s]       Moving gates to improve sub-tree skew...
[11/09 04:52:39     58s]         Tried: 4 Succeeded: 0
[11/09 04:52:39     58s]         Topology Tried: 0 Succeeded: 0
[11/09 04:52:39     58s]         0 Succeeded with SS ratio
[11/09 04:52:39     58s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/09 04:52:39     58s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/09 04:52:39     58s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/09 04:52:39     58s]           cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]           cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]           sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]           wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/09 04:52:39     58s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/09 04:52:39     58s]           Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/09 04:52:39     58s]            Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Approximately balancing fragments bottom up...
[11/09 04:52:39     58s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:39     58s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/09 04:52:39     58s]           cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]           cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]           sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]           wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/09 04:52:39     58s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/09 04:52:39     58s]           Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/09 04:52:39     58s]            Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/09 04:52:39     58s]       Approximately balancing fragments, wire and cell delays...
[11/09 04:52:39     58s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/09 04:52:39     58s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 04:52:39     58s]           cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]           cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]           sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]           wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/09 04:52:39     58s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 04:52:39     58s]           Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/09 04:52:39     58s]            Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/09 04:52:39     58s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Approximately balancing fragments done.
[11/09 04:52:39     58s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Approximately balancing fragments step done. (took cpu=0:00:01.6 real=0:00:01.7)
[11/09 04:52:39     58s]   Clock DAG stats after Approximately balancing fragments:
[11/09 04:52:39     58s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]     sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]     wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]     wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]   Clock DAG net violations after Approximately balancing fragments: none
[11/09 04:52:39     58s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/09 04:52:39     58s]     Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/09 04:52:39     58s]      Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]   Primary reporting skew groups after Approximately balancing fragments:
[11/09 04:52:39     58s]     skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]   Skew group summary after Approximately balancing fragments:
[11/09 04:52:39     58s]     skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]   Improving fragments clock skew...
[11/09 04:52:39     58s]     Clock DAG stats after 'Improving fragments clock skew':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Improving fragments clock skew':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Approximately balancing step...
[11/09 04:52:39     58s]     Resolve constraints - Approximately balancing...
[11/09 04:52:39     58s]     Resolving skew group constraints...
[11/09 04:52:39     58s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/09 04:52:39     58s]     Resolving skew group constraints done.
[11/09 04:52:39     58s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Approximately balancing...
[11/09 04:52:39     58s]       Approximately balancing, wire and cell delays...
[11/09 04:52:39     58s]       Approximately balancing, wire and cell delays, iteration 1...
[11/09 04:52:39     58s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/09 04:52:39     58s]           cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]           cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]           sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]           wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]           wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/09 04:52:39     58s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/09 04:52:39     58s]           Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/09 04:52:39     58s]            Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/09 04:52:39     58s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Approximately balancing done.
[11/09 04:52:39     58s]     Clock DAG stats after 'Approximately balancing step':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Approximately balancing step': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Approximately balancing step':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Approximately balancing step':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Fixing clock tree overload...
[11/09 04:52:39     58s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:39     58s]     Clock DAG stats after 'Fixing clock tree overload':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Fixing clock tree overload':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Approximately balancing paths...
[11/09 04:52:39     58s]     Added 0 buffers.
[11/09 04:52:39     58s]     Clock DAG stats after 'Approximately balancing paths':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Approximately balancing paths':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Stage::Balancing done. (took cpu=0:00:01.7 real=0:00:01.7)
[11/09 04:52:39     58s]   Stage::Polishing...
[11/09 04:52:39     58s]   Merging balancing drivers for power...
[11/09 04:52:39     58s]     Tried: 4 Succeeded: 0
[11/09 04:52:39     58s]     Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:52:39     58s]     Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Merging balancing drivers for power':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196], skew [0.007 vs 0.135]
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Improving clock skew...
[11/09 04:52:39     58s]     Clock DAG stats after 'Improving clock skew':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.020pF, leaf=0.129pF, total=0.149pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=179.510um, leaf=1141.439um, total=1320.949um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Improving clock skew': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.142ns sd=0.001ns min=0.142ns max=0.143ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Improving clock skew':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Improving clock skew':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.196, avg=0.194, sd=0.002], skew [0.007 vs 0.135], 100% {0.189, 0.196} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Moving gates to reduce wire capacitance...
[11/09 04:52:39     58s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/09 04:52:39     58s]     Iteration 1...
[11/09 04:52:39     58s]       Artificially removing short and long paths...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/09 04:52:39     58s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:39     58s]         Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:39     58s]     Iteration 1 done.
[11/09 04:52:39     58s]     Iteration 2...
[11/09 04:52:39     58s]       Artificially removing short and long paths...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/09 04:52:39     58s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:39     58s]         Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:39     58s]     Iteration 2 done.
[11/09 04:52:39     58s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/09 04:52:39     58s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]     Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:52:39     58s]   Reducing clock tree power 3...
[11/09 04:52:39     58s]     Artificially removing short and long paths...
[11/09 04:52:39     58s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Initial gate capacitance is (rise=0.354pF fall=0.335pF).
[11/09 04:52:39     58s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 04:52:39     58s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     100% 
[11/09 04:52:39     58s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Reducing clock tree power 3':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/09 04:52:39     58s]   Improving insertion delay...
[11/09 04:52:39     58s]     Clock DAG stats after 'Improving insertion delay':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Improving insertion delay': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Improving insertion delay':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Improving insertion delay':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Wire Opt OverFix...
[11/09 04:52:39     58s]     Wire Reduction extra effort...
[11/09 04:52:39     58s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/09 04:52:39     58s]       Artificially removing short and long paths...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Global shorten wires A0...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Move For Wirelength - core...
[11/09 04:52:39     58s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=4, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=7, accepted=0
[11/09 04:52:39     58s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 04:52:39     58s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Global shorten wires A1...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Move For Wirelength - core...
[11/09 04:52:39     58s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/09 04:52:39     58s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 04:52:39     58s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Global shorten wires B...
[11/09 04:52:39     58s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Move For Wirelength - branch...
[11/09 04:52:39     58s]         Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[11/09 04:52:39     58s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 04:52:39     58s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/09 04:52:39     58s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/09 04:52:39     58s]         cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]         cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]         sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
[11/09 04:52:39     58s]         wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
[11/09 04:52:39     58s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/09 04:52:39     58s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/09 04:52:39     58s]         Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/09 04:52:39     58s]          Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/09 04:52:39     58s]         skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]       Skew group summary after 'Wire Reduction extra effort':
[11/09 04:52:39     58s]         skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:39     58s]     Optimizing orientation...
[11/09 04:52:39     58s]     FlipOpt...
[11/09 04:52:39     58s]     Disconnecting clock tree from netlist...
[11/09 04:52:39     58s]     Disconnecting clock tree from netlist done.
[11/09 04:52:39     58s]     Performing Single Threaded FlipOpt
[11/09 04:52:39     58s]     Optimizing orientation on clock cells...
[11/09 04:52:39     58s]       Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
[11/09 04:52:39     58s]     Optimizing orientation on clock cells done.
[11/09 04:52:39     58s]     Resynthesising clock tree into netlist...
[11/09 04:52:39     58s]       Reset timing graph...
[11/09 04:52:39     58s] Ignoring AAE DB Resetting ...
[11/09 04:52:39     58s]       Reset timing graph done.
[11/09 04:52:39     58s]     Resynthesising clock tree into netlist done.
[11/09 04:52:39     58s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s] End AAE Lib Interpolated Model. (MEM=1411.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:39     58s]     Clock DAG stats after 'Wire Opt OverFix':
[11/09 04:52:39     58s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.144pF
[11/09 04:52:39     58s]       wire lengths     : top=0.000um, trunk=130.500um, leaf=1147.673um, total=1278.173um
[11/09 04:52:39     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/09 04:52:39     58s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/09 04:52:39     58s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]       Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.002ns min=0.142ns max=0.144ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/09 04:52:39     58s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]     Skew group summary after 'Wire Opt OverFix':
[11/09 04:52:39     58s]       skew_group clk/sdc1: insertion delay [min=0.189, max=0.197, avg=0.194, sd=0.002], skew [0.008 vs 0.135], 100% {0.189, 0.197} (wid=0.007 ws=0.006) (gid=0.190 gs=0.003)
[11/09 04:52:39     58s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:39     58s]   Total capacitance is (rise=0.498pF fall=0.479pF), of which (rise=0.144pF fall=0.144pF) is wire, and (rise=0.354pF fall=0.335pF) is gate.
[11/09 04:52:39     58s]   Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/09 04:52:39     58s]   Stage::Updating netlist...
[11/09 04:52:39     58s]   Reset timing graph...
[11/09 04:52:39     58s] Ignoring AAE DB Resetting ...
[11/09 04:52:39     58s]   Reset timing graph done.
[11/09 04:52:39     58s]   Setting non-default rules before calling refine place.
[11/09 04:52:39     58s]   Leaving CCOpt scope - ClockRefiner...
[11/09 04:52:39     58s] Assigned high priority to 2 instances.
[11/09 04:52:39     58s]   Performing Clock Only Refine Place.
[11/09 04:52:39     58s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/09 04:52:39     58s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1411.1M
[11/09 04:52:39     58s] #spOpts: mergeVia=F 
[11/09 04:52:39     58s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1411.1M
[11/09 04:52:39     58s] Info: 2 insts are soft-fixed.
[11/09 04:52:39     58s] OPERPROF:       Starting CMU at level 4, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1411.1M
[11/09 04:52:39     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB).
[11/09 04:52:39     58s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.015, MEM:1411.1M
[11/09 04:52:39     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.3
[11/09 04:52:39     58s] OPERPROF: Starting RefinePlace at level 1, MEM:1411.1M
[11/09 04:52:39     58s] *** Starting refinePlace (0:01:04 mem=1411.1M) ***
[11/09 04:52:39     58s] Total net bbox length = 1.957e+04 (9.294e+03 1.027e+04) (ext = 9.364e+03)
[11/09 04:52:39     58s] Info: 2 insts are soft-fixed.
[11/09 04:52:39     58s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:39     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:39     58s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1411.1M
[11/09 04:52:39     58s] Starting refinePlace ...
[11/09 04:52:39     58s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:39     58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
[11/09 04:52:39     58s] Statistics of distance of Instance movement in refine placement:
[11/09 04:52:39     58s]   maximum (X+Y) =         0.00 um
[11/09 04:52:39     58s]   mean    (X+Y) =         0.00 um
[11/09 04:52:39     58s] Summary Report:
[11/09 04:52:39     58s] Instances move: 0 (out of 718 movable)
[11/09 04:52:39     58s] Instances flipped: 0
[11/09 04:52:39     58s] Mean displacement: 0.00 um
[11/09 04:52:39     58s] Max displacement: 0.00 um 
[11/09 04:52:39     58s] Total instances moved : 0
[11/09 04:52:39     58s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1411.1M
[11/09 04:52:39     58s] Total net bbox length = 1.957e+04 (9.294e+03 1.027e+04) (ext = 9.364e+03)
[11/09 04:52:39     58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.1MB
[11/09 04:52:39     58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB) @(0:01:04 - 0:01:04).
[11/09 04:52:39     58s] *** Finished refinePlace (0:01:04 mem=1411.1M) ***
[11/09 04:52:39     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.3
[11/09 04:52:39     58s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:1411.1M
[11/09 04:52:39     58s]   ClockRefiner summary
[11/09 04:52:39     58s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 191).
[11/09 04:52:39     58s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2).
[11/09 04:52:39     58s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 189).
[11/09 04:52:39     58s] Revert refine place priority changes on 0 instances.
[11/09 04:52:39     58s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.1 real=0:00:02.2)
[11/09 04:52:39     58s]   CCOpt::Phase::eGRPC...
[11/09 04:52:39     58s]   eGR Post Conditioning loop iteration 0...
[11/09 04:52:39     58s]     Clock implementation routing...
[11/09 04:52:39     58s]       Leaving CCOpt scope - Routing Tools...
[11/09 04:52:39     58s] Net route status summary:
[11/09 04:52:39     58s]   Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:39     58s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:39     58s]       Routing using eGR only...
[11/09 04:52:39     58s]         Early Global Route - eGR only step...
[11/09 04:52:39     58s] (ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
[11/09 04:52:39     58s] (ccopt eGR): Start to route 3 all nets
[11/09 04:52:39     58s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Loading and Dumping File ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Reading DB...
[11/09 04:52:39     58s] (I)       Read data from FE... (mem=1411.1M)
[11/09 04:52:39     58s] (I)       Read nodes and places... (mem=1411.1M)
[11/09 04:52:39     58s] (I)       Done Read nodes and places (cpu=0.000s, mem=1411.1M)
[11/09 04:52:39     58s] (I)       Read nets... (mem=1411.1M)
[11/09 04:52:39     58s] (I)       Done Read nets (cpu=0.000s, mem=1411.1M)
[11/09 04:52:39     58s] (I)       Done Read data from FE (cpu=0.000s, mem=1411.1M)
[11/09 04:52:39     58s] (I)       before initializing RouteDB syMemory usage = 1411.1 MB
[11/09 04:52:39     58s] (I)       == Non-default Options ==
[11/09 04:52:39     58s] (I)       Clean congestion better                            : true
[11/09 04:52:39     58s] (I)       Estimate vias on DPT layer                         : true
[11/09 04:52:39     58s] (I)       Clean congestion layer assignment rounds           : 3
[11/09 04:52:39     58s] (I)       Layer constraints as soft constraints              : true
[11/09 04:52:39     58s] (I)       Soft top layer                                     : true
[11/09 04:52:39     58s] (I)       Skip prospective layer relax nets                  : true
[11/09 04:52:39     58s] (I)       Better NDR handling                                : true
[11/09 04:52:39     58s] (I)       Improved NDR modeling in LA                        : true
[11/09 04:52:39     58s] (I)       Routing cost fix for NDR handling                  : true
[11/09 04:52:39     58s] (I)       Update initial WL after Phase 1a                   : true
[11/09 04:52:39     58s] (I)       Block tracks for preroutes                         : true
[11/09 04:52:39     58s] (I)       Assign IRoute by net group key                     : true
[11/09 04:52:39     58s] (I)       Block unroutable channels                          : true
[11/09 04:52:39     58s] (I)       Block unroutable channel fix                       : true
[11/09 04:52:39     58s] (I)       Block unroutable channels 3D                       : true
[11/09 04:52:39     58s] (I)       Bound layer relaxed segment wl                     : true
[11/09 04:52:39     58s] (I)       Bound layer relaxed segment wl fix                 : true
[11/09 04:52:39     58s] (I)       Blocked pin reach length threshold                 : 2
[11/09 04:52:39     58s] (I)       Check blockage within NDR space in TA              : true
[11/09 04:52:39     58s] (I)       Handle EOL spacing                                 : true
[11/09 04:52:39     58s] (I)       Merge PG vias by gap                               : true
[11/09 04:52:39     58s] (I)       Maximum routing layer                              : 9
[11/09 04:52:39     58s] (I)       Route selected nets only                           : true
[11/09 04:52:39     58s] (I)       Refine MST                                         : true
[11/09 04:52:39     58s] (I)       Honor PRL                                          : true
[11/09 04:52:39     58s] (I)       Strong congestion aware                            : true
[11/09 04:52:39     58s] (I)       Improved initial location for IRoutes              : true
[11/09 04:52:39     58s] (I)       Multi panel TA                                     : true
[11/09 04:52:39     58s] (I)       Penalize wire overlap                              : true
[11/09 04:52:39     58s] (I)       Expand small instance blockage                     : true
[11/09 04:52:39     58s] (I)       Reduce via in TA                                   : true
[11/09 04:52:39     58s] (I)       SS-aware routing                                   : true
[11/09 04:52:39     58s] (I)       Improve tree edge sharing                          : true
[11/09 04:52:39     58s] (I)       Improve 2D via estimation                          : true
[11/09 04:52:39     58s] (I)       Refine Steiner tree                                : true
[11/09 04:52:39     58s] (I)       Build spine tree                                   : true
[11/09 04:52:39     58s] (I)       Model pass through capacity                        : true
[11/09 04:52:39     58s] (I)       Extend blockages by a half GCell                   : true
[11/09 04:52:39     58s] (I)       Consider pin shapes                                : true
[11/09 04:52:39     58s] (I)       Consider pin shapes for all nodes                  : true
[11/09 04:52:39     58s] (I)       Consider NR APA                                    : true
[11/09 04:52:39     58s] (I)       Consider IO pin shape                              : true
[11/09 04:52:39     58s] (I)       Fix pin connection bug                             : true
[11/09 04:52:39     58s] (I)       Consider layer RC for local wires                  : true
[11/09 04:52:39     58s] (I)       LA-aware pin escape length                         : 2
[11/09 04:52:39     58s] (I)       Split for must join                                : true
[11/09 04:52:39     58s] (I)       Routing effort level                               : 10000
[11/09 04:52:39     58s] (I)       Special modeling for N7                            : 0
[11/09 04:52:39     58s] (I)       Special modeling for N6                            : 0
[11/09 04:52:39     58s] (I)       Special modeling for N3                            : 0
[11/09 04:52:39     58s] (I)       Special modeling for N5 v6                         : 0
[11/09 04:52:39     58s] (I)       Special settings for S3                            : 0
[11/09 04:52:39     58s] (I)       Special settings for S4                            : 0
[11/09 04:52:39     58s] (I)       Special settings for S5 v2                         : 0
[11/09 04:52:39     58s] (I)       Special settings for S7                            : 0
[11/09 04:52:39     58s] (I)       Special settings for S8                            : 0
[11/09 04:52:39     58s] (I)       Prefer layer length threshold                      : 8
[11/09 04:52:39     58s] (I)       Overflow penalty cost                              : 10
[11/09 04:52:39     58s] (I)       A-star cost                                        : 0.300000
[11/09 04:52:39     58s] (I)       Misalignment cost                                  : 10.000000
[11/09 04:52:39     58s] (I)       Threshold for short IRoute                         : 6
[11/09 04:52:39     58s] (I)       Via cost during post routing                       : 1.000000
[11/09 04:52:39     58s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/09 04:52:39     58s] (I)       Source-to-sink ratio                               : 0.300000
[11/09 04:52:39     58s] (I)       Scenic ratio bound                                 : 3.000000
[11/09 04:52:39     58s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/09 04:52:39     58s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/09 04:52:39     58s] (I)       PG-aware similar topology routing                  : true
[11/09 04:52:39     58s] (I)       Maze routing via cost fix                          : true
[11/09 04:52:39     58s] (I)       Apply PRL on PG terms                              : true
[11/09 04:52:39     58s] (I)       Apply PRL on obs objects                           : true
[11/09 04:52:39     58s] (I)       Handle range-type spacing rules                    : true
[11/09 04:52:39     58s] (I)       PG gap threshold multiplier                        : 10.000000
[11/09 04:52:39     58s] (I)       Parallel spacing query fix                         : true
[11/09 04:52:39     58s] (I)       Force source to root IR                            : true
[11/09 04:52:39     58s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/09 04:52:39     58s] (I)       Do not relax to DPT layer                          : true
[11/09 04:52:39     58s] (I)       No DPT in post routing                             : true
[11/09 04:52:39     58s] (I)       Modeling PG via merging fix                        : true
[11/09 04:52:39     58s] (I)       Shield aware TA                                    : true
[11/09 04:52:39     58s] (I)       Strong shield aware TA                             : true
[11/09 04:52:39     58s] (I)       Overflow calculation fix in LA                     : true
[11/09 04:52:39     58s] (I)       Post routing fix                                   : true
[11/09 04:52:39     58s] (I)       Strong post routing                                : true
[11/09 04:52:39     58s] (I)       NDR via pillar fix                                 : true
[11/09 04:52:39     58s] (I)       Violation on path threshold                        : 1
[11/09 04:52:39     58s] (I)       Pass through capacity modeling                     : true
[11/09 04:52:39     58s] (I)       Select the non-relaxed segments in post routing stage : true
[11/09 04:52:39     58s] (I)       Avoid high resistance layers                       : true
[11/09 04:52:39     58s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:39     58s] (I)       Use row-based GCell size
[11/09 04:52:39     58s] (I)       GCell unit size  : 5220
[11/09 04:52:39     58s] (I)       GCell multiplier : 1
[11/09 04:52:39     58s] (I)       build grid graph
[11/09 04:52:39     58s] (I)       build grid graph start
[11/09 04:52:39     58s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:39     58s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:39     58s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:39     58s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:39     58s] (I)       build grid graph end
[11/09 04:52:39     58s] (I)       ===========================================================================
[11/09 04:52:39     58s] (I)       == Report All Rule Vias ==
[11/09 04:52:39     58s] (I)       ===========================================================================
[11/09 04:52:39     58s] (I)        Via Rule : (Default)
[11/09 04:52:39     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:39     58s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:39     58s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:39     58s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:39     58s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:39     58s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:39     58s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:39     58s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:39     58s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:39     58s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:39     58s] (I)       ===========================================================================
[11/09 04:52:39     58s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Num PG vias on layer 2 : 984
[11/09 04:52:39     58s] (I)       Num PG vias on layer 3 : 984
[11/09 04:52:39     58s] (I)       Num PG vias on layer 4 : 984
[11/09 04:52:39     58s] (I)       Num PG vias on layer 5 : 984
[11/09 04:52:39     58s] (I)       Num PG vias on layer 6 : 984
[11/09 04:52:39     58s] (I)       Num PG vias on layer 7 : 984
[11/09 04:52:39     58s] (I)       Num PG vias on layer 8 : 622
[11/09 04:52:39     58s] (I)       Num PG vias on layer 9 : 130
[11/09 04:52:39     58s] [NR-eGR] Read 8604 PG shapes
[11/09 04:52:39     58s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:39     58s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:39     58s] [NR-eGR] #PG Blockages       : 8604
[11/09 04:52:39     58s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:39     58s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:39     58s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:39     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 04:52:39     58s] (I)       readDataFromPlaceDB
[11/09 04:52:39     58s] (I)       Read net information..
[11/09 04:52:39     58s] [NR-eGR] Read numTotalNets=806  numIgnoredNets=803
[11/09 04:52:39     58s] (I)       Read testcase time = 0.010 seconds
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 04:52:39     58s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:39     58s] (I)       Start initializing grid graph
[11/09 04:52:39     58s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:39     58s] (I)       End initializing grid graph
[11/09 04:52:39     58s] (I)       Model blockages into capacity
[11/09 04:52:39     58s] (I)       Read Num Blocks=3920  Num Prerouted Wires=0  Num CS=0
[11/09 04:52:39     58s] (I)       Started Modeling ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Layer 1 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 2 (H) : #blockages 759 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 3 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 4 (H) : #blockages 759 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 6 (H) : #blockages 2010 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 7 (V) : #blockages 120 : #preroutes 0
[11/09 04:52:39     58s] (I)       Layer 8 (H) : #blockages 200 : #preroutes 0
[11/09 04:52:39     58s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       -- layer congestion ratio --
[11/09 04:52:39     58s] (I)       Layer 1 : 0.100000
[11/09 04:52:39     58s] (I)       Layer 2 : 0.700000
[11/09 04:52:39     58s] (I)       Layer 3 : 0.700000
[11/09 04:52:39     58s] (I)       Layer 4 : 1.000000
[11/09 04:52:39     58s] (I)       Layer 5 : 1.000000
[11/09 04:52:39     58s] (I)       Layer 6 : 1.000000
[11/09 04:52:39     58s] (I)       Layer 7 : 1.000000
[11/09 04:52:39     58s] (I)       Layer 8 : 1.000000
[11/09 04:52:39     58s] (I)       Layer 9 : 1.000000
[11/09 04:52:39     58s] (I)       ----------------------------
[11/09 04:52:39     58s] (I)       Moved 0 terms for better access 
[11/09 04:52:39     58s] (I)       Number of ignored nets = 0
[11/09 04:52:39     58s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 04:52:39     58s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:52:39     58s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:39     58s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:39     58s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:39     58s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:39     58s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:39     58s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:39     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:39     58s] [NR-eGR] There are 3 clock nets ( 3 with NDR ).
[11/09 04:52:39     58s] (I)       Before initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:39     58s] (I)       Ndr track 0 does not exist
[11/09 04:52:39     58s] (I)       Ndr track 0 does not exist
[11/09 04:52:39     58s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:39     58s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:39     58s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:39     58s] (I)       Site width          :   580  (dbu)
[11/09 04:52:39     58s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:39     58s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:39     58s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:39     58s] (I)       Grid                :    48    47     9
[11/09 04:52:39     58s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:39     58s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:39     58s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:39     58s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:39     58s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:39     58s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:39     58s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:39     58s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:39     58s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:39     58s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:39     58s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:39     58s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:39     58s] (I)       --------------------------------------------------------
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:39     58s] [NR-eGR] Rule id: 0  Nets: 3 
[11/09 04:52:39     58s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:52:39     58s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:52:39     58s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:52:39     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:39     58s] [NR-eGR] Rule id: 1  Nets: 0 
[11/09 04:52:39     58s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:39     58s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:39     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:39     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:39     58s] [NR-eGR] ========================================
[11/09 04:52:39     58s] [NR-eGR] 
[11/09 04:52:39     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer3 : = 1644 / 20640 (7.97%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer5 : = 1644 / 20640 (7.97%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer7 : = 3036 / 20640 (14.71%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer8 : = 2354 / 6815 (34.54%)
[11/09 04:52:39     58s] (I)       blocked tracks on layer9 : = 876 / 6816 (12.85%)
[11/09 04:52:39     58s] (I)       After initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:39     58s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Reset routing kernel
[11/09 04:52:39     58s] (I)       Started Global Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       ============= Initialization =============
[11/09 04:52:39     58s] (I)       totalPins=194  totalGlobalPin=192 (98.97%)
[11/09 04:52:39     58s] (I)       Started Net group 1 ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Generate topology with single threads
[11/09 04:52:39     58s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       total 2D Cap : 36752 = (19438 H, 17314 V)
[11/09 04:52:39     58s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1a Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1b Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1c Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1d Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1e Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1f Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1g Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 262 = (111 H, 151 V) = (0.57% H, 0.87% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=48
[11/09 04:52:39     58s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1h Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 48 = (32 H, 16 V) = (0.16% H, 0.09% V) = (8.352e+01um H, 4.176e+01um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Running layer assignment with 1 threads
[11/09 04:52:39     58s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Net group 2 ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Generate topology with single threads
[11/09 04:52:39     58s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       total 2D Cap : 73870 = (39226 H, 34644 V)
[11/09 04:52:39     58s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1a Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1b Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1c Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1d Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1e Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1f Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1g Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 262 = (111 H, 151 V) = (0.28% H, 0.44% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[11/09 04:52:39     58s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1h Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 48 = (32 H, 16 V) = (0.08% H, 0.05% V) = (8.352e+01um H, 4.176e+01um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Net group 3 ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Generate topology with single threads
[11/09 04:52:39     58s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       total 2D Cap : 97101 = (57982 H, 39119 V)
[11/09 04:52:39     58s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1a Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1b Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1c Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1d Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1e Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1f Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1g Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 262 = (111 H, 151 V) = (0.19% H, 0.39% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[11/09 04:52:39     58s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1h Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 48 = (32 H, 16 V) = (0.06% H, 0.04% V) = (8.352e+01um H, 4.176e+01um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Net group 4 ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Generate topology with single threads
[11/09 04:52:39     58s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       total 2D Cap : 103251 = (64132 H, 39119 V)
[11/09 04:52:39     58s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 9]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1a Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1b Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1c Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1d Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1e Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1f Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1g Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 262 = (111 H, 151 V) = (0.17% H, 0.39% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=214
[11/09 04:52:39     58s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1h Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 262 = (111 H, 151 V) = (0.17% H, 0.39% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Running layer assignment with 1 threads
[11/09 04:52:39     58s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Net group 5 ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Generate topology with single threads
[11/09 04:52:39     58s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       total 2D Cap : 120595 = (64132 H, 56463 V)
[11/09 04:52:39     58s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 9]
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1a Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1b Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:39     58s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.800900e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1c Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1d Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1e Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:39     58s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.800900e+03um
[11/09 04:52:39     58s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1f Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1g Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 688 = (307 H, 381 V) = (0.48% H, 0.67% V) = (8.013e+02um H, 9.944e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] (I)       ============  Phase 1h Route ============
[11/09 04:52:39     58s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Usage: 688 = (307 H, 381 V) = (0.48% H, 0.67% V) = (8.013e+02um H, 9.944e+02um V)
[11/09 04:52:39     58s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Running layer assignment with 1 threads
[11/09 04:52:39     58s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Net group 5 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       
[11/09 04:52:39     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:39     58s] [NR-eGR]                        OverCon            
[11/09 04:52:39     58s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:39     58s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:39     58s] [NR-eGR] ----------------------------------------------
[11/09 04:52:39     58s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR] ----------------------------------------------
[11/09 04:52:39     58s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:39     58s] [NR-eGR] 
[11/09 04:52:39     58s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       total 2D Cap : 121365 = (64796 H, 56569 V)
[11/09 04:52:39     58s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:39     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:39     58s] (I)       ============= track Assignment ============
[11/09 04:52:39     58s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Started Track Assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:39     58s] (I)       Running track assignment with 1 threads
[11/09 04:52:39     58s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] (I)       Run single-thread track assignment
[11/09 04:52:39     58s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:39     58s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[11/09 04:52:39     58s] [NR-eGR] Metal2  (2V) length: 6.878325e+03um, number of vias: 4639
[11/09 04:52:39     58s] [NR-eGR] Metal3  (3H) length: 7.250000e+03um, number of vias: 192
[11/09 04:52:39     58s] [NR-eGR] Metal4  (4V) length: 8.231800e+02um, number of vias: 22
[11/09 04:52:39     58s] [NR-eGR] Metal5  (5H) length: 1.020800e+02um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Total length: 1.505359e+04um, number of vias: 7861
[11/09 04:52:39     58s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:39     58s] [NR-eGR] Total eGR-routed clock nets wire length: 1.289050e+03um 
[11/09 04:52:39     58s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:39     58s] [NR-eGR] Report for selected net(s) only.
[11/09 04:52:39     58s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 193
[11/09 04:52:39     58s] [NR-eGR] Metal2  (2V) length: 1.870500e+02um, number of vias: 222
[11/09 04:52:39     58s] [NR-eGR] Metal3  (3H) length: 4.982200e+02um, number of vias: 137
[11/09 04:52:39     58s] [NR-eGR] Metal4  (4V) length: 5.280900e+02um, number of vias: 20
[11/09 04:52:39     58s] [NR-eGR] Metal5  (5H) length: 7.569000e+01um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:39     58s] [NR-eGR] Total length: 1.289050e+03um, number of vias: 572
[11/09 04:52:39     58s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:39     58s] [NR-eGR] Total routed clock nets wire length: 1.289050e+03um, number of vias: 572
[11/09 04:52:39     58s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:39     58s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:39     58s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:52:39     58s] Set FIXED routing status on 3 net(s)
[11/09 04:52:39     58s]       Routing using eGR only done.
[11/09 04:52:39     58s] Net route status summary:
[11/09 04:52:39     58s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:39     58s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] CCOPT: Done with clock implementation routing.
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:52:39     58s]     Clock implementation routing done.
[11/09 04:52:39     58s]     Leaving CCOpt scope - extractRC...
[11/09 04:52:39     58s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 04:52:39     58s] Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
[11/09 04:52:39     58s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:52:39     58s] RC Extraction called in multi-corner(1) mode.
[11/09 04:52:39     58s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:52:39     58s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:52:39     58s] RCMode: PreRoute
[11/09 04:52:39     58s]       RC Corner Indexes            0   
[11/09 04:52:39     58s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:52:39     58s] Resistance Scaling Factor    : 1.00000 
[11/09 04:52:39     58s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:52:39     58s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:52:39     58s] Shrink Factor                : 1.00000
[11/09 04:52:39     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:52:39     58s] LayerId::1 widthSet size::1
[11/09 04:52:39     58s] LayerId::2 widthSet size::1
[11/09 04:52:39     58s] LayerId::3 widthSet size::1
[11/09 04:52:39     58s] LayerId::4 widthSet size::1
[11/09 04:52:39     58s] LayerId::5 widthSet size::1
[11/09 04:52:39     58s] LayerId::6 widthSet size::1
[11/09 04:52:39     58s] LayerId::7 widthSet size::1
[11/09 04:52:39     58s] LayerId::8 widthSet size::1
[11/09 04:52:39     58s] LayerId::9 widthSet size::1
[11/09 04:52:39     58s] Updating RC grid for preRoute extraction ...
[11/09 04:52:39     58s] Initializing multi-corner resistance tables ...
[11/09 04:52:39     58s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:39     58s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:39     58s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.023356 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:52:39     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1411.141M)
[11/09 04:52:39     58s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 04:52:39     58s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1411.1M
[11/09 04:52:39     58s] #spOpts: mergeVia=F 
[11/09 04:52:39     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:     Starting CMU at level 3, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1411.1M
[11/09 04:52:39     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB).
[11/09 04:52:39     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1411.1M
[11/09 04:52:39     58s]     Calling post conditioning for eGRPC...
[11/09 04:52:39     58s]       eGRPC...
[11/09 04:52:39     58s]         eGRPC active optimizations:
[11/09 04:52:39     58s]          - Move Down
[11/09 04:52:39     58s]          - Downsizing before DRV sizing
[11/09 04:52:39     58s]          - DRV fixing with cell sizing
[11/09 04:52:39     58s]          - Move to fanout
[11/09 04:52:39     58s]          - Cloning
[11/09 04:52:39     58s]         
[11/09 04:52:39     58s]         Currently running CTS, using active skew data
[11/09 04:52:39     58s]         Reset bufferability constraints...
[11/09 04:52:39     58s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/09 04:52:39     58s]         Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:52:39     58s] End AAE Lib Interpolated Model. (MEM=1411.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:39     58s]         Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]         Clock DAG stats eGRPC initial state:
[11/09 04:52:39     58s]           cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]           cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]           sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]           wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
[11/09 04:52:39     58s]           wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
[11/09 04:52:39     58s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]         Clock DAG net violations eGRPC initial state: none
[11/09 04:52:39     58s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/09 04:52:39     58s]           Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/09 04:52:39     58s]            Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]         Primary reporting skew groups eGRPC initial state:
[11/09 04:52:39     58s]           skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[3]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]         Skew group summary eGRPC initial state:
[11/09 04:52:39     58s]           skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]         eGRPC Moving buffers...
[11/09 04:52:39     58s]           Violation analysis...
[11/09 04:52:39     58s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/09 04:52:39     58s]             cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]             cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]             cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]             sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]             wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
[11/09 04:52:39     58s]             wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
[11/09 04:52:39     58s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/09 04:52:39     58s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/09 04:52:39     58s]             Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]             Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/09 04:52:39     58s]              Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/09 04:52:39     58s]             skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[3]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]           Skew group summary after 'eGRPC Moving buffers':
[11/09 04:52:39     58s]             skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/09 04:52:39     58s]           Artificially removing long paths...
[11/09 04:52:39     58s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]           Modifying slew-target multiplier from 1 to 0.9
[11/09 04:52:39     58s]           Downsizing prefiltering...
[11/09 04:52:39     58s]           Downsizing prefiltering done.
[11/09 04:52:39     58s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:39     58s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
[11/09 04:52:39     58s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[11/09 04:52:39     58s]           Reverting slew-target multiplier from 0.9 to 1
[11/09 04:52:39     58s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 04:52:39     58s]             cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]             cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]             cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]             sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]             wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
[11/09 04:52:39     58s]             wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
[11/09 04:52:39     58s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/09 04:52:39     58s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 04:52:39     58s]             Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]             Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/09 04:52:39     58s]              Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 04:52:39     58s]             skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[3]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 04:52:39     58s]             skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]         eGRPC Fixing DRVs...
[11/09 04:52:39     58s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:39     58s]           CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/09 04:52:39     58s]           
[11/09 04:52:39     58s]           PRO Statistics: Fix DRVs (cell sizing):
[11/09 04:52:39     58s]           =======================================
[11/09 04:52:39     58s]           
[11/09 04:52:39     58s]           Cell changes by Net Type:
[11/09 04:52:39     58s]           
[11/09 04:52:39     58s]           -------------------------------------------------------------------------------------------------
[11/09 04:52:39     58s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:52:39     58s]           -------------------------------------------------------------------------------------------------
[11/09 04:52:39     58s]           top                0            0           0            0                    0                0
[11/09 04:52:39     58s]           trunk              0            0           0            0                    0                0
[11/09 04:52:39     58s]           leaf               0            0           0            0                    0                0
[11/09 04:52:39     58s]           -------------------------------------------------------------------------------------------------
[11/09 04:52:39     58s]           Total              0            0           0            0                    0                0
[11/09 04:52:39     58s]           -------------------------------------------------------------------------------------------------
[11/09 04:52:39     58s]           
[11/09 04:52:39     58s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:52:39     58s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:52:39     58s]           
[11/09 04:52:39     58s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/09 04:52:39     58s]             cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]             cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]             cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]             sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]             wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
[11/09 04:52:39     58s]             wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
[11/09 04:52:39     58s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/09 04:52:39     58s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/09 04:52:39     58s]             Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]             Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/09 04:52:39     58s]              Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/09 04:52:39     58s]             skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[3]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/09 04:52:39     58s]             skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:39     58s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] Slew Diagnostics: After DRV fixing
[11/09 04:52:39     58s] ==================================
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] Global Causes:
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] -------------------------------------
[11/09 04:52:39     58s] Cause
[11/09 04:52:39     58s] -------------------------------------
[11/09 04:52:39     58s] DRV fixing with buffering is disabled
[11/09 04:52:39     58s] -------------------------------------
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] Top 5 overslews:
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] ---------------------------------
[11/09 04:52:39     58s] Overslew    Causes    Driving Pin
[11/09 04:52:39     58s] ---------------------------------
[11/09 04:52:39     58s]   (empty table)
[11/09 04:52:39     58s] ---------------------------------
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] -------------------
[11/09 04:52:39     58s] Cause    Occurences
[11/09 04:52:39     58s] -------------------
[11/09 04:52:39     58s]   (empty table)
[11/09 04:52:39     58s] -------------------
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] Violation diagnostics counts from the 0 nodes that have violations:
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] -------------------
[11/09 04:52:39     58s] Cause    Occurences
[11/09 04:52:39     58s] -------------------
[11/09 04:52:39     58s]   (empty table)
[11/09 04:52:39     58s] -------------------
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s]         Reconnecting optimized routes...
[11/09 04:52:39     58s]         Reset timing graph...
[11/09 04:52:39     58s] Ignoring AAE DB Resetting ...
[11/09 04:52:39     58s]         Reset timing graph done.
[11/09 04:52:39     58s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s]         Violation analysis...
[11/09 04:52:39     58s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:39     58s] Clock instances to consider for cloning: 0
[11/09 04:52:39     58s]         Reset timing graph...
[11/09 04:52:39     58s] Ignoring AAE DB Resetting ...
[11/09 04:52:39     58s]         Reset timing graph done.
[11/09 04:52:39     58s]         Set dirty flag on 0 instances, 0 nets
[11/09 04:52:39     58s]         Clock DAG stats before routing clock trees:
[11/09 04:52:39     58s]           cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:39     58s]           cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:39     58s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:39     58s]           sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:39     58s]           wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.132pF, total=0.146pF
[11/09 04:52:39     58s]           wire lengths     : top=0.000um, trunk=130.500um, leaf=1158.550um, total=1289.050um
[11/09 04:52:39     58s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:39     58s]         Clock DAG net violations before routing clock trees: none
[11/09 04:52:39     58s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/09 04:52:39     58s]           Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]           Leaf  : target=0.196ns count=2 avg=0.143ns sd=0.003ns min=0.141ns max=0.145ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:39     58s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/09 04:52:39     58s]            Bufs: CLKBUFX16: 2 
[11/09 04:52:39     58s]         Primary reporting skew groups before routing clock trees:
[11/09 04:52:39     58s]           skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]       min path sink: distance_travelled_reg[3]/CK
[11/09 04:52:39     58s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:39     58s]         Skew group summary before routing clock trees:
[11/09 04:52:39     58s]           skew_group clk/sdc1: insertion delay [min=0.189, max=0.198, avg=0.194, sd=0.002], skew [0.009 vs 0.135], 100% {0.189, 0.198} (wid=0.007 ws=0.006) (gid=0.191 gs=0.003)
[11/09 04:52:39     58s]       eGRPC done.
[11/09 04:52:39     58s]     Calling post conditioning for eGRPC done.
[11/09 04:52:39     58s]   eGR Post Conditioning loop iteration 0 done.
[11/09 04:52:39     58s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/09 04:52:39     58s]   Leaving CCOpt scope - ClockRefiner...
[11/09 04:52:39     58s] Assigned high priority to 0 instances.
[11/09 04:52:39     58s]   Performing Single Pass Refine Place.
[11/09 04:52:39     58s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/09 04:52:39     58s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1411.1M
[11/09 04:52:39     58s] #spOpts: mergeVia=F 
[11/09 04:52:39     58s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1411.1M
[11/09 04:52:39     58s] Info: 2 insts are soft-fixed.
[11/09 04:52:39     58s] OPERPROF:       Starting CMU at level 4, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1411.1M
[11/09 04:52:39     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB).
[11/09 04:52:39     58s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:1411.1M
[11/09 04:52:39     58s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:1411.1M
[11/09 04:52:39     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.4
[11/09 04:52:39     58s] OPERPROF: Starting RefinePlace at level 1, MEM:1411.1M
[11/09 04:52:39     58s] *** Starting refinePlace (0:01:04 mem=1411.1M) ***
[11/09 04:52:39     58s] Total net bbox length = 1.957e+04 (9.294e+03 1.027e+04) (ext = 9.364e+03)
[11/09 04:52:39     58s] Info: 2 insts are soft-fixed.
[11/09 04:52:39     58s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:39     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:39     58s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1411.1M
[11/09 04:52:39     58s] Starting refinePlace ...
[11/09 04:52:39     58s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:52:39     58s]    Spread Effort: high, standalone mode, useDDP on.
[11/09 04:52:39     58s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1411.1MB) @(0:01:04 - 0:01:04).
[11/09 04:52:39     58s] Move report: preRPlace moves 7 insts, mean move: 2.61 um, max move: 5.51 um
[11/09 04:52:39     58s] 	Max move on inst (csa_tree_add_158_58_groupi/g1620): (40.31, 41.47) --> (43.21, 44.08)
[11/09 04:52:39     58s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVX1
[11/09 04:52:39     58s] wireLenOptFixPriorityInst 189 inst fixed
[11/09 04:52:39     58s] 
[11/09 04:52:39     58s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:52:40     58s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:52:40     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1411.1MB) @(0:01:04 - 0:01:04).
[11/09 04:52:40     58s] Move report: Detail placement moves 7 insts, mean move: 2.61 um, max move: 5.51 um
[11/09 04:52:40     58s] 	Max move on inst (csa_tree_add_158_58_groupi/g1620): (40.31, 41.47) --> (43.21, 44.08)
[11/09 04:52:40     58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1411.1MB
[11/09 04:52:40     58s] Statistics of distance of Instance movement in refine placement:
[11/09 04:52:40     58s]   maximum (X+Y) =         5.51 um
[11/09 04:52:40     58s]   inst (csa_tree_add_158_58_groupi/g1620) with max move: (40.31, 41.47) -> (43.21, 44.08)
[11/09 04:52:40     58s]   mean    (X+Y) =         2.61 um
[11/09 04:52:40     58s] Summary Report:
[11/09 04:52:40     58s] Instances move: 7 (out of 718 movable)
[11/09 04:52:40     58s] Instances flipped: 0
[11/09 04:52:40     58s] Mean displacement: 2.61 um
[11/09 04:52:40     58s] Max displacement: 5.51 um (Instance: csa_tree_add_158_58_groupi/g1620) (40.31, 41.47) -> (43.21, 44.08)
[11/09 04:52:40     58s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVX1
[11/09 04:52:40     58s] Total instances moved : 7
[11/09 04:52:40     58s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.026, MEM:1411.1M
[11/09 04:52:40     58s] Total net bbox length = 1.959e+04 (9.303e+03 1.028e+04) (ext = 9.364e+03)
[11/09 04:52:40     58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1411.1MB
[11/09 04:52:40     58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1411.1MB) @(0:01:04 - 0:01:04).
[11/09 04:52:40     58s] *** Finished refinePlace (0:01:04 mem=1411.1M) ***
[11/09 04:52:40     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.4
[11/09 04:52:40     58s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:1411.1M
[11/09 04:52:40     58s]   ClockRefiner summary
[11/09 04:52:40     58s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 191).
[11/09 04:52:40     58s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2).
[11/09 04:52:40     58s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 189).
[11/09 04:52:40     58s] Revert refine place priority changes on 0 instances.
[11/09 04:52:40     58s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:40     58s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/09 04:52:40     58s]   CCOpt::Phase::Routing...
[11/09 04:52:40     58s]   Clock implementation routing...
[11/09 04:52:40     58s]     Leaving CCOpt scope - Routing Tools...
[11/09 04:52:40     58s] Net route status summary:
[11/09 04:52:40     58s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:40     58s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:40     58s]     Routing using eGR in eGR->NR Step...
[11/09 04:52:40     58s]       Early Global Route - eGR->NR step...
[11/09 04:52:40     58s] (ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
[11/09 04:52:40     58s] (ccopt eGR): Start to route 3 all nets
[11/09 04:52:40     58s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     58s] (I)       Started Loading and Dumping File ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     58s] (I)       Reading DB...
[11/09 04:52:40     58s] (I)       Read data from FE... (mem=1411.1M)
[11/09 04:52:40     58s] (I)       Read nodes and places... (mem=1411.1M)
[11/09 04:52:40     58s] (I)       Done Read nodes and places (cpu=0.000s, mem=1411.1M)
[11/09 04:52:40     58s] (I)       Read nets... (mem=1411.1M)
[11/09 04:52:40     58s] (I)       Done Read nets (cpu=0.000s, mem=1411.1M)
[11/09 04:52:40     58s] (I)       Done Read data from FE (cpu=0.000s, mem=1411.1M)
[11/09 04:52:40     58s] (I)       before initializing RouteDB syMemory usage = 1411.1 MB
[11/09 04:52:40     58s] (I)       == Non-default Options ==
[11/09 04:52:40     59s] (I)       Clean congestion better                            : true
[11/09 04:52:40     59s] (I)       Estimate vias on DPT layer                         : true
[11/09 04:52:40     59s] (I)       Clean congestion layer assignment rounds           : 3
[11/09 04:52:40     59s] (I)       Layer constraints as soft constraints              : true
[11/09 04:52:40     59s] (I)       Soft top layer                                     : true
[11/09 04:52:40     59s] (I)       Skip prospective layer relax nets                  : true
[11/09 04:52:40     59s] (I)       Better NDR handling                                : true
[11/09 04:52:40     59s] (I)       Improved NDR modeling in LA                        : true
[11/09 04:52:40     59s] (I)       Routing cost fix for NDR handling                  : true
[11/09 04:52:40     59s] (I)       Update initial WL after Phase 1a                   : true
[11/09 04:52:40     59s] (I)       Block tracks for preroutes                         : true
[11/09 04:52:40     59s] (I)       Assign IRoute by net group key                     : true
[11/09 04:52:40     59s] (I)       Block unroutable channels                          : true
[11/09 04:52:40     59s] (I)       Block unroutable channel fix                       : true
[11/09 04:52:40     59s] (I)       Block unroutable channels 3D                       : true
[11/09 04:52:40     59s] (I)       Bound layer relaxed segment wl                     : true
[11/09 04:52:40     59s] (I)       Bound layer relaxed segment wl fix                 : true
[11/09 04:52:40     59s] (I)       Blocked pin reach length threshold                 : 2
[11/09 04:52:40     59s] (I)       Check blockage within NDR space in TA              : true
[11/09 04:52:40     59s] (I)       Handle EOL spacing                                 : true
[11/09 04:52:40     59s] (I)       Merge PG vias by gap                               : true
[11/09 04:52:40     59s] (I)       Maximum routing layer                              : 9
[11/09 04:52:40     59s] (I)       Route selected nets only                           : true
[11/09 04:52:40     59s] (I)       Refine MST                                         : true
[11/09 04:52:40     59s] (I)       Honor PRL                                          : true
[11/09 04:52:40     59s] (I)       Strong congestion aware                            : true
[11/09 04:52:40     59s] (I)       Improved initial location for IRoutes              : true
[11/09 04:52:40     59s] (I)       Multi panel TA                                     : true
[11/09 04:52:40     59s] (I)       Penalize wire overlap                              : true
[11/09 04:52:40     59s] (I)       Expand small instance blockage                     : true
[11/09 04:52:40     59s] (I)       Reduce via in TA                                   : true
[11/09 04:52:40     59s] (I)       SS-aware routing                                   : true
[11/09 04:52:40     59s] (I)       Improve tree edge sharing                          : true
[11/09 04:52:40     59s] (I)       Improve 2D via estimation                          : true
[11/09 04:52:40     59s] (I)       Refine Steiner tree                                : true
[11/09 04:52:40     59s] (I)       Build spine tree                                   : true
[11/09 04:52:40     59s] (I)       Model pass through capacity                        : true
[11/09 04:52:40     59s] (I)       Extend blockages by a half GCell                   : true
[11/09 04:52:40     59s] (I)       Consider pin shapes                                : true
[11/09 04:52:40     59s] (I)       Consider pin shapes for all nodes                  : true
[11/09 04:52:40     59s] (I)       Consider NR APA                                    : true
[11/09 04:52:40     59s] (I)       Consider IO pin shape                              : true
[11/09 04:52:40     59s] (I)       Fix pin connection bug                             : true
[11/09 04:52:40     59s] (I)       Consider layer RC for local wires                  : true
[11/09 04:52:40     59s] (I)       LA-aware pin escape length                         : 2
[11/09 04:52:40     59s] (I)       Split for must join                                : true
[11/09 04:52:40     59s] (I)       Route guide main branches file                     : /tmp/innovus_temp_25926_edatools-server2.iiitd.edu.in_sameer25145_D9jiVG/.rgfSGjmOk.trunk.1
[11/09 04:52:40     59s] (I)       Route guide min downstream WL type                 : subtree
[11/09 04:52:40     59s] (I)       Routing effort level                               : 10000
[11/09 04:52:40     59s] (I)       Special modeling for N7                            : 0
[11/09 04:52:40     59s] (I)       Special modeling for N6                            : 0
[11/09 04:52:40     59s] (I)       Special modeling for N3                            : 0
[11/09 04:52:40     59s] (I)       Special modeling for N5 v6                         : 0
[11/09 04:52:40     59s] (I)       Special settings for S3                            : 0
[11/09 04:52:40     59s] (I)       Special settings for S4                            : 0
[11/09 04:52:40     59s] (I)       Special settings for S5 v2                         : 0
[11/09 04:52:40     59s] (I)       Special settings for S7                            : 0
[11/09 04:52:40     59s] (I)       Special settings for S8                            : 0
[11/09 04:52:40     59s] (I)       Prefer layer length threshold                      : 8
[11/09 04:52:40     59s] (I)       Overflow penalty cost                              : 10
[11/09 04:52:40     59s] (I)       A-star cost                                        : 0.300000
[11/09 04:52:40     59s] (I)       Misalignment cost                                  : 10.000000
[11/09 04:52:40     59s] (I)       Threshold for short IRoute                         : 6
[11/09 04:52:40     59s] (I)       Via cost during post routing                       : 1.000000
[11/09 04:52:40     59s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/09 04:52:40     59s] (I)       Source-to-sink ratio                               : 0.300000
[11/09 04:52:40     59s] (I)       Scenic ratio bound                                 : 3.000000
[11/09 04:52:40     59s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/09 04:52:40     59s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/09 04:52:40     59s] (I)       PG-aware similar topology routing                  : true
[11/09 04:52:40     59s] (I)       Maze routing via cost fix                          : true
[11/09 04:52:40     59s] (I)       Apply PRL on PG terms                              : true
[11/09 04:52:40     59s] (I)       Apply PRL on obs objects                           : true
[11/09 04:52:40     59s] (I)       Handle range-type spacing rules                    : true
[11/09 04:52:40     59s] (I)       PG gap threshold multiplier                        : 10.000000
[11/09 04:52:40     59s] (I)       Parallel spacing query fix                         : true
[11/09 04:52:40     59s] (I)       Force source to root IR                            : true
[11/09 04:52:40     59s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/09 04:52:40     59s] (I)       Do not relax to DPT layer                          : true
[11/09 04:52:40     59s] (I)       No DPT in post routing                             : true
[11/09 04:52:40     59s] (I)       Modeling PG via merging fix                        : true
[11/09 04:52:40     59s] (I)       Shield aware TA                                    : true
[11/09 04:52:40     59s] (I)       Strong shield aware TA                             : true
[11/09 04:52:40     59s] (I)       Overflow calculation fix in LA                     : true
[11/09 04:52:40     59s] (I)       Post routing fix                                   : true
[11/09 04:52:40     59s] (I)       Strong post routing                                : true
[11/09 04:52:40     59s] (I)       NDR via pillar fix                                 : true
[11/09 04:52:40     59s] (I)       Violation on path threshold                        : 1
[11/09 04:52:40     59s] (I)       Pass through capacity modeling                     : true
[11/09 04:52:40     59s] (I)       Select the non-relaxed segments in post routing stage : true
[11/09 04:52:40     59s] (I)       Avoid high resistance layers                       : true
[11/09 04:52:40     59s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:40     59s] (I)       Use row-based GCell size
[11/09 04:52:40     59s] (I)       GCell unit size  : 5220
[11/09 04:52:40     59s] (I)       GCell multiplier : 1
[11/09 04:52:40     59s] (I)       build grid graph
[11/09 04:52:40     59s] (I)       build grid graph start
[11/09 04:52:40     59s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:40     59s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:40     59s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:40     59s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:40     59s] (I)       build grid graph end
[11/09 04:52:40     59s] (I)       ===========================================================================
[11/09 04:52:40     59s] (I)       == Report All Rule Vias ==
[11/09 04:52:40     59s] (I)       ===========================================================================
[11/09 04:52:40     59s] (I)        Via Rule : (Default)
[11/09 04:52:40     59s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:40     59s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:40     59s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:40     59s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:40     59s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:40     59s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:40     59s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:40     59s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:40     59s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:40     59s] (I)        8   79 : VIA8X                     102 : VIA8_2CUT_H              
[11/09 04:52:40     59s] (I)       ===========================================================================
[11/09 04:52:40     59s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Num PG vias on layer 2 : 984
[11/09 04:52:40     59s] (I)       Num PG vias on layer 3 : 984
[11/09 04:52:40     59s] (I)       Num PG vias on layer 4 : 984
[11/09 04:52:40     59s] (I)       Num PG vias on layer 5 : 984
[11/09 04:52:40     59s] (I)       Num PG vias on layer 6 : 984
[11/09 04:52:40     59s] (I)       Num PG vias on layer 7 : 984
[11/09 04:52:40     59s] (I)       Num PG vias on layer 8 : 622
[11/09 04:52:40     59s] (I)       Num PG vias on layer 9 : 130
[11/09 04:52:40     59s] [NR-eGR] Read 8604 PG shapes
[11/09 04:52:40     59s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.58 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:40     59s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:40     59s] [NR-eGR] #PG Blockages       : 8604
[11/09 04:52:40     59s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:40     59s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:40     59s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:40     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 04:52:40     59s] (I)       readDataFromPlaceDB
[11/09 04:52:40     59s] (I)       Read net information..
[11/09 04:52:40     59s] [NR-eGR] Read numTotalNets=806  numIgnoredNets=803
[11/09 04:52:40     59s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:40     59s] 
[11/09 04:52:40     59s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 04:52:40     59s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:40     59s] (I)       Start initializing grid graph
[11/09 04:52:40     59s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:40     59s] (I)       End initializing grid graph
[11/09 04:52:40     59s] (I)       Model blockages into capacity
[11/09 04:52:40     59s] (I)       Read Num Blocks=3920  Num Prerouted Wires=0  Num CS=0
[11/09 04:52:40     59s] (I)       Started Modeling ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Layer 1 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 2 (H) : #blockages 759 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 3 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 4 (H) : #blockages 759 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 6 (H) : #blockages 2010 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 7 (V) : #blockages 120 : #preroutes 0
[11/09 04:52:40     59s] (I)       Layer 8 (H) : #blockages 200 : #preroutes 0
[11/09 04:52:40     59s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       -- layer congestion ratio --
[11/09 04:52:40     59s] (I)       Layer 1 : 0.100000
[11/09 04:52:40     59s] (I)       Layer 2 : 0.700000
[11/09 04:52:40     59s] (I)       Layer 3 : 0.700000
[11/09 04:52:40     59s] (I)       Layer 4 : 1.000000
[11/09 04:52:40     59s] (I)       Layer 5 : 1.000000
[11/09 04:52:40     59s] (I)       Layer 6 : 1.000000
[11/09 04:52:40     59s] (I)       Layer 7 : 1.000000
[11/09 04:52:40     59s] (I)       Layer 8 : 1.000000
[11/09 04:52:40     59s] (I)       Layer 9 : 1.000000
[11/09 04:52:40     59s] (I)       ----------------------------
[11/09 04:52:40     59s] (I)       Moved 0 terms for better access 
[11/09 04:52:40     59s] (I)       Number of ignored nets = 0
[11/09 04:52:40     59s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 04:52:40     59s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:52:40     59s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:40     59s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:40     59s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:40     59s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:40     59s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:40     59s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:40     59s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:40     59s] [NR-eGR] There are 3 clock nets ( 3 with NDR ).
[11/09 04:52:40     59s] (I)       Before initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:40     59s] (I)       Ndr track 0 does not exist
[11/09 04:52:40     59s] (I)       Ndr track 0 does not exist
[11/09 04:52:40     59s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:40     59s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:40     59s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:40     59s] (I)       Site width          :   580  (dbu)
[11/09 04:52:40     59s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:40     59s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:40     59s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:40     59s] (I)       Grid                :    48    47     9
[11/09 04:52:40     59s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:40     59s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:40     59s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:40     59s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:40     59s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:40     59s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:40     59s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:40     59s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:40     59s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:40     59s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:40     59s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:40     59s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:40     59s] (I)       --------------------------------------------------------
[11/09 04:52:40     59s] 
[11/09 04:52:40     59s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:40     59s] [NR-eGR] Rule id: 0  Nets: 3 
[11/09 04:52:40     59s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:52:40     59s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:52:40     59s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:52:40     59s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:40     59s] [NR-eGR] Rule id: 1  Nets: 0 
[11/09 04:52:40     59s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:40     59s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:40     59s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:40     59s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:40     59s] [NR-eGR] ========================================
[11/09 04:52:40     59s] [NR-eGR] 
[11/09 04:52:40     59s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer3 : = 1644 / 20640 (7.97%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer5 : = 1644 / 20640 (7.97%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer7 : = 3036 / 20640 (14.71%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer8 : = 2354 / 6815 (34.54%)
[11/09 04:52:40     59s] (I)       blocked tracks on layer9 : = 876 / 6816 (12.85%)
[11/09 04:52:40     59s] (I)       After initializing Early Global Route syMemory usage = 1411.1 MB
[11/09 04:52:40     59s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.66 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Reset routing kernel
[11/09 04:52:40     59s] (I)       Started Global Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       ============= Initialization =============
[11/09 04:52:40     59s] (I)       totalPins=194  totalGlobalPin=192 (98.97%)
[11/09 04:52:40     59s] (I)       Started Net group 1 ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Generate topology with single threads
[11/09 04:52:40     59s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       total 2D Cap : 36752 = (19438 H, 17314 V)
[11/09 04:52:40     59s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1a Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1b Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1c Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1d Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1e Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1f Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (1.09% H, 1.58% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1g Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 262 = (111 H, 151 V) = (0.57% H, 0.87% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=48
[11/09 04:52:40     59s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1h Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 48 = (32 H, 16 V) = (0.16% H, 0.09% V) = (8.352e+01um H, 4.176e+01um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Running layer assignment with 1 threads
[11/09 04:52:40     59s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Net group 2 ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Generate topology with single threads
[11/09 04:52:40     59s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       total 2D Cap : 73870 = (39226 H, 34644 V)
[11/09 04:52:40     59s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1a Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1b Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1c Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1d Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1e Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1f Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.54% H, 0.79% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1g Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 262 = (111 H, 151 V) = (0.28% H, 0.44% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[11/09 04:52:40     59s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1h Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 48 = (32 H, 16 V) = (0.08% H, 0.05% V) = (8.352e+01um H, 4.176e+01um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.11 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Net group 3 ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Generate topology with single threads
[11/09 04:52:40     59s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       total 2D Cap : 97101 = (57982 H, 39119 V)
[11/09 04:52:40     59s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1a Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1b Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1c Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1d Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1e Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1f Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.36% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1g Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 262 = (111 H, 151 V) = (0.19% H, 0.39% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[11/09 04:52:40     59s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1h Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 48 = (32 H, 16 V) = (0.06% H, 0.04% V) = (8.352e+01um H, 4.176e+01um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Net group 4 ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Generate topology with single threads
[11/09 04:52:40     59s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       total 2D Cap : 103251 = (64132 H, 39119 V)
[11/09 04:52:40     59s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 9]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1a Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1b Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1c Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1d Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1e Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263240e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1f Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 484 = (211 H, 273 V) = (0.33% H, 0.70% V) = (5.507e+02um H, 7.125e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1g Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 262 = (111 H, 151 V) = (0.17% H, 0.39% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=214
[11/09 04:52:40     59s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1h Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 262 = (111 H, 151 V) = (0.17% H, 0.39% V) = (2.897e+02um H, 3.941e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Running layer assignment with 1 threads
[11/09 04:52:40     59s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Net group 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Net group 5 ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Build MST ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Generate topology with single threads
[11/09 04:52:40     59s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       total 2D Cap : 120595 = (64132 H, 56463 V)
[11/09 04:52:40     59s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 9]
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1a Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1a ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Pattern routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1b Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1b ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:40     59s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.800900e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1c Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1c ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1d Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1d ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1e Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1e ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Route legalization ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:40     59s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.800900e+03um
[11/09 04:52:40     59s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1f Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1f ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 690 = (305 H, 385 V) = (0.48% H, 0.68% V) = (7.961e+02um H, 1.005e+03um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1g Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1g ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 688 = (307 H, 381 V) = (0.48% H, 0.67% V) = (8.013e+02um H, 9.944e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] (I)       ============  Phase 1h Route ============
[11/09 04:52:40     59s] (I)       Started Phase 1h ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Post Routing ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Usage: 688 = (307 H, 381 V) = (0.48% H, 0.67% V) = (8.013e+02um H, 9.944e+02um V)
[11/09 04:52:40     59s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Layer assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Running layer assignment with 1 threads
[11/09 04:52:40     59s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Net group 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       
[11/09 04:52:40     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:40     59s] [NR-eGR]                        OverCon            
[11/09 04:52:40     59s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:40     59s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:40     59s] [NR-eGR] ----------------------------------------------
[11/09 04:52:40     59s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR] ----------------------------------------------
[11/09 04:52:40     59s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:40     59s] [NR-eGR] 
[11/09 04:52:40     59s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.21 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       total 2D Cap : 121365 = (64796 H, 56569 V)
[11/09 04:52:40     59s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:40     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:40     59s] (I)       ============= track Assignment ============
[11/09 04:52:40     59s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Started Track Assignment ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:40     59s] (I)       Running track assignment with 1 threads
[11/09 04:52:40     59s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] (I)       Run single-thread track assignment
[11/09 04:52:40     59s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Started Export DB wires ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Started Export route guide file ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Started Export all nets ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Started Set wire vias ( Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:40     59s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[11/09 04:52:40     59s] [NR-eGR] Metal2  (2V) length: 6.878325e+03um, number of vias: 4639
[11/09 04:52:40     59s] [NR-eGR] Metal3  (3H) length: 7.250000e+03um, number of vias: 192
[11/09 04:52:40     59s] [NR-eGR] Metal4  (4V) length: 8.231800e+02um, number of vias: 22
[11/09 04:52:40     59s] [NR-eGR] Metal5  (5H) length: 1.020800e+02um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Total length: 1.505359e+04um, number of vias: 7861
[11/09 04:52:40     59s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:40     59s] [NR-eGR] Total eGR-routed clock nets wire length: 1.289050e+03um 
[11/09 04:52:40     59s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:40     59s] [NR-eGR] Report for selected net(s) only.
[11/09 04:52:40     59s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 193
[11/09 04:52:40     59s] [NR-eGR] Metal2  (2V) length: 1.870500e+02um, number of vias: 222
[11/09 04:52:40     59s] [NR-eGR] Metal3  (3H) length: 4.982200e+02um, number of vias: 137
[11/09 04:52:40     59s] [NR-eGR] Metal4  (4V) length: 5.280900e+02um, number of vias: 20
[11/09 04:52:40     59s] [NR-eGR] Metal5  (5H) length: 7.569000e+01um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:40     59s] [NR-eGR] Total length: 1.289050e+03um, number of vias: 572
[11/09 04:52:40     59s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:40     59s] [NR-eGR] Total routed clock nets wire length: 1.289050e+03um, number of vias: 572
[11/09 04:52:40     59s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:40     59s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.90 sec, Curr Mem: 1411.14 MB )
[11/09 04:52:40     59s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25926_edatools-server2.iiitd.edu.in_sameer25145_D9jiVG/.rgfSGjmOk
[11/09 04:52:40     59s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.9)
[11/09 04:52:40     59s]     Routing using eGR in eGR->NR Step done.
[11/09 04:52:40     59s]     Routing using NR in eGR->NR Step...
[11/09 04:52:40     59s] 
[11/09 04:52:40     59s] CCOPT: Preparing to route 3 clock nets with NanoRoute.
[11/09 04:52:40     59s]   All net are default rule.
[11/09 04:52:40     59s]   Removed pre-existing routes for 3 nets.
[11/09 04:52:40     59s]   Preferred NanoRoute mode settings: Current
[11/09 04:52:40     59s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/09 04:52:40     59s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/09 04:52:40     59s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/09 04:52:40     59s]       Clock detailed routing...
[11/09 04:52:40     59s]         NanoRoute...
[11/09 04:52:41     59s] % Begin globalDetailRoute (date=11/09 04:52:40, mem=945.1M)
[11/09 04:52:41     59s] 
[11/09 04:52:41     59s] globalDetailRoute
[11/09 04:52:41     59s] 
[11/09 04:52:41     59s] ### Time Record (globalDetailRoute) is installed.
[11/09 04:52:41     59s] #Start globalDetailRoute on Sun Nov  9 04:52:41 2025
[11/09 04:52:41     59s] #
[11/09 04:52:41     59s] ### Time Record (Pre Callback) is installed.
[11/09 04:52:41     59s] ### Time Record (Pre Callback) is uninstalled.
[11/09 04:52:41     59s] ### Time Record (DB Import) is installed.
[11/09 04:52:41     59s] ### Time Record (Timing Data Generation) is installed.
[11/09 04:52:41     59s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 04:52:41     59s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[7] of net current_speed_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[6] of net current_speed_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[5] of net current_speed_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[4] of net current_speed_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[3] of net current_speed_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[2] of net current_speed_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[1] of net current_speed_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[0] of net current_speed_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[31] of net distance_travelled_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[30] of net distance_travelled_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[29] of net distance_travelled_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[28] of net distance_travelled_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[27] of net distance_travelled_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[26] of net distance_travelled_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[25] of net distance_travelled_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[24] of net distance_travelled_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[23] of net distance_travelled_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[22] of net distance_travelled_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[21] of net distance_travelled_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[20] of net distance_travelled_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:52:41     59s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/09 04:52:41     59s] #To increase the message display limit, refer to the product command reference manual.
[11/09 04:52:41     59s] ### Net info: total nets: 827
[11/09 04:52:41     59s] ### Net info: dirty nets: 3
[11/09 04:52:41     59s] ### Net info: marked as disconnected nets: 0
[11/09 04:52:41     59s] #num needed restored net=0
[11/09 04:52:41     59s] #need_extraction net=0 (total=827)
[11/09 04:52:41     59s] ### Net info: fully routed nets: 0
[11/09 04:52:41     59s] ### Net info: trivial (< 2 pins) nets: 21
[11/09 04:52:41     59s] ### Net info: unrouted nets: 806
[11/09 04:52:41     59s] ### Net info: re-extraction nets: 0
[11/09 04:52:41     59s] ### Net info: selected nets: 3
[11/09 04:52:41     59s] ### Net info: ignored nets: 0
[11/09 04:52:41     59s] ### Net info: skip routing nets: 0
[11/09 04:52:41     59s] ### import design signature (5): route=1500232471 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1612468264 dirty_area=856222783, del_dirty_area=0 cell=1514134409 placement=210367667 pin_access=1
[11/09 04:52:41     59s] ### Time Record (DB Import) is uninstalled.
[11/09 04:52:41     59s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[11/09 04:52:41     59s] #RTESIG:78da8d92cd4ec330108439f3142bb78722d1c4bf497c45a0de282aa5572b286ee4d2d891
[11/09 04:52:41     59s] #       ed54e2ed31e55ac5dc2cefb733a3b117cbc3cb0e10c505c1eb1163ae08bcee683a10b6c6
[11/09 04:52:41     59s] #       94f1926295461f4fe87eb1dcbeed09e3706ccf41c3ead3b9f3234c417b083a4663fb873f
[11/09 04:52:41     59s] #       86520614c3cad8a87bed6f33b282e8a739192e19a0e8467776fd378255883e0d6fa28da0
[11/09 04:52:41     59s] #       d954f22a972c9394b6d370132298d7b95c84d538eb46986cf2104f4de52196829771184b
[11/09 04:52:41     59s] #       63adbb4c41453d8c8a0a492ba5bb36a6cdb04e8b17ed69618c895da1bba930568576d0e9
[11/09 04:52:41     59s] #       52102ed4b33c99c3a62c7c7f7cdf9c86edd77ca544e00ad035dc6c612295812e2c27f65b
[11/09 04:52:41     59s] #       7e88aded5adfcdeb490ec83a3bef5a373cfb4c0da7ff60449e11f92f9fa07a0ebafb0120
[11/09 04:52:41     59s] #       4e0da3
[11/09 04:52:41     59s] #
[11/09 04:52:41     59s] #Skip comparing routing design signature in db-snapshot flow
[11/09 04:52:41     59s] ### Time Record (Data Preparation) is installed.
[11/09 04:52:41     59s] #RTESIG:78da8d934f4fc32018c63dfb2908db6126aee56f5bae46b39b3353772535650db3850668
[11/09 04:52:41     59s] #       13bfbd380f5e16f046787feff33c7908abf5f1e90020410546db09212631783e9078c074
[11/09 04:52:41     59s] #       8b08652541328ede1fe0ed6abd7f79c39481533b7805361fd60ef760f6ca01af42d0a6bf
[11/09 04:52:41     59s] #       fb6508a18020b0d126a85eb9eb8ca84070734a86090a60b0931d6cff05c1c607178757d1
[11/09 04:52:41     59s] #       86936c2a71918b96514a9979bc0a61c4ea5c2e4c6b9475c354347988c5a6f2108dc1cb30
[11/09 04:52:41     59s] #       4ea536c62eb397418d93245c904aaaae0d71d36fe3e2a21c29b4d6a12b543717da48df8e
[11/09 04:52:41     59s] #       2a5e72ccb87c14677ddc9585eb4fafbbf3b8ff4c578a39aa00bc844b16c6631970a139b1
[11/09 04:52:41     59s] #       9ff27d684dd7ba2ead271880c69ab46b459abf7029e3ba61d9f76c18f907c3f30ccfff8d
[11/09 04:52:41     59s] #       08d529e8e61b45031a58
[11/09 04:52:41     59s] #
[11/09 04:52:41     59s] ### Time Record (Data Preparation) is uninstalled.
[11/09 04:52:41     59s] ### Time Record (Data Preparation) is installed.
[11/09 04:52:41     59s] #Start routing data preparation on Sun Nov  9 04:52:41 2025
[11/09 04:52:41     59s] #
[11/09 04:52:41     59s] #Minimum voltage of a net in the design = 0.000.
[11/09 04:52:41     59s] #Maximum voltage of a net in the design = 0.900.
[11/09 04:52:41     59s] #Voltage range [0.000 - 0.900] has 824 nets.
[11/09 04:52:41     59s] #Voltage range [0.000 - 0.000] has 2 nets.
[11/09 04:52:41     59s] #Voltage range [0.900 - 0.900] has 1 net.
[11/09 04:52:41     59s] ### Time Record (Cell Pin Access) is installed.
[11/09 04:52:43     61s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 04:52:43     61s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/09 04:52:43     61s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:52:43     61s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:52:43     61s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:52:43     61s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:52:43     61s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:52:43     61s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:52:43     61s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/09 04:52:43     61s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/09 04:52:43     61s] #Monitoring time of adding inner blkg by smac
[11/09 04:52:43     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.79 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #Regenerating Ggrids automatically.
[11/09 04:52:43     61s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/09 04:52:43     61s] #Using automatically generated G-grids.
[11/09 04:52:43     61s] #Done routing data preparation.
[11/09 04:52:43     61s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 957.36 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #reading routing guides ......
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Finished routing data preparation on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Cpu time = 00:00:02
[11/09 04:52:43     61s] #Elapsed time = 00:00:02
[11/09 04:52:43     61s] #Increased memory = 11.38 (MB)
[11/09 04:52:43     61s] #Total memory = 957.52 (MB)
[11/09 04:52:43     61s] #Peak memory = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### Time Record (Data Preparation) is uninstalled.
[11/09 04:52:43     61s] ### Time Record (Global Routing) is installed.
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Start global routing on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Start global routing initialization on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Number of eco nets is 0
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Start global routing data preparation on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### build_merged_routing_blockage_rect_list starts on Sun Nov  9 04:52:43 2025 with memory = 957.65 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:957.7 MB, peak:985.4 MB
[11/09 04:52:43     61s] #Start routing resource analysis on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### init_is_bin_blocked starts on Sun Nov  9 04:52:43 2025 with memory = 957.69 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:957.7 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Nov  9 04:52:43 2025 with memory = 957.86 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### adjust_flow_cap starts on Sun Nov  9 04:52:43 2025 with memory = 958.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### adjust_partial_route_blockage starts on Sun Nov  9 04:52:43 2025 with memory = 958.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### set_via_blocked starts on Sun Nov  9 04:52:43 2025 with memory = 958.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### copy_flow starts on Sun Nov  9 04:52:43 2025 with memory = 958.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] #Routing resource analysis is done on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### report_flow_cap starts on Sun Nov  9 04:52:43 2025 with memory = 958.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #  Resource Analysis:
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 04:52:43     61s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 04:52:43     61s] #  --------------------------------------------------------------
[11/09 04:52:43     61s] #  Metal1         H         430           0         841    61.83%
[11/09 04:52:43     61s] #  Metal2         V         438           0         841     0.00%
[11/09 04:52:43     61s] #  Metal3         H         430           0         841     0.00%
[11/09 04:52:43     61s] #  Metal4         V         438           0         841     0.00%
[11/09 04:52:43     61s] #  Metal5         H         430           0         841     0.00%
[11/09 04:52:43     61s] #  Metal6         V         438           0         841     0.00%
[11/09 04:52:43     61s] #  Metal7         H         430           0         841     0.00%
[11/09 04:52:43     61s] #  Metal8         V         145           0         841     9.63%
[11/09 04:52:43     61s] #  Metal9         H         143           0         841    14.98%
[11/09 04:52:43     61s] #  --------------------------------------------------------------
[11/09 04:52:43     61s] #  Total                   3322       0.00%        7569     9.60%
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #  3 nets (0.36%) with 1 preferred extra spacing.
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### analyze_m2_tracks starts on Sun Nov  9 04:52:43 2025 with memory = 958.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### report_initial_resource starts on Sun Nov  9 04:52:43 2025 with memory = 958.21 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### mark_pg_pins_accessibility starts on Sun Nov  9 04:52:43 2025 with memory = 958.21 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### set_net_region starts on Sun Nov  9 04:52:43 2025 with memory = 958.21 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:958.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Global routing data preparation is done on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.22 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### prepare_level starts on Sun Nov  9 04:52:43 2025 with memory = 958.23 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #Routing guide is on.
[11/09 04:52:43     61s] ### init level 1 starts on Sun Nov  9 04:52:43 2025 with memory = 958.24 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:958.3 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### Level 1 hgrid = 29 X 29
[11/09 04:52:43     61s] ### prepare_level_flow starts on Sun Nov  9 04:52:43 2025 with memory = 958.28 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:958.3 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:958.3 MB, peak:985.4 MB
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Global routing initialization is done on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.29 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #start global routing iteration 1...
[11/09 04:52:43     61s] ### init_flow_edge starts on Sun Nov  9 04:52:43 2025 with memory = 958.34 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:961.1 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### routing at level 1 (topmost level) iter 0
[11/09 04:52:43     61s] ### measure_qor starts on Sun Nov  9 04:52:43 2025 with memory = 961.93 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### measure_congestion starts on Sun Nov  9 04:52:43 2025 with memory = 961.93 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:961.9 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:961.9 MB, peak:985.4 MB
[11/09 04:52:43     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.94 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #start global routing iteration 2...
[11/09 04:52:43     61s] ### routing at level 1 (topmost level) iter 1
[11/09 04:52:43     61s] ### measure_qor starts on Sun Nov  9 04:52:43 2025 with memory = 962.03 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### measure_congestion starts on Sun Nov  9 04:52:43 2025 with memory = 962.03 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:962.0 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:962.0 MB, peak:985.4 MB
[11/09 04:52:43     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.03 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### route_end starts on Sun Nov  9 04:52:43 2025 with memory = 962.04 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[11/09 04:52:43     61s] #Total number of selected nets for routing = 3.
[11/09 04:52:43     61s] #Total number of unselected nets (but routable) for routing = 803 (skipped).
[11/09 04:52:43     61s] #Total number of nets in the design = 827.
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #803 skipped nets do not have any wires.
[11/09 04:52:43     61s] #3 routable nets have only global wires.
[11/09 04:52:43     61s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Routed net constraints summary:
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #        Rules   Pref Extra Space   Unconstrained  
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #      Default                  3               0  
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #        Total                  3               0  
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #Routing constraints summary of the whole design:
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #        Rules   Pref Extra Space   Unconstrained  
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #      Default                  3             803  
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #        Total                  3             803  
[11/09 04:52:43     61s] #------------------------------------------------
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### cal_base_flow starts on Sun Nov  9 04:52:43 2025 with memory = 962.04 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init_flow_edge starts on Sun Nov  9 04:52:43 2025 with memory = 962.04 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:962.1 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### cal_flow starts on Sun Nov  9 04:52:43 2025 with memory = 962.12 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:962.1 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:962.1 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### report_overcon starts on Sun Nov  9 04:52:43 2025 with memory = 962.14 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #                 OverCon          
[11/09 04:52:43     61s] #                  #Gcell    %Gcell
[11/09 04:52:43     61s] #     Layer           (1)   OverCon  Flow/Cap
[11/09 04:52:43     61s] #  ----------------------------------------------
[11/09 04:52:43     61s] #  Metal1        0(0.00%)   (0.00%)     0.53  
[11/09 04:52:43     61s] #  Metal2        0(0.00%)   (0.00%)     0.15  
[11/09 04:52:43     61s] #  Metal3        0(0.00%)   (0.00%)     0.13  
[11/09 04:52:43     61s] #  Metal4        0(0.00%)   (0.00%)     0.15  
[11/09 04:52:43     61s] #  Metal5        0(0.00%)   (0.00%)     0.11  
[11/09 04:52:43     61s] #  Metal6        0(0.00%)   (0.00%)     0.13  
[11/09 04:52:43     61s] #  Metal7        0(0.00%)   (0.00%)     0.18  
[11/09 04:52:43     61s] #  Metal8        0(0.00%)   (0.00%)     0.32  
[11/09 04:52:43     61s] #  Metal9        0(0.00%)   (0.00%)     0.17  
[11/09 04:52:43     61s] #  ----------------------------------------------
[11/09 04:52:43     61s] #     Total      0(0.00%)   (0.00%)
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 04:52:43     61s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 04:52:43     61s] #
[11/09 04:52:43     61s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### cal_base_flow starts on Sun Nov  9 04:52:43 2025 with memory = 962.15 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init_flow_edge starts on Sun Nov  9 04:52:43 2025 with memory = 962.15 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### cal_flow starts on Sun Nov  9 04:52:43 2025 with memory = 962.15 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### export_cong_map starts on Sun Nov  9 04:52:43 2025 with memory = 962.16 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### PDZT_Export::export_cong_map starts on Sun Nov  9 04:52:43 2025 with memory = 962.16 (MB), peak = 985.36 (MB)
[11/09 04:52:43     61s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     61s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### import_cong_map starts on Sun Nov  9 04:52:43 2025 with memory = 962.16 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### update starts on Sun Nov  9 04:52:43 2025 with memory = 962.16 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] #Complete Global Routing.
[11/09 04:52:43     62s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:52:43     62s] #Total wire length = 1279 um.
[11/09 04:52:43     62s] #Total half perimeter of net bounding box = 443 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal1 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal2 = 191 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal3 = 488 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal4 = 518 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal5 = 83 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:52:43     62s] #Total number of vias = 473
[11/09 04:52:43     62s] #Up-Via Summary (total 473):
[11/09 04:52:43     62s] #           
[11/09 04:52:43     62s] #-----------------------
[11/09 04:52:43     62s] # Metal1            193
[11/09 04:52:43     62s] # Metal2            156
[11/09 04:52:43     62s] # Metal3            108
[11/09 04:52:43     62s] # Metal4             16
[11/09 04:52:43     62s] #-----------------------
[11/09 04:52:43     62s] #                   473 
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] #Total number of involved priority nets 3
[11/09 04:52:43     62s] #Maximum src to sink distance for priority net 148.2
[11/09 04:52:43     62s] #Average of max src_to_sink distance for priority net 136.9
[11/09 04:52:43     62s] #Average of ave src_to_sink distance for priority net 76.1
[11/09 04:52:43     62s] ### update cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### report_overcon starts on Sun Nov  9 04:52:43 2025 with memory = 962.60 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### report_overcon starts on Sun Nov  9 04:52:43 2025 with memory = 962.60 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] #Max overcon = 0 track.
[11/09 04:52:43     62s] #Total overcon = 0.00%.
[11/09 04:52:43     62s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 04:52:43     62s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### route_end cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### global_route design signature (8): route=1772154171 net_attr=1848416067
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] #Global routing statistics:
[11/09 04:52:43     62s] #Cpu time = 00:00:00
[11/09 04:52:43     62s] #Elapsed time = 00:00:00
[11/09 04:52:43     62s] #Increased memory = 4.63 (MB)
[11/09 04:52:43     62s] #Total memory = 962.16 (MB)
[11/09 04:52:43     62s] #Peak memory = 985.36 (MB)
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] #Finished global routing on Sun Nov  9 04:52:43 2025
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] ### Time Record (Global Routing) is uninstalled.
[11/09 04:52:43     62s] ### Time Record (Data Preparation) is installed.
[11/09 04:52:43     62s] ### Time Record (Data Preparation) is uninstalled.
[11/09 04:52:43     62s] ### track-assign external-init starts on Sun Nov  9 04:52:43 2025 with memory = 962.17 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] ### Time Record (Track Assignment) is installed.
[11/09 04:52:43     62s] #reading routing guides ......
[11/09 04:52:43     62s] ### Time Record (Track Assignment) is uninstalled.
[11/09 04:52:43     62s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.19 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] ### track-assign engine-init starts on Sun Nov  9 04:52:43 2025 with memory = 962.20 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] ### Time Record (Track Assignment) is installed.
[11/09 04:52:43     62s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:962.2 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### track-assign core-engine starts on Sun Nov  9 04:52:43 2025 with memory = 962.25 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] #Start Track Assignment.
[11/09 04:52:43     62s] #Done with 91 horizontal wires in 1 hboxes and 130 vertical wires in 1 hboxes.
[11/09 04:52:43     62s] #Done with 93 horizontal wires in 1 hboxes and 131 vertical wires in 1 hboxes.
[11/09 04:52:43     62s] #Complete Track Assignment.
[11/09 04:52:43     62s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:52:43     62s] #Total wire length = 1370 um.
[11/09 04:52:43     62s] #Total half perimeter of net bounding box = 443 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal1 = 88 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal2 = 193 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal3 = 480 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal4 = 533 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal5 = 76 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:52:43     62s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:52:43     62s] #Total number of vias = 473
[11/09 04:52:43     62s] #Up-Via Summary (total 473):
[11/09 04:52:43     62s] #           
[11/09 04:52:43     62s] #-----------------------
[11/09 04:52:43     62s] # Metal1            193
[11/09 04:52:43     62s] # Metal2            156
[11/09 04:52:43     62s] # Metal3            108
[11/09 04:52:43     62s] # Metal4             16
[11/09 04:52:43     62s] #-----------------------
[11/09 04:52:43     62s] #                   473 
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] ### track_assign design signature (11): route=1156305407
[11/09 04:52:43     62s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:962.9 MB, peak:985.4 MB
[11/09 04:52:43     62s] ### Time Record (Track Assignment) is uninstalled.
[11/09 04:52:43     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.45 (MB), peak = 985.36 (MB)
[11/09 04:52:43     62s] #
[11/09 04:52:43     62s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/09 04:52:43     62s] #Cpu time = 00:00:03
[11/09 04:52:43     62s] #Elapsed time = 00:00:03
[11/09 04:52:43     62s] #Increased memory = 16.37 (MB)
[11/09 04:52:43     62s] #Total memory = 962.46 (MB)
[11/09 04:52:43     62s] #Peak memory = 985.36 (MB)
[11/09 04:52:43     62s] ### Time Record (Detail Routing) is installed.
[11/09 04:52:43     62s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 10080 ( 5.04000 um)
[11/09 04:52:44     62s] #
[11/09 04:52:44     62s] #Start Detail Routing..
[11/09 04:52:44     62s] #start initial detail routing ...
[11/09 04:52:44     62s] ### Design has 2 dirty nets
[11/09 04:52:49     67s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[11/09 04:52:49     67s] #   number of violations = 2
[11/09 04:52:49     67s] #
[11/09 04:52:49     67s] #    By Layer and Type :
[11/09 04:52:49     67s] #	          Short   Totals
[11/09 04:52:49     67s] #	Metal1        0        0
[11/09 04:52:49     67s] #	Metal2        0        0
[11/09 04:52:49     67s] #	Metal3        0        0
[11/09 04:52:49     67s] #	Metal4        2        2
[11/09 04:52:49     67s] #	Totals        2        2
[11/09 04:52:49     67s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 966.72 (MB), peak = 992.05 (MB)
[11/09 04:52:49     67s] #start 1st optimization iteration ...
[11/09 04:52:49     67s] #   number of violations = 0
[11/09 04:52:49     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.18 (MB), peak = 992.05 (MB)
[11/09 04:52:49     67s] #Complete Detail Routing.
[11/09 04:52:49     67s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:52:49     67s] #Total wire length = 1386 um.
[11/09 04:52:49     67s] #Total half perimeter of net bounding box = 443 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal1 = 0 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal2 = 72 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal3 = 603 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal4 = 675 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal5 = 37 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:52:49     67s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:52:49     67s] #Total number of vias = 555
[11/09 04:52:49     67s] #Up-Via Summary (total 555):
[11/09 04:52:49     67s] #           
[11/09 04:52:49     67s] #-----------------------
[11/09 04:52:49     67s] # Metal1            193
[11/09 04:52:49     67s] # Metal2            178
[11/09 04:52:49     67s] # Metal3            178
[11/09 04:52:49     67s] # Metal4              6
[11/09 04:52:49     67s] #-----------------------
[11/09 04:52:49     67s] #                   555 
[11/09 04:52:49     67s] #
[11/09 04:52:49     67s] #Total number of DRC violations = 0
[11/09 04:52:49     67s] ### Time Record (Detail Routing) is uninstalled.
[11/09 04:52:49     67s] #Cpu time = 00:00:05
[11/09 04:52:49     67s] #Elapsed time = 00:00:05
[11/09 04:52:49     67s] #Increased memory = 6.80 (MB)
[11/09 04:52:49     67s] #Total memory = 969.26 (MB)
[11/09 04:52:49     67s] #Peak memory = 992.05 (MB)
[11/09 04:52:49     67s] #detailRoute Statistics:
[11/09 04:52:49     67s] #Cpu time = 00:00:05
[11/09 04:52:49     67s] #Elapsed time = 00:00:05
[11/09 04:52:49     67s] #Increased memory = 6.82 (MB)
[11/09 04:52:49     67s] #Total memory = 969.28 (MB)
[11/09 04:52:49     67s] #Peak memory = 992.05 (MB)
[11/09 04:52:49     67s] #Skip updating routing design signature in db-snapshot flow
[11/09 04:52:49     67s] ### global_detail_route design signature (19): route=96110551 flt_obj=0 vio=1905142130 shield_wire=1
[11/09 04:52:49     67s] ### Time Record (DB Export) is installed.
[11/09 04:52:49     67s] ### export design design signature (20): route=96110551 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1917203179 dirty_area=0, del_dirty_area=0 cell=1514134409 placement=210367667 pin_access=1461921990
[11/09 04:52:54     72s] ### Time Record (DB Export) is uninstalled.
[11/09 04:52:54     72s] ### Time Record (Post Callback) is installed.
[11/09 04:52:54     72s] ### Time Record (Post Callback) is uninstalled.
[11/09 04:52:54     72s] #
[11/09 04:52:54     72s] #globalDetailRoute statistics:
[11/09 04:52:54     72s] #Cpu time = 00:00:13
[11/09 04:52:54     72s] #Elapsed time = 00:00:14
[11/09 04:52:54     72s] #Increased memory = 31.37 (MB)
[11/09 04:52:54     72s] #Total memory = 976.54 (MB)
[11/09 04:52:54     72s] #Peak memory = 992.05 (MB)
[11/09 04:52:54     72s] #Number of warnings = 22
[11/09 04:52:54     72s] #Total number of warnings = 32
[11/09 04:52:54     72s] #Number of fails = 0
[11/09 04:52:54     72s] #Total number of fails = 0
[11/09 04:52:54     72s] #Complete globalDetailRoute on Sun Nov  9 04:52:54 2025
[11/09 04:52:54     72s] #
[11/09 04:52:54     72s] ### import design signature (21): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1461921990
[11/09 04:52:54     72s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 04:52:54     72s] ### 
[11/09 04:52:54     72s] ###   Scalability Statistics
[11/09 04:52:54     72s] ### 
[11/09 04:52:54     72s] ### --------------------------------+----------------+----------------+----------------+
[11/09 04:52:54     72s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/09 04:52:54     72s] ### --------------------------------+----------------+----------------+----------------+
[11/09 04:52:54     72s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   DB Export                     |        00:00:05|        00:00:06|             0.8|
[11/09 04:52:54     72s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[11/09 04:52:54     72s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/09 04:52:54     72s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[11/09 04:52:54     72s] ###   Entire Command                |        00:00:13|        00:00:14|             0.9|
[11/09 04:52:54     72s] ### --------------------------------+----------------+----------------+----------------+
[11/09 04:52:54     72s] ### 
[11/09 04:52:54     72s] % End globalDetailRoute (date=11/09 04:52:54, total cpu=0:00:12.9, real=0:00:13.0, peak res=992.1M, current mem=976.6M)
[11/09 04:52:54     72s]         NanoRoute done. (took cpu=0:00:12.9 real=0:00:14.0)
[11/09 04:52:54     72s]       Clock detailed routing done.
[11/09 04:52:54     72s] Checking guided vs. routed lengths for 3 nets...
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s]       
[11/09 04:52:54     72s]       Guided max path lengths
[11/09 04:52:54     72s]       =======================
[11/09 04:52:54     72s]       
[11/09 04:52:54     72s]       ---------------------------------------
[11/09 04:52:54     72s]       From (um)    To (um)    Number of paths
[11/09 04:52:54     72s]       ---------------------------------------
[11/09 04:52:54     72s]        100.000     120.000           1
[11/09 04:52:54     72s]        120.000     140.000           2
[11/09 04:52:54     72s]       ---------------------------------------
[11/09 04:52:54     72s]       
[11/09 04:52:54     72s]       Deviation of routing from guided max path lengths
[11/09 04:52:54     72s]       =================================================
[11/09 04:52:54     72s]       
[11/09 04:52:54     72s]       -------------------------------------
[11/09 04:52:54     72s]       From (%)    To (%)    Number of paths
[11/09 04:52:54     72s]       -------------------------------------
[11/09 04:52:54     72s]       below       0.000            2
[11/09 04:52:54     72s]        0.000      1.000            0
[11/09 04:52:54     72s]        1.000      2.000            0
[11/09 04:52:54     72s]        2.000      3.000            1
[11/09 04:52:54     72s]       -------------------------------------
[11/09 04:52:54     72s]       
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s]     Top 3 notable deviations of routed length from guided length
[11/09 04:52:54     72s]     =============================================================
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s]     Net CTS_3 (94 terminals)
[11/09 04:52:54     72s]     Guided length:  max path =   136.010um, total =   568.255um
[11/09 04:52:54     72s]     Routed length:  max path =   132.240um, total =   683.810um
[11/09 04:52:54     72s]     Deviation:      max path =    -2.772%,  total =    20.335%
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s]     Net CTS_2 (97 terminals)
[11/09 04:52:54     72s]     Guided length:  max path =   116.001um, total =   579.418um
[11/09 04:52:54     72s]     Routed length:  max path =   119.190um, total =   689.340um
[11/09 04:52:54     72s]     Deviation:      max path =     2.749%,  total =    18.971%
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s]     Net clk (3 terminals)
[11/09 04:52:54     72s]     Guided length:  max path =   130.500um, total =   130.500um
[11/09 04:52:54     72s]     Routed length:  max path =   130.355um, total =   131.900um
[11/09 04:52:54     72s]     Deviation:      max path =    -0.111%,  total =     1.073%
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s] Set FIXED routing status on 3 net(s)
[11/09 04:52:54     72s] Set FIXED placed status on 2 instance(s)
[11/09 04:52:54     72s]       Route Remaining Unrouted Nets...
[11/09 04:52:54     72s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/09 04:52:54     72s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:54     72s] All LLGs are deleted
[11/09 04:52:54     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1404.0M
[11/09 04:52:54     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1404.0M
[11/09 04:52:54     72s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:54     72s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=1404.0M
[11/09 04:52:54     72s] LayerId::1 widthSet size::1
[11/09 04:52:54     72s] LayerId::2 widthSet size::1
[11/09 04:52:54     72s] LayerId::3 widthSet size::1
[11/09 04:52:54     72s] LayerId::4 widthSet size::1
[11/09 04:52:54     72s] LayerId::5 widthSet size::1
[11/09 04:52:54     72s] LayerId::6 widthSet size::1
[11/09 04:52:54     72s] LayerId::7 widthSet size::1
[11/09 04:52:54     72s] LayerId::8 widthSet size::1
[11/09 04:52:54     72s] LayerId::9 widthSet size::1
[11/09 04:52:54     72s] Updating RC grid for preRoute extraction ...
[11/09 04:52:54     72s] Initializing multi-corner resistance tables ...
[11/09 04:52:54     72s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:54     72s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:54     72s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:52:54     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=1404.0M
[11/09 04:52:54     72s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1403.99 MB )
[11/09 04:52:54     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1403.99 MB )
[11/09 04:52:54     72s] (I)       Reading DB...
[11/09 04:52:54     72s] (I)       Read data from FE... (mem=1404.0M)
[11/09 04:52:54     72s] (I)       Read nodes and places... (mem=1404.0M)
[11/09 04:52:54     72s] (I)       Done Read nodes and places (cpu=0.000s, mem=1404.0M)
[11/09 04:52:54     72s] (I)       Read nets... (mem=1404.0M)
[11/09 04:52:54     72s] (I)       Done Read nets (cpu=0.000s, mem=1404.0M)
[11/09 04:52:54     72s] (I)       Done Read data from FE (cpu=0.010s, mem=1404.0M)
[11/09 04:52:54     72s] (I)       before initializing RouteDB syMemory usage = 1404.0 MB
[11/09 04:52:54     72s] (I)       == Non-default Options ==
[11/09 04:52:54     72s] (I)       Maximum routing layer                              : 9
[11/09 04:52:54     72s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:52:54     72s] (I)       Use row-based GCell size
[11/09 04:52:54     72s] (I)       GCell unit size  : 5220
[11/09 04:52:54     72s] (I)       GCell multiplier : 1
[11/09 04:52:54     72s] (I)       build grid graph
[11/09 04:52:54     72s] (I)       build grid graph start
[11/09 04:52:54     72s] [NR-eGR] Track table information for default rule: 
[11/09 04:52:54     72s] [NR-eGR] Metal1 has no routable track
[11/09 04:52:54     72s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:52:54     72s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:52:54     72s] (I)       build grid graph end
[11/09 04:52:54     72s] (I)       ===========================================================================
[11/09 04:52:54     72s] (I)       == Report All Rule Vias ==
[11/09 04:52:54     72s] (I)       ===========================================================================
[11/09 04:52:54     72s] (I)        Via Rule : (Default)
[11/09 04:52:54     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:52:54     72s] (I)       ---------------------------------------------------------------------------
[11/09 04:52:54     72s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:52:54     72s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:52:54     72s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:52:54     72s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:52:54     72s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:52:54     72s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:52:54     72s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:52:54     72s] (I)        8   79 : VIA8X                      83 : VIA8_2CUT_E              
[11/09 04:52:54     72s] (I)       ===========================================================================
[11/09 04:52:54     72s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1403.99 MB )
[11/09 04:52:54     72s] (I)       Num PG vias on layer 2 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 3 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 4 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 5 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 6 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 7 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 8 : 0
[11/09 04:52:54     72s] (I)       Num PG vias on layer 9 : 0
[11/09 04:52:54     72s] [NR-eGR] Read 6704 PG shapes
[11/09 04:52:54     72s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:54     72s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:52:54     72s] [NR-eGR] #Instance Blockages : 0
[11/09 04:52:54     72s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:52:54     72s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:52:54     72s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:52:54     72s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:52:54     72s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[11/09 04:52:54     72s] (I)       readDataFromPlaceDB
[11/09 04:52:54     72s] (I)       Read net information..
[11/09 04:52:54     72s] [NR-eGR] Read numTotalNets=806  numIgnoredNets=3
[11/09 04:52:54     72s] (I)       Read testcase time = 0.000 seconds
[11/09 04:52:54     72s] 
[11/09 04:52:54     72s] (I)       early_global_route_priority property id does not exist.
[11/09 04:52:54     72s] (I)       Start initializing grid graph
[11/09 04:52:54     72s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:52:54     72s] (I)       End initializing grid graph
[11/09 04:52:54     72s] (I)       Model blockages into capacity
[11/09 04:52:55     72s] (I)       Read Num Blocks=6704  Num Prerouted Wires=612  Num CS=0
[11/09 04:52:55     72s] (I)       Started Modeling ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 231
[11/09 04:52:55     72s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 311
[11/09 04:52:55     72s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 67
[11/09 04:52:55     72s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 3
[11/09 04:52:55     72s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:52:55     72s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:52:55     72s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:52:55     72s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:52:55     72s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       -- layer congestion ratio --
[11/09 04:52:55     72s] (I)       Layer 1 : 0.100000
[11/09 04:52:55     72s] (I)       Layer 2 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 3 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 4 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 5 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 6 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 7 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 8 : 0.700000
[11/09 04:52:55     72s] (I)       Layer 9 : 0.700000
[11/09 04:52:55     72s] (I)       ----------------------------
[11/09 04:52:55     72s] (I)       Number of ignored nets = 3
[11/09 04:52:55     72s] (I)       Number of fixed nets = 3.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:52:55     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:52:55     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:52:55     72s] (I)       Before initializing Early Global Route syMemory usage = 1404.0 MB
[11/09 04:52:55     72s] (I)       Ndr track 0 does not exist
[11/09 04:52:55     72s] (I)       Ndr track 0 does not exist
[11/09 04:52:55     72s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:52:55     72s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:52:55     72s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:52:55     72s] (I)       Site width          :   580  (dbu)
[11/09 04:52:55     72s] (I)       Row height          :  5220  (dbu)
[11/09 04:52:55     72s] (I)       GCell width         :  5220  (dbu)
[11/09 04:52:55     72s] (I)       GCell height        :  5220  (dbu)
[11/09 04:52:55     72s] (I)       Grid                :    48    47     9
[11/09 04:52:55     72s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:52:55     72s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:52:55     72s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:52:55     72s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:52:55     72s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:52:55     72s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:52:55     72s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:52:55     72s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:52:55     72s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:52:55     72s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:52:55     72s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:52:55     72s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:52:55     72s] (I)       --------------------------------------------------------
[11/09 04:52:55     72s] 
[11/09 04:52:55     72s] [NR-eGR] ============ Routing rule table ============
[11/09 04:52:55     72s] [NR-eGR] Rule id: 0  Nets: 0 
[11/09 04:52:55     72s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:52:55     72s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:52:55     72s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:52:55     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:55     72s] [NR-eGR] Rule id: 1  Nets: 803 
[11/09 04:52:55     72s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:52:55     72s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:52:55     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:55     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:52:55     72s] [NR-eGR] ========================================
[11/09 04:52:55     72s] [NR-eGR] 
[11/09 04:52:55     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:52:55     72s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:52:55     72s] (I)       After initializing Early Global Route syMemory usage = 1404.0 MB
[11/09 04:52:55     72s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Reset routing kernel
[11/09 04:52:55     72s] (I)       Started Global Routing ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       ============= Initialization =============
[11/09 04:52:55     72s] (I)       totalPins=2834  totalGlobalPin=2794 (98.59%)
[11/09 04:52:55     72s] (I)       Started Net group 1 ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Started Build MST ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Generate topology with single threads
[11/09 04:52:55     72s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:52:55     72s] [NR-eGR] Layer group 1: route 803 net(s) in layer range [2, 9]
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] (I)       ============  Phase 1a Route ============
[11/09 04:52:55     72s] (I)       Started Phase 1a ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Started Pattern routing ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Usage: 4979 = (2443 H, 2536 V) = (3.79% H, 4.03% V) = (6.376e+03um H, 6.619e+03um V)
[11/09 04:52:55     72s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] (I)       ============  Phase 1b Route ============
[11/09 04:52:55     72s] (I)       Started Phase 1b ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Usage: 4979 = (2443 H, 2536 V) = (3.79% H, 4.03% V) = (6.376e+03um H, 6.619e+03um V)
[11/09 04:52:55     72s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.299519e+04um
[11/09 04:52:55     72s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] (I)       ============  Phase 1c Route ============
[11/09 04:52:55     72s] (I)       Started Phase 1c ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Usage: 4979 = (2443 H, 2536 V) = (3.79% H, 4.03% V) = (6.376e+03um H, 6.619e+03um V)
[11/09 04:52:55     72s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] (I)       ============  Phase 1d Route ============
[11/09 04:52:55     72s] (I)       Started Phase 1d ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Usage: 4979 = (2443 H, 2536 V) = (3.79% H, 4.03% V) = (6.376e+03um H, 6.619e+03um V)
[11/09 04:52:55     72s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] (I)       ============  Phase 1e Route ============
[11/09 04:52:55     72s] (I)       Started Phase 1e ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Started Route legalization ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Usage: 4979 = (2443 H, 2536 V) = (3.79% H, 4.03% V) = (6.376e+03um H, 6.619e+03um V)
[11/09 04:52:55     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.299519e+04um
[11/09 04:52:55     72s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Started Layer assignment ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Running layer assignment with 1 threads
[11/09 04:52:55     72s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] (I)       ============  Phase 1l Route ============
[11/09 04:52:55     72s] (I)       Started Phase 1l ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       
[11/09 04:52:55     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:52:55     72s] [NR-eGR]                        OverCon            
[11/09 04:52:55     72s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:52:55     72s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:52:55     72s] [NR-eGR] ----------------------------------------------
[11/09 04:52:55     72s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR] ----------------------------------------------
[11/09 04:52:55     72s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:52:55     72s] [NR-eGR] 
[11/09 04:52:55     72s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:52:55     72s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:52:55     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:52:55     72s] (I)       ============= track Assignment ============
[11/09 04:52:55     72s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Started Track Assignment ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:52:55     72s] (I)       Running track assignment with 1 threads
[11/09 04:52:55     72s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] (I)       Run Multi-thread track assignment
[11/09 04:52:55     72s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] Started Export DB wires ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] Started Export all nets ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] Started Set wire vias ( Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:55     72s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[11/09 04:52:55     72s] [NR-eGR] Metal2  (2V) length: 6.737515e+03um, number of vias: 4592
[11/09 04:52:55     72s] [NR-eGR] Metal3  (3H) length: 7.300315e+03um, number of vias: 249
[11/09 04:52:55     72s] [NR-eGR] Metal4  (4V) length: 9.944250e+02um, number of vias: 19
[11/09 04:52:55     72s] [NR-eGR] Metal5  (5H) length: 1.457250e+02um, number of vias: 0
[11/09 04:52:55     72s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:55     72s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:55     72s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:55     72s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:52:55     72s] [NR-eGR] Total length: 1.517798e+04um, number of vias: 7868
[11/09 04:52:55     72s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:55     72s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/09 04:52:55     72s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:52:55     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1403.99 MB )
[11/09 04:52:55     72s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 04:52:55     72s]     Routing using NR in eGR->NR Step done.
[11/09 04:52:55     72s] Net route status summary:
[11/09 04:52:55     72s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:55     72s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:55     72s] 
[11/09 04:52:55     72s] CCOPT: Done with clock implementation routing.
[11/09 04:52:55     72s] 
[11/09 04:52:55     72s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:13.3 real=0:00:15.1)
[11/09 04:52:55     72s]   Clock implementation routing done.
[11/09 04:52:55     72s]   Leaving CCOpt scope - extractRC...
[11/09 04:52:55     72s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 04:52:55     72s] Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
[11/09 04:52:55     72s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:52:55     72s] RC Extraction called in multi-corner(1) mode.
[11/09 04:52:55     72s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:52:55     72s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:52:55     72s] RCMode: PreRoute
[11/09 04:52:55     72s]       RC Corner Indexes            0   
[11/09 04:52:55     72s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:52:55     72s] Resistance Scaling Factor    : 1.00000 
[11/09 04:52:55     72s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:52:55     72s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:52:55     72s] Shrink Factor                : 1.00000
[11/09 04:52:55     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:52:55     72s] LayerId::1 widthSet size::1
[11/09 04:52:55     72s] LayerId::2 widthSet size::1
[11/09 04:52:55     72s] LayerId::3 widthSet size::1
[11/09 04:52:55     72s] LayerId::4 widthSet size::1
[11/09 04:52:55     72s] LayerId::5 widthSet size::1
[11/09 04:52:55     72s] LayerId::6 widthSet size::1
[11/09 04:52:55     72s] LayerId::7 widthSet size::1
[11/09 04:52:55     72s] LayerId::8 widthSet size::1
[11/09 04:52:55     72s] LayerId::9 widthSet size::1
[11/09 04:52:55     72s] Updating RC grid for preRoute extraction ...
[11/09 04:52:55     72s] Initializing multi-corner resistance tables ...
[11/09 04:52:55     72s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:52:55     72s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:52:55     72s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.031090 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:52:55     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1403.992M)
[11/09 04:52:55     72s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 04:52:55     72s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:55     72s]   Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:52:55     72s] End AAE Lib Interpolated Model. (MEM=1403.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:55     72s]   Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:55     72s]   Clock DAG stats after routing clock trees:
[11/09 04:52:55     72s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:55     72s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:55     72s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:55     72s]     sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:55     72s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:55     72s]     wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:55     72s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:55     72s]   Clock DAG net violations after routing clock trees: none
[11/09 04:52:55     72s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/09 04:52:55     72s]     Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:55     72s]     Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:55     72s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/09 04:52:55     72s]      Bufs: CLKBUFX16: 2 
[11/09 04:52:55     72s]   Primary reporting skew groups after routing clock trees:
[11/09 04:52:55     72s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:55     72s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:55     72s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:55     72s]   Skew group summary after routing clock trees:
[11/09 04:52:55     72s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:55     72s]   CCOpt::Phase::Routing done. (took cpu=0:00:13.4 real=0:00:15.1)
[11/09 04:52:55     72s]   CCOpt::Phase::PostConditioning...
[11/09 04:52:55     72s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[11/09 04:52:55     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1451.7M
[11/09 04:52:55     72s] #spOpts: mergeVia=F 
[11/09 04:52:55     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1451.7M
[11/09 04:52:55     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1451.7M
[11/09 04:52:55     72s] Core basic site is gsclib090site
[11/09 04:52:57     74s] Fast DP-INIT is on for default
[11/09 04:52:57     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:52:57     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:2.280, REAL:2.413, MEM:1451.7M
[11/09 04:52:57     74s] OPERPROF:     Starting CMU at level 3, MEM:1451.7M
[11/09 04:52:57     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1451.7M
[11/09 04:52:57     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.280, REAL:2.431, MEM:1451.7M
[11/09 04:52:57     74s] [CPU] DPlace-Init (cpu=0:00:02.3, real=0:00:02.0, mem=1451.7MB).
[11/09 04:52:57     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.280, REAL:2.435, MEM:1451.7M
[11/09 04:52:57     74s]   Removing CTS place status from clock tree and sinks.
[11/09 04:52:57     74s] Removed CTS place status from 2 clock cells (out of 4 ) and 0 clock sinks (out of 0 ).
[11/09 04:52:57     74s]   Switching to inst based legalization.
[11/09 04:52:57     74s]   PostConditioning...
[11/09 04:52:57     74s]     PostConditioning active optimizations:
[11/09 04:52:57     74s]      - DRV fixing with cell sizing and buffering
[11/09 04:52:57     74s]      - Skew fixing with cell sizing
[11/09 04:52:57     74s]     
[11/09 04:52:57     74s]     Currently running CTS, using active skew data
[11/09 04:52:57     74s]     Reset bufferability constraints...
[11/09 04:52:57     74s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/09 04:52:57     74s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]     PostConditioning Upsizing To Fix DRVs...
[11/09 04:52:57     74s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:57     74s]       CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       PRO Statistics: Fix DRVs (initial upsizing):
[11/09 04:52:57     74s]       ============================================
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Cell changes by Net Type:
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       top                0            0           0            0                    0                0
[11/09 04:52:57     74s]       trunk              0            0           0            0                    0                0
[11/09 04:52:57     74s]       leaf               0            0           0            0                    0                0
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       Total              0            0           0            0                    0                0
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:52:57     74s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:52:57     74s]         cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:57     74s]         cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:57     74s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:57     74s]         sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:57     74s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:57     74s]         wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:57     74s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:57     74s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/09 04:52:57     74s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:52:57     74s]         Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]         Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/09 04:52:57     74s]          Bufs: CLKBUFX16: 2 
[11/09 04:52:57     74s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:52:57     74s]         skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:57     74s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:57     74s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:52:57     74s]         skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:57     74s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]     Recomputing CTS skew targets...
[11/09 04:52:57     74s]     Resolving skew group constraints...
[11/09 04:52:57     74s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/09 04:52:57     74s]     Resolving skew group constraints done.
[11/09 04:52:57     74s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]     PostConditioning Fixing DRVs...
[11/09 04:52:57     74s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:57     74s]       CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       PRO Statistics: Fix DRVs (cell sizing):
[11/09 04:52:57     74s]       =======================================
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Cell changes by Net Type:
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       top                0            0           0            0                    0                0
[11/09 04:52:57     74s]       trunk              0            0           0            0                    0                0
[11/09 04:52:57     74s]       leaf               0            0           0            0                    0                0
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       Total              0            0           0            0                    0                0
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:52:57     74s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/09 04:52:57     74s]         cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:57     74s]         cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:57     74s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:57     74s]         sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:57     74s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:57     74s]         wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:57     74s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:57     74s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/09 04:52:57     74s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/09 04:52:57     74s]         Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]         Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/09 04:52:57     74s]          Bufs: CLKBUFX16: 2 
[11/09 04:52:57     74s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/09 04:52:57     74s]         skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:57     74s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:57     74s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/09 04:52:57     74s]         skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:57     74s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]     Buffering to fix DRVs...
[11/09 04:52:57     74s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/09 04:52:57     74s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:52:57     74s]     Inserted 0 buffers and inverters.
[11/09 04:52:57     74s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/09 04:52:57     74s]     CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/09 04:52:57     74s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/09 04:52:57     74s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:57     74s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:57     74s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:57     74s]       sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:57     74s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:57     74s]       wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:57     74s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:57     74s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/09 04:52:57     74s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/09 04:52:57     74s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]       Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/09 04:52:57     74s]        Bufs: CLKBUFX16: 2 
[11/09 04:52:57     74s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/09 04:52:57     74s]       skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:57     74s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:57     74s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/09 04:52:57     74s]       skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Slew Diagnostics: After DRV fixing
[11/09 04:52:57     74s] ==================================
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Global Causes:
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] -----
[11/09 04:52:57     74s] Cause
[11/09 04:52:57     74s] -----
[11/09 04:52:57     74s]   (empty table)
[11/09 04:52:57     74s] -----
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Top 5 overslews:
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] ---------------------------------
[11/09 04:52:57     74s] Overslew    Causes    Driving Pin
[11/09 04:52:57     74s] ---------------------------------
[11/09 04:52:57     74s]   (empty table)
[11/09 04:52:57     74s] ---------------------------------
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] -------------------
[11/09 04:52:57     74s] Cause    Occurences
[11/09 04:52:57     74s] -------------------
[11/09 04:52:57     74s]   (empty table)
[11/09 04:52:57     74s] -------------------
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Violation diagnostics counts from the 0 nodes that have violations:
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] -------------------
[11/09 04:52:57     74s] Cause    Occurences
[11/09 04:52:57     74s] -------------------
[11/09 04:52:57     74s]   (empty table)
[11/09 04:52:57     74s] -------------------
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s]     PostConditioning Fixing Skew by cell sizing...
[11/09 04:52:57     74s] Path optimization required 0 stage delay updates 
[11/09 04:52:57     74s]       Resized 0 clock insts to decrease delay.
[11/09 04:52:57     74s] Fixing short paths with downsize only
[11/09 04:52:57     74s] Path optimization required 0 stage delay updates 
[11/09 04:52:57     74s]       Resized 0 clock insts to increase delay.
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       PRO Statistics: Fix Skew (cell sizing):
[11/09 04:52:57     74s]       =======================================
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Cell changes by Net Type:
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       top                0            0           0            0                    0                0
[11/09 04:52:57     74s]       trunk              0            0           0            0                    0                0
[11/09 04:52:57     74s]       leaf               0            0           0            0                    0                0
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       Total              0            0           0            0                    0                0
[11/09 04:52:57     74s]       -------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:52:57     74s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:52:57     74s]       
[11/09 04:52:57     74s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:52:57     74s]         cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:57     74s]         cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:57     74s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:57     74s]         sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:57     74s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:57     74s]         wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:57     74s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:57     74s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/09 04:52:57     74s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:52:57     74s]         Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]         Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/09 04:52:57     74s]          Bufs: CLKBUFX16: 2 
[11/09 04:52:57     74s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:52:57     74s]         skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:57     74s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:57     74s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:52:57     74s]         skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:52:57     74s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]     Reconnecting optimized routes...
[11/09 04:52:57     74s]     Reset timing graph...
[11/09 04:52:57     74s] Ignoring AAE DB Resetting ...
[11/09 04:52:57     74s]     Reset timing graph done.
[11/09 04:52:57     74s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/09 04:52:57     74s]     Set dirty flag on 0 instances, 0 nets
[11/09 04:52:57     74s]   PostConditioning done.
[11/09 04:52:57     74s] Net route status summary:
[11/09 04:52:57     74s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:57     74s]   Non-clock:   824 (unrouted=21, trialRouted=803, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:52:57     74s]   Update timing and DAG stats after post-conditioning...
[11/09 04:52:57     74s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]   Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:52:57     74s] End AAE Lib Interpolated Model. (MEM=1442.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:52:57     74s]   Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s]   Clock DAG stats after post-conditioning:
[11/09 04:52:57     74s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:57     74s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:57     74s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:57     74s]     sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:57     74s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:57     74s]     wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:57     74s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:57     74s]   Clock DAG net violations after post-conditioning: none
[11/09 04:52:57     74s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/09 04:52:57     74s]     Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]     Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/09 04:52:57     74s]      Bufs: CLKBUFX16: 2 
[11/09 04:52:57     74s]   Primary reporting skew groups after post-conditioning:
[11/09 04:52:57     74s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:57     74s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:57     74s]   Skew group summary after post-conditioning:
[11/09 04:52:57     74s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.4 real=0:00:02.5)
[11/09 04:52:57     74s]   Setting CTS place status to fixed for clock tree and sinks.
[11/09 04:52:57     74s] numClockCells = 4, numClockCellsFixed = 4, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/09 04:52:57     74s]   Post-balance tidy up or trial balance steps...
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG stats at end of CTS:
[11/09 04:52:57     74s]   ==============================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   ------------------------------------------------------------
[11/09 04:52:57     74s]   Cell type                     Count    Area      Capacitance
[11/09 04:52:57     74s]   ------------------------------------------------------------
[11/09 04:52:57     74s]   Buffers                         2      42.386       0.021
[11/09 04:52:57     74s]   Inverters                       0       0.000       0.000
[11/09 04:52:57     74s]   Integrated Clock Gates          0       0.000       0.000
[11/09 04:52:57     74s]   Non-Integrated Clock Gates      0       0.000       0.000
[11/09 04:52:57     74s]   Clock Logic                     0       0.000       0.000
[11/09 04:52:57     74s]   All                             2      42.386       0.021
[11/09 04:52:57     74s]   ------------------------------------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG wire lengths at end of CTS:
[11/09 04:52:57     74s]   =====================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   --------------------
[11/09 04:52:57     74s]   Type     Wire Length
[11/09 04:52:57     74s]   --------------------
[11/09 04:52:57     74s]   Top          0.000
[11/09 04:52:57     74s]   Trunk      130.355
[11/09 04:52:57     74s]   Leaf      1255.990
[11/09 04:52:57     74s]   Total     1386.345
[11/09 04:52:57     74s]   --------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG hp wire lengths at end of CTS:
[11/09 04:52:57     74s]   ========================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   -----------------------
[11/09 04:52:57     74s]   Type     hp Wire Length
[11/09 04:52:57     74s]   -----------------------
[11/09 04:52:57     74s]   Top           0.000
[11/09 04:52:57     74s]   Trunk         0.000
[11/09 04:52:57     74s]   Leaf        311.460
[11/09 04:52:57     74s]   Total       311.460
[11/09 04:52:57     74s]   -----------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG capacitances at end of CTS:
[11/09 04:52:57     74s]   =====================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   --------------------------------
[11/09 04:52:57     74s]   Type     Gate     Wire     Total
[11/09 04:52:57     74s]   --------------------------------
[11/09 04:52:57     74s]   Top      0.000    0.000    0.000
[11/09 04:52:57     74s]   Trunk    0.021    0.015    0.036
[11/09 04:52:57     74s]   Leaf     0.332    0.142    0.475
[11/09 04:52:57     74s]   Total    0.354    0.157    0.511
[11/09 04:52:57     74s]   --------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG sink capacitances at end of CTS:
[11/09 04:52:57     74s]   ==========================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   --------------------------------------------------------
[11/09 04:52:57     74s]   Count    Total    Average    Std. Dev.    Min      Max
[11/09 04:52:57     74s]   --------------------------------------------------------
[11/09 04:52:57     74s]    189     0.332     0.002       0.000      0.002    0.002
[11/09 04:52:57     74s]   --------------------------------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG net violations at end of CTS:
[11/09 04:52:57     74s]   =======================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   None
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/09 04:52:57     74s]   ====================================================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/09 04:52:57     74s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   Trunk       0.196       1       0.003       0.000      0.003    0.003    {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}         -
[11/09 04:52:57     74s]   Leaf        0.196       2       0.146       0.003      0.144    0.148    {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}         -
[11/09 04:52:57     74s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Clock DAG library cell distribution at end of CTS:
[11/09 04:52:57     74s]   ==================================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   ------------------------------------------
[11/09 04:52:57     74s]   Name         Type      Inst     Inst Area 
[11/09 04:52:57     74s]                          Count    (um^2)
[11/09 04:52:57     74s]   ------------------------------------------
[11/09 04:52:57     74s]   CLKBUFX16    buffer      2        42.386
[11/09 04:52:57     74s]   ------------------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Primary reporting skew groups summary at end of CTS:
[11/09 04:52:57     74s]   ====================================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/09 04:52:57     74s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   delay1:both.late    clk/sdc1      0.191     0.199     0.008       0.135         0.006           0.005           0.196        0.002     100% {0.191, 0.199}
[11/09 04:52:57     74s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Skew group summary at end of CTS:
[11/09 04:52:57     74s]   =================================
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/09 04:52:57     74s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   delay1:both.late    clk/sdc1      0.191     0.199     0.008       0.135         0.006           0.005           0.196        0.002     100% {0.191, 0.199}
[11/09 04:52:57     74s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Found a total of 0 clock tree pins with a slew violation.
[11/09 04:52:57     74s]   
[11/09 04:52:57     74s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s] Synthesizing clock trees done.
[11/09 04:52:57     74s] Tidy Up And Update Timing...
[11/09 04:52:57     74s] External - Set all clocks to propagated mode...
[11/09 04:52:57     74s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[11/09 04:52:57     74s]  * The following are in propagated mode:
[11/09 04:52:57     74s]    - SDC clock clk in view view1
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Setting all clocks to propagated mode.
[11/09 04:52:57     74s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s] Clock DAG stats after update timingGraph:
[11/09 04:52:57     74s]   cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:52:57     74s]   cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:52:57     74s]   cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:52:57     74s]   sink capacitance : count=189, total=0.332pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:52:57     74s]   wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.142pF, total=0.157pF
[11/09 04:52:57     74s]   wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:52:57     74s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=311.460um, total=311.460um
[11/09 04:52:57     74s] Clock DAG net violations after update timingGraph: none
[11/09 04:52:57     74s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/09 04:52:57     74s]   Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s]   Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.003ns min=0.144ns max=0.148ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:52:57     74s] Clock DAG library cell distribution after update timingGraph {count}:
[11/09 04:52:57     74s]    Bufs: CLKBUFX16: 2 
[11/09 04:52:57     74s] Primary reporting skew groups after update timingGraph:
[11/09 04:52:57     74s]   skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:52:57     74s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:52:57     74s] Skew group summary after update timingGraph:
[11/09 04:52:57     74s]   skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:52:57     74s] Logging CTS constraint violations...
[11/09 04:52:57     74s]   No violations found.
[11/09 04:52:57     74s] Logging CTS constraint violations done.
[11/09 04:52:57     74s] Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:52:57     74s] Runtime done. (took cpu=0:00:20.9 real=0:00:22.9)
[11/09 04:52:57     74s] Runtime Report Coverage % = 99.8
[11/09 04:52:57     74s] Runtime Summary
[11/09 04:52:57     74s] ===============
[11/09 04:52:57     74s] Clock Runtime:  (28%) Core CTS           6.58 (Init 1.03, Construction 0.43, Implementation 2.16, eGRPC 0.33, PostConditioning 2.53, Other 0.10)
[11/09 04:52:57     74s] Clock Runtime:  (69%) CTS services      15.83 (RefinePlace 0.15, EarlyGlobalClock 1.65, NanoRoute 13.97, ExtractRC 0.06, TimingAnalysis 0.00)
[11/09 04:52:57     74s] Clock Runtime:   (2%) Other CTS          0.48 (Init 0.14, CongRepair/EGR-DP 0.30, TimingUpdate 0.04, Other 0.00)
[11/09 04:52:57     74s] Clock Runtime: (100%) Total             22.89
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] Runtime Summary:
[11/09 04:52:57     74s] ================
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] ------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s] wall   % time  children  called  name
[11/09 04:52:57     74s] ------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s] 22.94  100.00   22.94      0       
[11/09 04:52:57     74s] 22.94  100.00   22.89      1     Runtime
[11/09 04:52:57     74s]  0.02    0.11    0.02      1     CCOpt::Phase::Initialization
[11/09 04:52:57     74s]  0.02    0.11    0.02      1       Check Prerequisites
[11/09 04:52:57     74s]  0.02    0.10    0.00      1         Leaving CCOpt scope - CheckPlace
[11/09 04:52:57     74s]  1.12    4.88    1.09      1     CCOpt::Phase::PreparingToBalance
[11/09 04:52:57     74s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/09 04:52:57     74s]  0.12    0.52    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/09 04:52:57     74s]  0.04    0.15    0.00      1       Legalization setup
[11/09 04:52:57     74s]  0.93    4.06    0.00      1       Validating CTS configuration
[11/09 04:52:57     74s]  0.00    0.00    0.00      1         Checking module port directions
[11/09 04:52:57     74s]  0.03    0.12    0.00      1     Preparing To Balance
[11/09 04:52:57     74s]  1.39    6.05    1.39      1     CCOpt::Phase::Construction
[11/09 04:52:57     74s]  1.09    4.77    1.09      1       Stage::Clustering
[11/09 04:52:57     74s]  0.17    0.73    0.16      1         Clustering
[11/09 04:52:57     74s]  0.00    0.01    0.00      1           Initialize for clustering
[11/09 04:52:57     74s]  0.06    0.27    0.00      1           Bottom-up phase
[11/09 04:52:57     74s]  0.09    0.40    0.07      1           Legalizing clock trees
[11/09 04:52:57     74s]  0.06    0.27    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/09 04:52:57     74s]  0.01    0.02    0.00      1             Clock tree timing engine global stage delay update for delay1:both.late
[11/09 04:52:57     74s]  0.92    4.02    0.90      1         CongRepair After Initial Clustering
[11/09 04:52:57     74s]  0.87    3.80    0.35      1           Leaving CCOpt scope - Early Global Route
[11/09 04:52:57     74s]  0.20    0.87    0.00      1             Early Global Route - eGR only step
[11/09 04:52:57     74s]  0.15    0.65    0.00      1             Congestion Repair
[11/09 04:52:57     74s]  0.02    0.09    0.00      1           Leaving CCOpt scope - extractRC
[11/09 04:52:57     74s]  0.01    0.04    0.00      1           Clock tree timing engine global stage delay update for delay1:both.late
[11/09 04:52:57     74s]  0.03    0.11    0.02      1       Stage::DRV Fixing
[11/09 04:52:57     74s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[11/09 04:52:57     74s]  0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/09 04:52:57     74s]  0.27    1.16    0.26      1       Stage::Insertion Delay Reduction
[11/09 04:52:57     74s]  0.01    0.02    0.00      1         Removing unnecessary root buffering
[11/09 04:52:57     74s]  0.01    0.02    0.00      1         Removing unconstrained drivers
[11/09 04:52:57     74s]  0.03    0.15    0.00      1         Reducing insertion delay 1
[11/09 04:52:57     74s]  0.01    0.03    0.00      1         Removing longest path buffering
[11/09 04:52:57     74s]  0.21    0.93    0.00      1         Reducing insertion delay 2
[11/09 04:52:57     74s]  2.19    9.55    2.19      1     CCOpt::Phase::Implementation
[11/09 04:52:57     74s]  0.06    0.25    0.06      1       Stage::Reducing Power
[11/09 04:52:57     74s]  0.01    0.03    0.00      1         Improving clock tree routing
[11/09 04:52:57     74s]  0.04    0.19    0.00      1         Reducing clock tree power 1
[11/09 04:52:57     74s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/09 04:52:57     74s]  0.01    0.03    0.00      1         Reducing clock tree power 2
[11/09 04:52:57     74s]  1.73    7.55    1.72      1       Stage::Balancing
[11/09 04:52:57     74s]  1.68    7.33    1.67      1         Approximately balancing fragments step
[11/09 04:52:57     74s]  1.60    6.98    0.00      1           Resolve constraints - Approximately balancing fragments
[11/09 04:52:57     74s]  0.01    0.02    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/09 04:52:57     74s]  0.01    0.03    0.00      1           Moving gates to improve sub-tree skew
[11/09 04:52:57     74s]  0.05    0.22    0.00      1           Approximately balancing fragments bottom up
[11/09 04:52:57     74s]  0.01    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[11/09 04:52:57     74s]  0.01    0.03    0.00      1         Improving fragments clock skew
[11/09 04:52:57     74s]  0.02    0.08    0.01      1         Approximately balancing step
[11/09 04:52:57     74s]  0.01    0.03    0.00      1           Resolve constraints - Approximately balancing
[11/09 04:52:57     74s]  0.01    0.02    0.00      1           Approximately balancing, wire and cell delays
[11/09 04:52:57     74s]  0.01    0.04    0.00      1         Fixing clock tree overload
[11/09 04:52:57     74s]  0.01    0.04    0.00      1         Approximately balancing paths
[11/09 04:52:57     74s]  0.36    1.59    0.36      1       Stage::Polishing
[11/09 04:52:57     74s]  0.03    0.12    0.01      1         Merging balancing drivers for power
[11/09 04:52:57     74s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for delay1:both.late
[11/09 04:52:57     74s]  0.01    0.04    0.00      1         Improving clock skew
[11/09 04:52:57     74s]  0.18    0.79    0.17      1         Moving gates to reduce wire capacitance
[11/09 04:52:57     74s]  0.00    0.01    0.00      2           Artificially removing short and long paths
[11/09 04:52:57     74s]  0.02    0.09    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/09 04:52:57     74s]  0.06    0.28    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/09 04:52:57     74s]  0.02    0.07    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/09 04:52:57     74s]  0.06    0.27    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/09 04:52:57     74s]  0.05    0.22    0.00      1         Reducing clock tree power 3
[11/09 04:52:57     74s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[11/09 04:52:57     74s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/09 04:52:57     74s]  0.01    0.03    0.00      1         Improving insertion delay
[11/09 04:52:57     74s]  0.09    0.37    0.07      1         Wire Opt OverFix
[11/09 04:52:57     74s]  0.06    0.26    0.05      1           Wire Reduction extra effort
[11/09 04:52:57     74s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[11/09 04:52:57     74s]  0.00    0.00    0.00      1             Global shorten wires A0
[11/09 04:52:57     74s]  0.03    0.13    0.00      2             Move For Wirelength - core
[11/09 04:52:57     74s]  0.00    0.00    0.00      1             Global shorten wires A1
[11/09 04:52:57     74s]  0.01    0.06    0.00      1             Global shorten wires B
[11/09 04:52:57     74s]  0.00    0.02    0.00      1             Move For Wirelength - branch
[11/09 04:52:57     74s]  0.01    0.04    0.01      1           Optimizing orientation
[11/09 04:52:57     74s]  0.01    0.04    0.00      1             FlipOpt
[11/09 04:52:57     74s]  0.03    0.15    0.03      1       Stage::Updating netlist
[11/09 04:52:57     74s]  0.03    0.12    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/09 04:52:57     74s]  0.41    1.80    0.34      1     CCOpt::Phase::eGRPC
[11/09 04:52:57     74s]  0.20    0.87    0.19      1       Leaving CCOpt scope - Routing Tools
[11/09 04:52:57     74s]  0.19    0.84    0.00      1         Early Global Route - eGR only step
[11/09 04:52:57     74s]  0.02    0.10    0.00      1       Leaving CCOpt scope - extractRC
[11/09 04:52:57     74s]  0.01    0.03    0.01      1       Reset bufferability constraints
[11/09 04:52:57     74s]  0.01    0.03    0.00      1         Clock tree timing engine global stage delay update for delay1:both.late
[11/09 04:52:57     74s]  0.01    0.04    0.00      1       eGRPC Moving buffers
[11/09 04:52:57     74s]  0.00    0.00    0.00      1         Violation analysis
[11/09 04:52:57     74s]  0.02    0.10    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/09 04:52:57     74s]  0.00    0.00    0.00      1         Artificially removing long paths
[11/09 04:52:57     74s]  0.02    0.07    0.00      1       eGRPC Fixing DRVs
[11/09 04:52:57     74s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[11/09 04:52:57     74s]  0.00    0.00    0.00      1       Violation analysis
[11/09 04:52:57     74s]  0.06    0.27    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/09 04:52:57     74s] 15.13   65.94   15.12      1     CCOpt::Phase::Routing
[11/09 04:52:57     74s] 15.09   65.78   15.05      1       Leaving CCOpt scope - Routing Tools
[11/09 04:52:57     74s]  0.93    4.06    0.00      1         Early Global Route - eGR->NR step
[11/09 04:52:57     74s] 13.97   60.88    0.00      1         NanoRoute
[11/09 04:52:57     74s]  0.15    0.64    0.00      1         Route Remaining Unrouted Nets
[11/09 04:52:57     74s]  0.02    0.07    0.00      1       Leaving CCOpt scope - extractRC
[11/09 04:52:57     74s]  0.01    0.03    0.00      1       Clock tree timing engine global stage delay update for delay1:both.late
[11/09 04:52:57     74s]  2.53   11.03    0.07      1     CCOpt::Phase::PostConditioning
[11/09 04:52:57     74s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/09 04:52:57     74s]  0.02    0.07    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/09 04:52:57     74s]  0.01    0.03    0.00      1       Recomputing CTS skew targets
[11/09 04:52:57     74s]  0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[11/09 04:52:57     74s]  0.01    0.05    0.00      1       Buffering to fix DRVs
[11/09 04:52:57     74s]  0.01    0.05    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/09 04:52:57     74s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[11/09 04:52:57     74s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/09 04:52:57     74s]  0.01    0.03    0.00      1       Clock tree timing engine global stage delay update for delay1:both.late
[11/09 04:52:57     74s]  0.02    0.09    0.00      1     Post-balance tidy up or trial balance steps
[11/09 04:52:57     74s]  0.05    0.21    0.04      1     Tidy Up And Update Timing
[11/09 04:52:57     74s]  0.04    0.17    0.00      1       External - Set all clocks to propagated mode
[11/09 04:52:57     74s] ------------------------------------------------------------------------------------------------------------------
[11/09 04:52:57     74s] 
[11/09 04:52:57     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 04:52:57     74s] Synthesizing clock trees with CCOpt done.
[11/09 04:52:57     74s] INFO: Running scanReorder auto flow in postCTS: using -clkAware and -holdAware
[11/09 04:52:57     74s] DBG: sciUnitLenDelay = 0.123450
[11/09 04:52:57     74s] Set analysis mode to hold.
[11/09 04:52:57     74s] #################################################################################
[11/09 04:52:57     74s] # Design Stage: PreRoute
[11/09 04:52:57     74s] # Design Name: collision_avoidance_car
[11/09 04:52:57     74s] # Design Mode: 90nm
[11/09 04:52:57     74s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:52:57     74s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:52:57     74s] # Signoff Settings: SI Off 
[11/09 04:52:57     74s] #################################################################################
[11/09 04:52:57     74s] Calculate delays in Single mode...
[11/09 04:52:57     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1444.2M, InitMEM = 1444.2M)
[11/09 04:52:57     74s] Start delay calculation (fullDC) (1 T). (MEM=1444.16)
[11/09 04:53:10     81s] End AAE Lib Interpolated Model. (MEM=1460.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:53:37     90s] Total number of fetched objects 806
[11/09 04:53:37     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:53:37     90s] End delay calculation. (MEM=1432.88 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 04:53:37     90s] End delay calculation (fullDC). (MEM=1432.88 CPU=0:00:15.4 REAL=0:00:40.0)
[11/09 04:53:37     90s] *** CDM Built up (cpu=0:00:15.4  real=0:00:40.0  mem= 1432.9M) ***
[11/09 04:53:37     90s] DBG: scgNrActiveHoldView = 1
[11/09 04:53:37     90s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/09 04:53:37     90s] Successfully traced 1 scan chain  (total 189 scan bits).
[11/09 04:53:37     90s] *** Scan Sanity Check Summary:
[11/09 04:53:37     90s] *** 1 scan chain  passed sanity check.
[11/09 04:53:37     90s] INFO: Auto effort scan reorder.
[11/09 04:53:37     90s] *** Summary: Scan Reorder within scan chain
[11/09 04:53:37     90s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[11/09 04:53:37     90s] Successfully reordered 1 scan chain .
[11/09 04:53:37     90s] Initial total scan wire length:     1484.150 (floating:     1450.510)
[11/09 04:53:37     90s] Final   total scan wire length:     1762.550 (floating:     1728.910)
[11/09 04:53:37     90s] Improvement:     -278.400   percent -18.76 (floating improvement:     -278.400   percent -19.19)
[11/09 04:53:37     90s] Current max long connection 55.970
[11/09 04:53:37     90s] Restore timing analysis mode.
[11/09 04:53:37     90s] *** End of ScanReorder (cpu=0:00:15.4, real=0:00:40.0, mem=1624.9M) ***
[11/09 04:53:37     90s] *** Summary: Scan Reorder within scan chain
[11/09 04:53:37     90s] Initial total scan wire length:     1484.150 (floating:     1450.510)
[11/09 04:53:37     90s] Final   total scan wire length:     1762.550 (floating:     1728.910)
[11/09 04:53:37     90s] Improvement:     -278.400   percent -18.76 (floating improvement:     -278.400   percent -19.19)
[11/09 04:53:37     90s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[11/09 04:53:37     90s] Final   scan reorder max long connection:       55.970
[11/09 04:53:37     90s] Total net length = 1.134e+04 (5.663e+03 5.677e+03) (ext = 1.480e+03)
[11/09 04:53:37     90s] *** End of ScanReorder (cpu=0:00:15.4, real=0:00:40.0, mem=1624.9M) ***
[11/09 04:53:37     90s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1003.0M, totSessionCpu=0:01:35 **
[11/09 04:53:37     90s] **WARN: (IMPOPT-576):	71 nets have unplaced terms. 
[11/09 04:53:37     90s] Type 'man IMPOPT-576' for more detail.
[11/09 04:53:37     90s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 04:53:37     90s] Need call spDPlaceInit before registerPrioInstLoc.
[11/09 04:53:37     90s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:37     90s] GigaOpt running with 1 threads.
[11/09 04:53:37     90s] Info: 1 threads available for lower-level modules during optimization.
[11/09 04:53:37     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:1390.9M
[11/09 04:53:37     90s] #spOpts: mergeVia=F 
[11/09 04:53:37     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1390.9M
[11/09 04:53:37     90s] OPERPROF:     Starting CMU at level 3, MEM:1390.9M
[11/09 04:53:37     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1390.9M
[11/09 04:53:37     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.022, MEM:1390.9M
[11/09 04:53:37     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1390.9MB).
[11/09 04:53:37     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.027, MEM:1390.9M
[11/09 04:53:37     90s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:37     90s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:37     90s] 
[11/09 04:53:37     90s] Creating Lib Analyzer ...
[11/09 04:53:37     90s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:37     90s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:53:37     90s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:53:37     90s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:53:37     90s] 
[11/09 04:53:37     90s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:53:38     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=1412.9M
[11/09 04:53:38     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:36 mem=1412.9M
[11/09 04:53:38     90s] Creating Lib Analyzer, finished. 
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	current_speed_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (IMPOPT-665):	distance_travelled_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:53:38     90s] Type 'man IMPOPT-665' for more detail.
[11/09 04:53:38     90s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/09 04:53:38     90s] To increase the message display limit, refer to the product command reference manual.
[11/09 04:53:38     90s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/09 04:53:38     90s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/09 04:53:38     90s] Effort level <high> specified for reg2reg path_group
[11/09 04:53:38     90s] Processing average sequential pin duty cycle 
[11/09 04:53:38     90s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 995.0M, totSessionCpu=0:01:36 **
[11/09 04:53:38     90s] *** Changing analysis mode to setup ***
[11/09 04:53:38     90s] *** optDesign -postCTS ***
[11/09 04:53:38     90s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 04:53:38     90s] Hold Target Slack: user slack 0
[11/09 04:53:38     90s] Setup Target Slack: user slack 0; extra slack 0.0
[11/09 04:53:38     90s] setUsefulSkewMode -ecoRoute false
[11/09 04:53:38     90s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/09 04:53:38     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1400.7M
[11/09 04:53:38     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1400.7M
[11/09 04:53:38     91s] Deleting Cell Server ...
[11/09 04:53:38     91s] Deleting Lib Analyzer.
[11/09 04:53:38     91s] Multi-VT timing optimization disabled based on library information.
[11/09 04:53:38     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 04:53:38     91s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:53:38     91s] Summary for sequential cells identification: 
[11/09 04:53:38     91s]   Identified SBFF number: 112
[11/09 04:53:38     91s]   Identified MBFF number: 0
[11/09 04:53:38     91s]   Identified SB Latch number: 0
[11/09 04:53:38     91s]   Identified MB Latch number: 0
[11/09 04:53:38     91s]   Not identified SBFF number: 8
[11/09 04:53:38     91s]   Not identified MBFF number: 0
[11/09 04:53:38     91s]   Not identified SB Latch number: 0
[11/09 04:53:38     91s]   Not identified MB Latch number: 0
[11/09 04:53:38     91s]   Number of sequential cells which are not FFs: 32
[11/09 04:53:38     91s]  Visiting view : view1
[11/09 04:53:38     91s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:53:38     91s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:53:38     91s]  Visiting view : view1
[11/09 04:53:38     91s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:53:38     91s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:53:38     91s]  Setting StdDelay to 35.80
[11/09 04:53:38     91s] Creating Cell Server, finished. 
[11/09 04:53:38     91s] 
[11/09 04:53:38     91s] Deleting Cell Server ...
[11/09 04:53:38     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:38     91s] All LLGs are deleted
[11/09 04:53:38     91s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1400.7M
[11/09 04:53:38     91s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1400.7M
[11/09 04:53:38     91s] Start to check current routing status for nets...
[11/09 04:53:38     91s] Net acceleration[0] is not routed.
[11/09 04:53:38     91s] All nets will be re-routed.
[11/09 04:53:38     91s] End to check current routing status for nets (mem=1400.7M)
[11/09 04:53:38     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:38     91s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=1400.7M
[11/09 04:53:38     91s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:53:39     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1400.7M
[11/09 04:53:39     91s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Started Loading and Dumping File ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Reading DB...
[11/09 04:53:39     91s] (I)       Read data from FE... (mem=1400.7M)
[11/09 04:53:39     91s] (I)       Read nodes and places... (mem=1400.7M)
[11/09 04:53:39     91s] (I)       Done Read nodes and places (cpu=0.000s, mem=1400.7M)
[11/09 04:53:39     91s] (I)       Read nets... (mem=1400.7M)
[11/09 04:53:39     91s] (I)       Done Read nets (cpu=0.000s, mem=1400.7M)
[11/09 04:53:39     91s] (I)       Done Read data from FE (cpu=0.000s, mem=1400.7M)
[11/09 04:53:39     91s] (I)       before initializing RouteDB syMemory usage = 1400.7 MB
[11/09 04:53:39     91s] (I)       == Non-default Options ==
[11/09 04:53:39     91s] (I)       Maximum routing layer                              : 9
[11/09 04:53:39     91s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:53:39     91s] (I)       Use row-based GCell size
[11/09 04:53:39     91s] (I)       GCell unit size  : 5220
[11/09 04:53:39     91s] (I)       GCell multiplier : 1
[11/09 04:53:39     91s] (I)       build grid graph
[11/09 04:53:39     91s] (I)       build grid graph start
[11/09 04:53:39     91s] [NR-eGR] Track table information for default rule: 
[11/09 04:53:39     91s] [NR-eGR] Metal1 has no routable track
[11/09 04:53:39     91s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:53:39     91s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:53:39     91s] (I)       build grid graph end
[11/09 04:53:39     91s] (I)       ===========================================================================
[11/09 04:53:39     91s] (I)       == Report All Rule Vias ==
[11/09 04:53:39     91s] (I)       ===========================================================================
[11/09 04:53:39     91s] (I)        Via Rule : (Default)
[11/09 04:53:39     91s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:53:39     91s] (I)       ---------------------------------------------------------------------------
[11/09 04:53:39     91s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:53:39     91s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:53:39     91s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:53:39     91s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:53:39     91s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:53:39     91s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:53:39     91s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:53:39     91s] (I)        8   79 : VIA8X                      83 : VIA8_2CUT_E              
[11/09 04:53:39     91s] (I)       ===========================================================================
[11/09 04:53:39     91s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Num PG vias on layer 2 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 3 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 4 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 5 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 6 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 7 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 8 : 0
[11/09 04:53:39     91s] (I)       Num PG vias on layer 9 : 0
[11/09 04:53:39     91s] [NR-eGR] Read 6704 PG shapes
[11/09 04:53:39     91s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:53:39     91s] [NR-eGR] #Instance Blockages : 0
[11/09 04:53:39     91s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:53:39     91s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:53:39     91s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:53:39     91s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:53:39     91s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[11/09 04:53:39     91s] (I)       readDataFromPlaceDB
[11/09 04:53:39     91s] (I)       Read net information..
[11/09 04:53:39     91s] [NR-eGR] Read numTotalNets=806  numIgnoredNets=3
[11/09 04:53:39     91s] (I)       Read testcase time = 0.000 seconds
[11/09 04:53:39     91s] 
[11/09 04:53:39     91s] (I)       early_global_route_priority property id does not exist.
[11/09 04:53:39     91s] (I)       Start initializing grid graph
[11/09 04:53:39     91s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:53:39     91s] (I)       End initializing grid graph
[11/09 04:53:39     91s] (I)       Model blockages into capacity
[11/09 04:53:39     91s] (I)       Read Num Blocks=6704  Num Prerouted Wires=612  Num CS=0
[11/09 04:53:39     91s] (I)       Started Modeling ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 231
[11/09 04:53:39     91s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 311
[11/09 04:53:39     91s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 67
[11/09 04:53:39     91s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 3
[11/09 04:53:39     91s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:53:39     91s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:53:39     91s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:53:39     91s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:53:39     91s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       -- layer congestion ratio --
[11/09 04:53:39     91s] (I)       Layer 1 : 0.100000
[11/09 04:53:39     91s] (I)       Layer 2 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 3 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 4 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 5 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 6 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 7 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 8 : 0.700000
[11/09 04:53:39     91s] (I)       Layer 9 : 0.700000
[11/09 04:53:39     91s] (I)       ----------------------------
[11/09 04:53:39     91s] (I)       Number of ignored nets = 3
[11/09 04:53:39     91s] (I)       Number of fixed nets = 3.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:53:39     91s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:53:39     91s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:53:39     91s] (I)       Before initializing Early Global Route syMemory usage = 1400.7 MB
[11/09 04:53:39     91s] (I)       Ndr track 0 does not exist
[11/09 04:53:39     91s] (I)       Ndr track 0 does not exist
[11/09 04:53:39     91s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:53:39     91s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:53:39     91s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:53:39     91s] (I)       Site width          :   580  (dbu)
[11/09 04:53:39     91s] (I)       Row height          :  5220  (dbu)
[11/09 04:53:39     91s] (I)       GCell width         :  5220  (dbu)
[11/09 04:53:39     91s] (I)       GCell height        :  5220  (dbu)
[11/09 04:53:39     91s] (I)       Grid                :    48    47     9
[11/09 04:53:39     91s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:53:39     91s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:53:39     91s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:53:39     91s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:53:39     91s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:53:39     91s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:53:39     91s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:53:39     91s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:53:39     91s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:53:39     91s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:53:39     91s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:53:39     91s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:53:39     91s] (I)       --------------------------------------------------------
[11/09 04:53:39     91s] 
[11/09 04:53:39     91s] [NR-eGR] ============ Routing rule table ============
[11/09 04:53:39     91s] [NR-eGR] Rule id: 0  Nets: 0 
[11/09 04:53:39     91s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:53:39     91s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:53:39     91s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:53:39     91s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:53:39     91s] [NR-eGR] Rule id: 1  Nets: 803 
[11/09 04:53:39     91s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:53:39     91s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:53:39     91s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:53:39     91s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:53:39     91s] [NR-eGR] ========================================
[11/09 04:53:39     91s] [NR-eGR] 
[11/09 04:53:39     91s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:53:39     91s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:53:39     91s] (I)       After initializing Early Global Route syMemory usage = 1400.7 MB
[11/09 04:53:39     91s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Reset routing kernel
[11/09 04:53:39     91s] (I)       Started Global Routing ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       ============= Initialization =============
[11/09 04:53:39     91s] (I)       totalPins=2834  totalGlobalPin=2795 (98.62%)
[11/09 04:53:39     91s] (I)       Started Net group 1 ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Started Build MST ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Generate topology with single threads
[11/09 04:53:39     91s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:53:39     91s] [NR-eGR] Layer group 1: route 803 net(s) in layer range [2, 9]
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] (I)       ============  Phase 1a Route ============
[11/09 04:53:39     91s] (I)       Started Phase 1a ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Started Pattern routing ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Usage: 5100 = (2532 H, 2568 V) = (3.93% H, 4.08% V) = (6.609e+03um H, 6.702e+03um V)
[11/09 04:53:39     91s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] (I)       ============  Phase 1b Route ============
[11/09 04:53:39     91s] (I)       Started Phase 1b ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Usage: 5100 = (2532 H, 2568 V) = (3.93% H, 4.08% V) = (6.609e+03um H, 6.702e+03um V)
[11/09 04:53:39     91s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.331100e+04um
[11/09 04:53:39     91s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] (I)       ============  Phase 1c Route ============
[11/09 04:53:39     91s] (I)       Started Phase 1c ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Usage: 5100 = (2532 H, 2568 V) = (3.93% H, 4.08% V) = (6.609e+03um H, 6.702e+03um V)
[11/09 04:53:39     91s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] (I)       ============  Phase 1d Route ============
[11/09 04:53:39     91s] (I)       Started Phase 1d ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Usage: 5100 = (2532 H, 2568 V) = (3.93% H, 4.08% V) = (6.609e+03um H, 6.702e+03um V)
[11/09 04:53:39     91s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] (I)       ============  Phase 1e Route ============
[11/09 04:53:39     91s] (I)       Started Phase 1e ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Started Route legalization ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Usage: 5100 = (2532 H, 2568 V) = (3.93% H, 4.08% V) = (6.609e+03um H, 6.702e+03um V)
[11/09 04:53:39     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.331100e+04um
[11/09 04:53:39     91s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Started Layer assignment ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Running layer assignment with 1 threads
[11/09 04:53:39     91s] (I)       Finished Layer assignment ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] (I)       ============  Phase 1l Route ============
[11/09 04:53:39     91s] (I)       Started Phase 1l ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       
[11/09 04:53:39     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:53:39     91s] [NR-eGR]                        OverCon            
[11/09 04:53:39     91s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:53:39     91s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:53:39     91s] [NR-eGR] ----------------------------------------------
[11/09 04:53:39     91s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR] ----------------------------------------------
[11/09 04:53:39     91s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:53:39     91s] [NR-eGR] 
[11/09 04:53:39     91s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:53:39     91s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:53:39     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:53:39     91s] (I)       ============= track Assignment ============
[11/09 04:53:39     91s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Started Track Assignment ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:53:39     91s] (I)       Running track assignment with 1 threads
[11/09 04:53:39     91s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] (I)       Run Multi-thread track assignment
[11/09 04:53:39     91s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] Started Export DB wires ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] Started Export all nets ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] Started Set wire vias ( Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:53:39     91s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3008
[11/09 04:53:39     91s] [NR-eGR] Metal2  (2V) length: 6.870440e+03um, number of vias: 4599
[11/09 04:53:39     91s] [NR-eGR] Metal3  (3H) length: 7.573785e+03um, number of vias: 244
[11/09 04:53:39     91s] [NR-eGR] Metal4  (4V) length: 9.551950e+02um, number of vias: 14
[11/09 04:53:39     91s] [NR-eGR] Metal5  (5H) length: 1.022250e+02um, number of vias: 0
[11/09 04:53:39     91s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:53:39     91s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:53:39     91s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:53:39     91s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:53:39     91s] [NR-eGR] Total length: 1.550165e+04um, number of vias: 7865
[11/09 04:53:39     91s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:53:39     91s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/09 04:53:39     91s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:53:39     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1400.71 MB )
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] Extraction called for design 'collision_avoidance_car' of instances=718 and nets=827 using extraction engine 'preRoute' .
[11/09 04:53:39     91s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:53:39     91s] RC Extraction called in multi-corner(1) mode.
[11/09 04:53:39     91s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:53:39     91s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:53:39     91s] RCMode: PreRoute
[11/09 04:53:39     91s]       RC Corner Indexes            0   
[11/09 04:53:39     91s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:53:39     91s] Resistance Scaling Factor    : 1.00000 
[11/09 04:53:39     91s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:53:39     91s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:53:39     91s] Shrink Factor                : 1.00000
[11/09 04:53:39     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:53:39     91s] LayerId::1 widthSet size::1
[11/09 04:53:39     91s] LayerId::2 widthSet size::1
[11/09 04:53:39     91s] LayerId::3 widthSet size::1
[11/09 04:53:39     91s] LayerId::4 widthSet size::1
[11/09 04:53:39     91s] LayerId::5 widthSet size::1
[11/09 04:53:39     91s] LayerId::6 widthSet size::1
[11/09 04:53:39     91s] LayerId::7 widthSet size::1
[11/09 04:53:39     91s] LayerId::8 widthSet size::1
[11/09 04:53:39     91s] LayerId::9 widthSet size::1
[11/09 04:53:39     91s] Updating RC grid for preRoute extraction ...
[11/09 04:53:39     91s] Initializing multi-corner resistance tables ...
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:53:39     91s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024516 ; aWlH: 0.000000 ; Pmax: 0.806400 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:53:39     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1400.707M)
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     91s] 
[11/09 04:53:39     91s] Footprint cell information for calculating maxBufDist
[11/09 04:53:39     91s] *info: There are 16 candidate Buffer cells
[11/09 04:53:39     91s] *info: There are 19 candidate Inverter cells
[11/09 04:53:39     91s] 
[11/09 04:53:39     91s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:39     92s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:56     97s] Compute RC Scale Done ...
[11/09 04:53:57     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1538.2M
[11/09 04:53:57     97s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1538.2M
[11/09 04:53:57     97s] Fast DP-INIT is on for default
[11/09 04:53:57     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:1554.2M
[11/09 04:53:57     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.040, MEM:1554.2M
[11/09 04:53:57     97s] Starting delay calculation for Setup views
[11/09 04:53:57     97s] #################################################################################
[11/09 04:53:57     97s] # Design Stage: PreRoute
[11/09 04:53:57     97s] # Design Name: collision_avoidance_car
[11/09 04:53:57     97s] # Design Mode: 90nm
[11/09 04:53:57     97s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:53:57     97s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:53:57     97s] # Signoff Settings: SI Off 
[11/09 04:53:57     97s] #################################################################################
[11/09 04:53:57     97s] Calculate delays in Single mode...
[11/09 04:53:57     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 1552.2M, InitMEM = 1552.2M)
[11/09 04:53:57     97s] Start delay calculation (fullDC) (1 T). (MEM=1552.21)
[11/09 04:53:57     97s] End AAE Lib Interpolated Model. (MEM=1568.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:53:58     98s] Total number of fetched objects 806
[11/09 04:53:58     99s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[11/09 04:53:58     99s] End delay calculation. (MEM=1536.41 CPU=0:00:01.4 REAL=0:00:01.0)
[11/09 04:53:58     99s] End delay calculation (fullDC). (MEM=1536.41 CPU=0:00:01.5 REAL=0:00:01.0)
[11/09 04:53:58     99s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1536.4M) ***
[11/09 04:53:58     99s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:01:44 mem=1536.4M)
[11/09 04:53:58     99s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.710  |  2.953  |  0.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     77 (77)      |   -0.907   |     77 (77)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.636%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:21, mem = 1086.2M, totSessionCpu=0:01:44 **
[11/09 04:53:58     99s] ** INFO : this run is activating low effort ccoptDesign flow
[11/09 04:53:58     99s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:53:58     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=1484.7M
[11/09 04:53:58     99s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 04:53:58     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1484.7M
[11/09 04:53:58     99s] #spOpts: mergeVia=F 
[11/09 04:53:58     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1484.7M
[11/09 04:53:59     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1484.7M
[11/09 04:53:59     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1484.7MB).
[11/09 04:53:59     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1484.7M
[11/09 04:53:59     99s] TotalInstCnt at PhyDesignMc Initialization: 718
[11/09 04:53:59     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=1484.7M
[11/09 04:53:59     99s] TotalInstCnt at PhyDesignMc Destruction: 718
[11/09 04:53:59     99s] #optDebug: fT-E <X 2 0 0 1>
[11/09 04:53:59     99s] *** Starting optimizing excluded clock nets MEM= 1485.7M) ***
[11/09 04:53:59     99s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1485.7M) ***
[11/09 04:53:59     99s] *** Starting optimizing excluded clock nets MEM= 1485.7M) ***
[11/09 04:53:59     99s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1485.7M) ***
[11/09 04:53:59     99s] Info: Done creating the CCOpt slew target map.
[11/09 04:53:59     99s] Begin: GigaOpt high fanout net optimization
[11/09 04:53:59     99s] GigaOpt HFN: use maxLocalDensity 1.2
[11/09 04:53:59     99s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/09 04:53:59     99s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:53:59     99s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:53:59     99s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.4/0:02:41.5 (0.6), mem = 1485.7M
[11/09 04:53:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.1
[11/09 04:53:59     99s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:53:59     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=1493.7M
[11/09 04:53:59     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1493.7M
[11/09 04:53:59     99s] #spOpts: mergeVia=F 
[11/09 04:53:59     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1493.7M
[11/09 04:53:59     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1493.7M
[11/09 04:53:59     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1493.7MB).
[11/09 04:53:59     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1493.7M
[11/09 04:53:59     99s] TotalInstCnt at PhyDesignMc Initialization: 718
[11/09 04:53:59     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=1493.7M
[11/09 04:53:59     99s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:59     99s] 
[11/09 04:53:59     99s] Creating Lib Analyzer ...
[11/09 04:53:59     99s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:53:59     99s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:53:59     99s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:53:59     99s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:53:59     99s] 
[11/09 04:53:59     99s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:53:59    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:45 mem=1509.7M
[11/09 04:53:59    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:45 mem=1509.7M
[11/09 04:53:59    100s] Creating Lib Analyzer, finished. 
[11/09 04:53:59    100s] 
[11/09 04:53:59    100s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/09 04:53:59    100s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=1509.7M
[11/09 04:53:59    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=1509.7M
[11/09 04:54:01    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:01    101s] TotalInstCnt at PhyDesignMc Destruction: 718
[11/09 04:54:01    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.1
[11/09 04:54:01    101s] *** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:01:46.8/0:02:43.8 (0.7), mem = 1509.7M
[11/09 04:54:01    101s] 
[11/09 04:54:01    101s] =============================================================================================
[11/09 04:54:01    101s]  Step TAT Report for DrvOpt #1
[11/09 04:54:01    101s] =============================================================================================
[11/09 04:54:01    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:01    101s] ---------------------------------------------------------------------------------------------
[11/09 04:54:01    101s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  25.5 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:01    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:01    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 04:54:01    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:01    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:01    101s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:01    101s] [ MISC                   ]          0:00:01.7  (  73.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 04:54:01    101s] ---------------------------------------------------------------------------------------------
[11/09 04:54:01    101s]  DrvOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/09 04:54:01    101s] ---------------------------------------------------------------------------------------------
[11/09 04:54:01    101s] 
[11/09 04:54:01    101s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/09 04:54:01    101s] End: GigaOpt high fanout net optimization
[11/09 04:54:01    101s] Deleting Lib Analyzer.
[11/09 04:54:01    101s] Begin: GigaOpt DRV Optimization
[11/09 04:54:01    101s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[11/09 04:54:01    101s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:01    101s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:01    101s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:46.8/0:02:43.9 (0.7), mem = 1509.7M
[11/09 04:54:01    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.2
[11/09 04:54:01    101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:01    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=1509.7M
[11/09 04:54:01    101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 04:54:01    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1509.7M
[11/09 04:54:01    101s] #spOpts: mergeVia=F 
[11/09 04:54:01    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1509.7M
[11/09 04:54:01    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1509.7M
[11/09 04:54:01    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1509.7MB).
[11/09 04:54:01    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:1509.7M
[11/09 04:54:01    101s] TotalInstCnt at PhyDesignMc Initialization: 718
[11/09 04:54:01    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1509.7M
[11/09 04:54:01    101s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:01    101s] 
[11/09 04:54:01    101s] Creating Lib Analyzer ...
[11/09 04:54:01    101s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:01    101s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:01    101s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:01    101s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:01    101s] 
[11/09 04:54:01    101s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:02    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=1509.7M
[11/09 04:54:02    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=1509.7M
[11/09 04:54:02    102s] Creating Lib Analyzer, finished. 
[11/09 04:54:02    102s] 
[11/09 04:54:02    102s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/09 04:54:02    102s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1509.7M
[11/09 04:54:02    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1509.7M
[11/09 04:54:04    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1528.8M
[11/09 04:54:04    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1528.8M
[11/09 04:54:04    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:04    104s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/09 04:54:04    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:04    104s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/09 04:54:04    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:04    104s] Info: violation cost 585.945374 (cap = 583.945374, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/09 04:54:04    104s] |     0|     0|     0.00|    79|    79|    -0.92|     0|     0|     0|     0|     0.71|     0.00|       0|       0|       0|  72.64|          |         |
[11/09 04:54:08    108s] Info: violation cost 7.014385 (cap = 7.014385, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:08    108s] |     0|     0|     0.00|    74|    74|    -0.15|     0|     0|     0|     0|     2.95|     0.00|       8|       2|      74|  80.88| 0:00:04.0|  1589.9M|
[11/09 04:54:09    109s] Info: violation cost 6.013938 (cap = 6.013938, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:09    109s] |     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.95|     0.00|       0|       0|       3|  80.94| 0:00:01.0|  1589.9M|
[11/09 04:54:10    110s] Info: violation cost 6.013938 (cap = 6.013938, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:10    110s] |     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.95|     0.00|       0|       0|       0|  80.94| 0:00:01.0|  1589.9M|
[11/09 04:54:10    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] ###############################################################################
[11/09 04:54:10    110s] #
[11/09 04:54:10    110s] #  Large fanout net report:  
[11/09 04:54:10    110s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/09 04:54:10    110s] #     - current density: 80.94
[11/09 04:54:10    110s] #
[11/09 04:54:10    110s] #  List of high fanout nets:
[11/09 04:54:10    110s] #
[11/09 04:54:10    110s] ###############################################################################
[11/09 04:54:10    110s] Bottom Preferred Layer:
[11/09 04:54:10    110s] +---------------+------------+----------+
[11/09 04:54:10    110s] |     Layer     |    CLK     |   Rule   |
[11/09 04:54:10    110s] +---------------+------------+----------+
[11/09 04:54:10    110s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:54:10    110s] +---------------+------------+----------+
[11/09 04:54:10    110s] Via Pillar Rule:
[11/09 04:54:10    110s]     None
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] =======================================================================
[11/09 04:54:10    110s]                 Reasons for remaining drv violations
[11/09 04:54:10    110s] =======================================================================
[11/09 04:54:10    110s] *info: Total 71 net(s) have violations which can't be fixed by DRV optimization.
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] MultiBuffering failure reasons
[11/09 04:54:10    110s] ------------------------------------------------
[11/09 04:54:10    110s] *info:    71 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] *** Finish DRV Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1589.9M) ***
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.018, MEM:1589.9M
[11/09 04:54:10    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.5
[11/09 04:54:10    110s] OPERPROF: Starting RefinePlace at level 1, MEM:1589.9M
[11/09 04:54:10    110s] *** Starting refinePlace (0:01:55 mem=1589.9M) ***
[11/09 04:54:10    110s] Total net bbox length = 2.046e+04 (9.914e+03 1.055e+04) (ext = 9.205e+03)
[11/09 04:54:10    110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:10    110s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1589.9M
[11/09 04:54:10    110s] Starting refinePlace ...
[11/09 04:54:10    110s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:54:10    110s]    Spread Effort: high, standalone mode, useDDP on.
[11/09 04:54:10    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1589.9MB) @(0:01:55 - 0:01:55).
[11/09 04:54:10    110s] Move report: preRPlace moves 258 insts, mean move: 2.25 um, max move: 8.70 um
[11/09 04:54:10    110s] 	Max move on inst (FE_OFC3_steering_1): (75.98, 10.15) --> (67.28, 10.15)
[11/09 04:54:10    110s] 	Length: 21 sites, height: 1 rows, site name: gsclib090site, cell type: CLKBUFX12
[11/09 04:54:10    110s] wireLenOptFixPriorityInst 189 inst fixed
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:54:10    110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:10    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1589.9MB) @(0:01:55 - 0:01:56).
[11/09 04:54:10    110s] Move report: Detail placement moves 258 insts, mean move: 2.25 um, max move: 8.70 um
[11/09 04:54:10    110s] 	Max move on inst (FE_OFC3_steering_1): (75.98, 10.15) --> (67.28, 10.15)
[11/09 04:54:10    110s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1589.9MB
[11/09 04:54:10    110s] Statistics of distance of Instance movement in refine placement:
[11/09 04:54:10    110s]   maximum (X+Y) =         8.70 um
[11/09 04:54:10    110s]   inst (FE_OFC3_steering_1) with max move: (75.98, 10.15) -> (67.28, 10.15)
[11/09 04:54:10    110s]   mean    (X+Y) =         2.25 um
[11/09 04:54:10    110s] Summary Report:
[11/09 04:54:10    110s] Instances move: 258 (out of 726 movable)
[11/09 04:54:10    110s] Instances flipped: 0
[11/09 04:54:10    110s] Mean displacement: 2.25 um
[11/09 04:54:10    110s] Max displacement: 8.70 um (Instance: FE_OFC3_steering_1) (75.98, 10.15) -> (67.28, 10.15)
[11/09 04:54:10    110s] 	Length: 21 sites, height: 1 rows, site name: gsclib090site, cell type: CLKBUFX12
[11/09 04:54:10    110s] Total instances moved : 258
[11/09 04:54:10    110s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.029, MEM:1589.9M
[11/09 04:54:10    110s] Total net bbox length = 2.063e+04 (9.953e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:54:10    110s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1589.9MB
[11/09 04:54:10    110s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1589.9MB) @(0:01:55 - 0:01:56).
[11/09 04:54:10    110s] *** Finished refinePlace (0:01:56 mem=1589.9M) ***
[11/09 04:54:10    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.5
[11/09 04:54:10    110s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.033, MEM:1589.9M
[11/09 04:54:10    110s] *** maximum move = 8.70 um ***
[11/09 04:54:10    110s] *** Finished re-routing un-routed nets (1589.9M) ***
[11/09 04:54:10    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1589.9M
[11/09 04:54:10    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1589.9M
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1589.9M) ***
[11/09 04:54:10    110s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:10    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.2
[11/09 04:54:10    110s] *** DrvOpt [finish] : cpu/real = 0:00:08.7/0:00:09.0 (1.0), totSession cpu/real = 0:01:55.5/0:02:52.9 (0.7), mem = 1570.9M
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] =============================================================================================
[11/09 04:54:10    110s]  Step TAT Report for DrvOpt #2
[11/09 04:54:10    110s] =============================================================================================
[11/09 04:54:10    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:10    110s] ---------------------------------------------------------------------------------------------
[11/09 04:54:10    110s] [ RefinePlace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 04:54:10    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:10    110s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   8.8 % )     0:00:00.8 /  0:00:00.7    0.9
[11/09 04:54:10    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:10    110s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 04:54:10    110s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.9 /  0:00:00.7    0.8
[11/09 04:54:10    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:10    110s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:06.3 /  0:00:06.2    1.0
[11/09 04:54:10    110s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:10    110s] [ OptEval                ]      5   0:00:06.0  (  66.5 % )     0:00:06.0 /  0:00:05.9    1.0
[11/09 04:54:10    110s] [ OptCommit              ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 04:54:10    110s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:54:10    110s] [ PostCommitDelayCalc    ]      5   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 04:54:10    110s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/09 04:54:10    110s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 04:54:10    110s] [ MISC                   ]          0:00:01.6  (  18.4 % )     0:00:01.6 /  0:00:01.6    1.0
[11/09 04:54:10    110s] ---------------------------------------------------------------------------------------------
[11/09 04:54:10    110s]  DrvOpt #2 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:08.7    1.0
[11/09 04:54:10    110s] ---------------------------------------------------------------------------------------------
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] End: GigaOpt DRV Optimization
[11/09 04:54:10    110s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/09 04:54:10    110s] **optDesign ... cpu = 0:00:20, real = 0:00:33, mem = 1105.2M, totSessionCpu=0:01:56 **
[11/09 04:54:10    110s] Deleting Lib Analyzer.
[11/09 04:54:10    110s] Begin: GigaOpt Global Optimization
[11/09 04:54:10    110s] *info: use new DP (enabled)
[11/09 04:54:10    110s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/09 04:54:10    110s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:10    110s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:10    110s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.5/0:02:52.9 (0.7), mem = 1526.9M
[11/09 04:54:10    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.3
[11/09 04:54:10    110s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:10    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=1526.9M
[11/09 04:54:10    110s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 04:54:10    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1526.9M
[11/09 04:54:10    110s] #spOpts: mergeVia=F 
[11/09 04:54:10    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1526.9M
[11/09 04:54:10    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1526.9M
[11/09 04:54:10    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1526.9MB).
[11/09 04:54:10    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1526.9M
[11/09 04:54:10    110s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:10    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=1526.9M
[11/09 04:54:10    110s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] Creating Lib Analyzer ...
[11/09 04:54:10    110s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:10    110s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:10    110s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:10    110s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:10    110s] 
[11/09 04:54:10    110s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:11    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:56 mem=1526.9M
[11/09 04:54:11    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=1526.9M
[11/09 04:54:11    111s] Creating Lib Analyzer, finished. 
[11/09 04:54:11    111s] 
[11/09 04:54:11    111s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/09 04:54:11    111s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1526.9M
[11/09 04:54:11    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1526.9M
[11/09 04:54:14    114s] *info: 3 clock nets excluded
[11/09 04:54:14    114s] *info: 2 special nets excluded.
[11/09 04:54:14    114s] *info: 20 no-driver nets excluded.
[11/09 04:54:14    114s] *info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:15    115s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1546.9M
[11/09 04:54:15    115s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1546.9M
[11/09 04:54:15    115s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 04:54:15    115s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
[11/09 04:54:15    115s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[11/09 04:54:15    115s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
[11/09 04:54:15    116s] |   0.000|   0.000|    80.94%|   0:00:00.0| 1547.9M|     view1|       NA| NA                                    |
[11/09 04:54:15    116s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
[11/09 04:54:15    116s] 
[11/09 04:54:15    116s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1547.9M) ***
[11/09 04:54:15    116s] 
[11/09 04:54:15    116s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1547.9M) ***
[11/09 04:54:15    116s] Bottom Preferred Layer:
[11/09 04:54:15    116s] +---------------+------------+----------+
[11/09 04:54:15    116s] |     Layer     |    CLK     |   Rule   |
[11/09 04:54:15    116s] +---------------+------------+----------+
[11/09 04:54:15    116s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:54:15    116s] +---------------+------------+----------+
[11/09 04:54:15    116s] Via Pillar Rule:
[11/09 04:54:15    116s]     None
[11/09 04:54:15    116s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 04:54:15    116s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:15    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.3
[11/09 04:54:15    116s] *** SetupOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:02:01.0/0:02:58.4 (0.7), mem = 1528.9M
[11/09 04:54:15    116s] 
[11/09 04:54:15    116s] =============================================================================================
[11/09 04:54:15    116s]  Step TAT Report for GlobalOpt #1
[11/09 04:54:15    116s] =============================================================================================
[11/09 04:54:15    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:15    116s] ---------------------------------------------------------------------------------------------
[11/09 04:54:15    116s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 04:54:15    116s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  10.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:15    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:15    116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 04:54:15    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:15    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:15    116s] [ TransformInit          ]      1   0:00:04.7  (  85.7 % )     0:00:04.7 /  0:00:04.7    1.0
[11/09 04:54:15    116s] [ MISC                   ]          0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/09 04:54:15    116s] ---------------------------------------------------------------------------------------------
[11/09 04:54:15    116s]  GlobalOpt #1 TOTAL                 0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.5    1.0
[11/09 04:54:15    116s] ---------------------------------------------------------------------------------------------
[11/09 04:54:15    116s] 
[11/09 04:54:15    116s] End: GigaOpt Global Optimization
[11/09 04:54:15    116s] *** Timing Is met
[11/09 04:54:15    116s] *** Check timing (0:00:00.0)
[11/09 04:54:15    116s] Deleting Lib Analyzer.
[11/09 04:54:15    116s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/09 04:54:15    116s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:15    116s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:15    116s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1524.9M
[11/09 04:54:15    116s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1524.9M
[11/09 04:54:15    116s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 04:54:16    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1524.9M
[11/09 04:54:16    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1524.9M
[11/09 04:54:16    116s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:16    116s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1543.9M
[11/09 04:54:16    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1543.9M
[11/09 04:54:16    116s] #spOpts: mergeVia=F 
[11/09 04:54:16    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1543.9M
[11/09 04:54:16    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1543.9M
[11/09 04:54:16    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1543.9MB).
[11/09 04:54:16    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1543.9M
[11/09 04:54:16    116s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:16    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1543.9M
[11/09 04:54:16    116s] Begin: Area Reclaim Optimization
[11/09 04:54:16    116s] 
[11/09 04:54:16    116s] Creating Lib Analyzer ...
[11/09 04:54:16    116s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:16    116s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:16    116s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:16    116s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:16    116s] 
[11/09 04:54:16    116s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:16    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=1548.0M
[11/09 04:54:16    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=1548.0M
[11/09 04:54:16    116s] Creating Lib Analyzer, finished. 
[11/09 04:54:16    116s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:01.6/0:02:59.0 (0.7), mem = 1548.0M
[11/09 04:54:16    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.4
[11/09 04:54:16    116s] 
[11/09 04:54:16    116s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/09 04:54:16    116s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1548.0M
[11/09 04:54:16    116s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1548.0M
[11/09 04:54:16    116s] Usable buffer cells for single buffer setup transform:
[11/09 04:54:16    116s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[11/09 04:54:16    116s] Number of usable buffer cells above: 16
[11/09 04:54:17    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1548.0M
[11/09 04:54:17    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1548.0M
[11/09 04:54:17    117s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 80.94
[11/09 04:54:17    117s] +----------+---------+--------+--------+------------+--------+
[11/09 04:54:17    117s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 04:54:17    117s] +----------+---------+--------+--------+------------+--------+
[11/09 04:54:17    117s] |    80.94%|        -|   0.100|   0.000|   0:00:00.0| 1548.0M|
[11/09 04:54:17    117s] |    80.94%|        0|   0.100|   0.000|   0:00:00.0| 1567.0M|
[11/09 04:54:17    117s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[11/09 04:54:17    117s] |    80.94%|        0|   0.100|   0.000|   0:00:00.0| 1567.0M|
[11/09 04:54:17    117s] |    80.94%|        0|   0.100|   0.000|   0:00:00.0| 1567.0M|
[11/09 04:54:18    118s] |    80.86%|        1|   0.100|   0.000|   0:00:01.0| 1590.6M|
[11/09 04:54:18    118s] |    80.86%|        0|   0.100|   0.000|   0:00:00.0| 1590.6M|
[11/09 04:54:18    118s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[11/09 04:54:18    118s] |    80.86%|        0|   0.100|   0.000|   0:00:00.0| 1590.6M|
[11/09 04:54:18    118s] +----------+---------+--------+--------+------------+--------+
[11/09 04:54:18    118s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 80.86
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[11/09 04:54:18    118s] --------------------------------------------------------------
[11/09 04:54:18    118s] |                                   | Total     | Sequential |
[11/09 04:54:18    118s] --------------------------------------------------------------
[11/09 04:54:18    118s] | Num insts resized                 |       1  |       1    |
[11/09 04:54:18    118s] | Num insts undone                  |       0  |       0    |
[11/09 04:54:18    118s] | Num insts Downsized               |       1  |       1    |
[11/09 04:54:18    118s] | Num insts Samesized               |       0  |       0    |
[11/09 04:54:18    118s] | Num insts Upsized                 |       0  |       0    |
[11/09 04:54:18    118s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 04:54:18    118s] --------------------------------------------------------------
[11/09 04:54:18    118s] Bottom Preferred Layer:
[11/09 04:54:18    118s] +---------------+------------+----------+
[11/09 04:54:18    118s] |     Layer     |    CLK     |   Rule   |
[11/09 04:54:18    118s] +---------------+------------+----------+
[11/09 04:54:18    118s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:54:18    118s] +---------------+------------+----------+
[11/09 04:54:18    118s] Via Pillar Rule:
[11/09 04:54:18    118s]     None
[11/09 04:54:18    118s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[11/09 04:54:18    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.4
[11/09 04:54:18    118s] *** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:03.1/0:03:00.5 (0.7), mem = 1590.6M
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] =============================================================================================
[11/09 04:54:18    118s]  Step TAT Report for AreaOpt #1
[11/09 04:54:18    118s] =============================================================================================
[11/09 04:54:18    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:18    118s] ---------------------------------------------------------------------------------------------
[11/09 04:54:18    118s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:18    118s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  25.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 04:54:18    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:18    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:18    118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:18    118s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.7 % )     0:00:01.0 /  0:00:01.0    1.0
[11/09 04:54:18    118s] [ OptGetWeight           ]    228   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:18    118s] [ OptEval                ]    228   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.2    1.6
[11/09 04:54:18    118s] [ OptCommit              ]    228   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:18    118s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[11/09 04:54:18    118s] [ PostCommitDelayCalc    ]    228   0:00:00.7  (  34.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 04:54:18    118s] [ MISC                   ]          0:00:00.6  (  27.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:18    118s] ---------------------------------------------------------------------------------------------
[11/09 04:54:18    118s]  AreaOpt #1 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[11/09 04:54:18    118s] ---------------------------------------------------------------------------------------------
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] Executing incremental physical updates
[11/09 04:54:18    118s] Executing incremental physical updates
[11/09 04:54:18    118s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:18    118s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1529.55M, totSessionCpu=0:02:03).
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] Active setup views:
[11/09 04:54:18    118s]  view1
[11/09 04:54:18    118s]   Dominating endpoints: 0
[11/09 04:54:18    118s]   Dominating TNS: -0.000
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] Deleting Lib Analyzer.
[11/09 04:54:18    118s] **INFO: Flow update: Design timing is met.
[11/09 04:54:18    118s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:18    118s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 04:54:18    118s] **INFO: Flow update: Design timing is met.
[11/09 04:54:18    118s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/09 04:54:18    118s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:18    118s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:18    118s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1525.6M
[11/09 04:54:18    118s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1525.6M
[11/09 04:54:18    118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:18    118s] ### Creating PhyDesignMc. totSessionCpu=0:02:03 mem=1544.6M
[11/09 04:54:18    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:1544.6M
[11/09 04:54:18    118s] #spOpts: mergeVia=F 
[11/09 04:54:18    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1544.6M
[11/09 04:54:18    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1544.6M
[11/09 04:54:18    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1544.6MB).
[11/09 04:54:18    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1544.6M
[11/09 04:54:18    118s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:18    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=1544.6M
[11/09 04:54:18    118s] Begin: Area Reclaim Optimization
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] Creating Lib Analyzer ...
[11/09 04:54:18    118s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:18    118s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:18    118s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:18    118s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:18    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=1548.6M
[11/09 04:54:18    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=1548.6M
[11/09 04:54:18    118s] Creating Lib Analyzer, finished. 
[11/09 04:54:18    118s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.7/0:03:01.1 (0.7), mem = 1548.6M
[11/09 04:54:18    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.5
[11/09 04:54:18    118s] 
[11/09 04:54:18    118s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/09 04:54:18    118s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=1548.6M
[11/09 04:54:18    118s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=1548.6M
[11/09 04:54:18    118s] Usable buffer cells for single buffer setup transform:
[11/09 04:54:18    118s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[11/09 04:54:18    118s] Number of usable buffer cells above: 16
[11/09 04:54:19    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1548.6M
[11/09 04:54:19    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1548.6M
[11/09 04:54:19    119s] Reclaim Optimization WNS Slack 0.072  TNS Slack 0.000 Density 80.86
[11/09 04:54:19    119s] +----------+---------+--------+--------+------------+--------+
[11/09 04:54:19    119s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 04:54:19    119s] +----------+---------+--------+--------+------------+--------+
[11/09 04:54:19    119s] |    80.86%|        -|   0.072|   0.000|   0:00:00.0| 1548.6M|
[11/09 04:54:19    119s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
[11/09 04:54:19    119s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[11/09 04:54:19    119s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
[11/09 04:54:19    119s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
[11/09 04:54:19    119s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
[11/09 04:54:19    119s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[11/09 04:54:19    119s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1567.7M|
[11/09 04:54:19    119s] +----------+---------+--------+--------+------------+--------+
[11/09 04:54:19    119s] Reclaim Optimization End WNS Slack 0.072  TNS Slack 0.000 Density 80.86
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 04:54:19    119s] --------------------------------------------------------------
[11/09 04:54:19    119s] |                                   | Total     | Sequential |
[11/09 04:54:19    119s] --------------------------------------------------------------
[11/09 04:54:19    119s] | Num insts resized                 |       0  |       0    |
[11/09 04:54:19    119s] | Num insts undone                  |       0  |       0    |
[11/09 04:54:19    119s] | Num insts Downsized               |       0  |       0    |
[11/09 04:54:19    119s] | Num insts Samesized               |       0  |       0    |
[11/09 04:54:19    119s] | Num insts Upsized                 |       0  |       0    |
[11/09 04:54:19    119s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 04:54:19    119s] --------------------------------------------------------------
[11/09 04:54:19    119s] Bottom Preferred Layer:
[11/09 04:54:19    119s] +---------------+------------+----------+
[11/09 04:54:19    119s] |     Layer     |    CLK     |   Rule   |
[11/09 04:54:19    119s] +---------------+------------+----------+
[11/09 04:54:19    119s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:54:19    119s] +---------------+------------+----------+
[11/09 04:54:19    119s] Via Pillar Rule:
[11/09 04:54:19    119s]     None
[11/09 04:54:19    119s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[11/09 04:54:19    119s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:1567.7M
[11/09 04:54:19    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.6
[11/09 04:54:19    119s] OPERPROF: Starting RefinePlace at level 1, MEM:1567.7M
[11/09 04:54:19    119s] *** Starting refinePlace (0:02:05 mem=1567.7M) ***
[11/09 04:54:19    119s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:54:19    119s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:19    119s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1567.7M
[11/09 04:54:19    119s] Starting refinePlace ...
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:54:19    119s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:19    119s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1567.7MB) @(0:02:05 - 0:02:05).
[11/09 04:54:19    119s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:19    119s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.7MB
[11/09 04:54:19    119s] Statistics of distance of Instance movement in refine placement:
[11/09 04:54:19    119s]   maximum (X+Y) =         0.00 um
[11/09 04:54:19    119s]   mean    (X+Y) =         0.00 um
[11/09 04:54:19    119s] Summary Report:
[11/09 04:54:19    119s] Instances move: 0 (out of 726 movable)
[11/09 04:54:19    119s] Instances flipped: 0
[11/09 04:54:19    119s] Mean displacement: 0.00 um
[11/09 04:54:19    119s] Max displacement: 0.00 um 
[11/09 04:54:19    119s] Total instances moved : 0
[11/09 04:54:19    119s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.018, MEM:1567.7M
[11/09 04:54:19    119s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:54:19    119s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.7MB
[11/09 04:54:19    119s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1567.7MB) @(0:02:05 - 0:02:05).
[11/09 04:54:19    119s] *** Finished refinePlace (0:02:05 mem=1567.7M) ***
[11/09 04:54:19    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.6
[11/09 04:54:19    119s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:1567.7M
[11/09 04:54:19    119s] *** maximum move = 0.00 um ***
[11/09 04:54:19    119s] *** Finished re-routing un-routed nets (1567.7M) ***
[11/09 04:54:19    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1567.7M
[11/09 04:54:19    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1567.7M
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1567.7M) ***
[11/09 04:54:19    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.5
[11/09 04:54:19    119s] *** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:04.6/0:03:02.0 (0.7), mem = 1567.7M
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] =============================================================================================
[11/09 04:54:19    119s]  Step TAT Report for AreaOpt #2
[11/09 04:54:19    119s] =============================================================================================
[11/09 04:54:19    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:19    119s] ---------------------------------------------------------------------------------------------
[11/09 04:54:19    119s] [ RefinePlace            ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.0    0.8
[11/09 04:54:19    119s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  38.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 04:54:19    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.3 % )     0:00:00.2 /  0:00:00.2    0.9
[11/09 04:54:19    119s] [ OptGetWeight           ]    171   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ OptEval                ]    171   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.2    1.2
[11/09 04:54:19    119s] [ OptCommit              ]    171   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ PostCommitDelayCalc    ]    172   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:19    119s] [ MISC                   ]          0:00:00.6  (  43.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:19    119s] ---------------------------------------------------------------------------------------------
[11/09 04:54:19    119s]  AreaOpt #2 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    1.0
[11/09 04:54:19    119s] ---------------------------------------------------------------------------------------------
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:19    119s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1529.65M, totSessionCpu=0:02:05).
[11/09 04:54:19    119s] All LLGs are deleted
[11/09 04:54:19    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1529.6M
[11/09 04:54:19    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1529.6M
[11/09 04:54:19    119s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1529.6M
[11/09 04:54:19    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1529.6M
[11/09 04:54:19    119s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Started Loading and Dumping File ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Reading DB...
[11/09 04:54:19    119s] (I)       Read data from FE... (mem=1529.6M)
[11/09 04:54:19    119s] (I)       Read nodes and places... (mem=1529.6M)
[11/09 04:54:19    119s] (I)       Done Read nodes and places (cpu=0.000s, mem=1529.6M)
[11/09 04:54:19    119s] (I)       Read nets... (mem=1529.6M)
[11/09 04:54:19    119s] (I)       Done Read nets (cpu=0.000s, mem=1529.6M)
[11/09 04:54:19    119s] (I)       Done Read data from FE (cpu=0.000s, mem=1529.6M)
[11/09 04:54:19    119s] (I)       before initializing RouteDB syMemory usage = 1529.6 MB
[11/09 04:54:19    119s] (I)       == Non-default Options ==
[11/09 04:54:19    119s] (I)       Maximum routing layer                              : 9
[11/09 04:54:19    119s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:54:19    119s] (I)       Use row-based GCell size
[11/09 04:54:19    119s] (I)       GCell unit size  : 5220
[11/09 04:54:19    119s] (I)       GCell multiplier : 1
[11/09 04:54:19    119s] (I)       build grid graph
[11/09 04:54:19    119s] (I)       build grid graph start
[11/09 04:54:19    119s] [NR-eGR] Track table information for default rule: 
[11/09 04:54:19    119s] [NR-eGR] Metal1 has no routable track
[11/09 04:54:19    119s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:54:19    119s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:54:19    119s] (I)       build grid graph end
[11/09 04:54:19    119s] (I)       ===========================================================================
[11/09 04:54:19    119s] (I)       == Report All Rule Vias ==
[11/09 04:54:19    119s] (I)       ===========================================================================
[11/09 04:54:19    119s] (I)        Via Rule : (Default)
[11/09 04:54:19    119s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:54:19    119s] (I)       ---------------------------------------------------------------------------
[11/09 04:54:19    119s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:54:19    119s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:54:19    119s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:54:19    119s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:54:19    119s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:54:19    119s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:54:19    119s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:54:19    119s] (I)        8   79 : VIA8X                      83 : VIA8_2CUT_E              
[11/09 04:54:19    119s] (I)       ===========================================================================
[11/09 04:54:19    119s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Num PG vias on layer 2 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 3 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 4 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 5 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 6 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 7 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 8 : 0
[11/09 04:54:19    119s] (I)       Num PG vias on layer 9 : 0
[11/09 04:54:19    119s] [NR-eGR] Read 6704 PG shapes
[11/09 04:54:19    119s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:54:19    119s] [NR-eGR] #Instance Blockages : 0
[11/09 04:54:19    119s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:54:19    119s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:54:19    119s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:54:19    119s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:54:19    119s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[11/09 04:54:19    119s] (I)       readDataFromPlaceDB
[11/09 04:54:19    119s] (I)       Read net information..
[11/09 04:54:19    119s] [NR-eGR] Read numTotalNets=816  numIgnoredNets=3
[11/09 04:54:19    119s] (I)       Read testcase time = 0.010 seconds
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] (I)       early_global_route_priority property id does not exist.
[11/09 04:54:19    119s] (I)       Start initializing grid graph
[11/09 04:54:19    119s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:54:19    119s] (I)       End initializing grid graph
[11/09 04:54:19    119s] (I)       Model blockages into capacity
[11/09 04:54:19    119s] (I)       Read Num Blocks=6704  Num Prerouted Wires=612  Num CS=0
[11/09 04:54:19    119s] (I)       Started Modeling ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 231
[11/09 04:54:19    119s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 311
[11/09 04:54:19    119s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 67
[11/09 04:54:19    119s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 3
[11/09 04:54:19    119s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:54:19    119s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:54:19    119s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:54:19    119s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:54:19    119s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       -- layer congestion ratio --
[11/09 04:54:19    119s] (I)       Layer 1 : 0.100000
[11/09 04:54:19    119s] (I)       Layer 2 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 3 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 4 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 5 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 6 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 7 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 8 : 0.700000
[11/09 04:54:19    119s] (I)       Layer 9 : 0.700000
[11/09 04:54:19    119s] (I)       ----------------------------
[11/09 04:54:19    119s] (I)       Number of ignored nets = 3
[11/09 04:54:19    119s] (I)       Number of fixed nets = 3.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:54:19    119s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:54:19    119s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:54:19    119s] (I)       Before initializing Early Global Route syMemory usage = 1529.6 MB
[11/09 04:54:19    119s] (I)       Ndr track 0 does not exist
[11/09 04:54:19    119s] (I)       Ndr track 0 does not exist
[11/09 04:54:19    119s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:54:19    119s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:54:19    119s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:54:19    119s] (I)       Site width          :   580  (dbu)
[11/09 04:54:19    119s] (I)       Row height          :  5220  (dbu)
[11/09 04:54:19    119s] (I)       GCell width         :  5220  (dbu)
[11/09 04:54:19    119s] (I)       GCell height        :  5220  (dbu)
[11/09 04:54:19    119s] (I)       Grid                :    48    47     9
[11/09 04:54:19    119s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:54:19    119s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:54:19    119s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:54:19    119s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:54:19    119s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:54:19    119s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:54:19    119s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:54:19    119s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:54:19    119s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:54:19    119s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:54:19    119s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:54:19    119s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:54:19    119s] (I)       --------------------------------------------------------
[11/09 04:54:19    119s] 
[11/09 04:54:19    119s] [NR-eGR] ============ Routing rule table ============
[11/09 04:54:19    119s] [NR-eGR] Rule id: 0  Nets: 813 
[11/09 04:54:19    119s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:54:19    119s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:54:19    119s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:54:19    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:54:19    119s] [NR-eGR] Rule id: 1  Nets: 0 
[11/09 04:54:19    119s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:54:19    119s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:54:19    119s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:54:19    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:54:19    119s] [NR-eGR] ========================================
[11/09 04:54:19    119s] [NR-eGR] 
[11/09 04:54:19    119s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:54:19    119s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:54:19    119s] (I)       After initializing Early Global Route syMemory usage = 1529.6 MB
[11/09 04:54:19    119s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Reset routing kernel
[11/09 04:54:19    119s] (I)       Started Global Routing ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       ============= Initialization =============
[11/09 04:54:19    119s] (I)       totalPins=2854  totalGlobalPin=2790 (97.76%)
[11/09 04:54:19    119s] (I)       Started Net group 1 ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Started Build MST ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Generate topology with single threads
[11/09 04:54:19    119s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:54:19    119s] [NR-eGR] Layer group 1: route 813 net(s) in layer range [2, 9]
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] (I)       ============  Phase 1a Route ============
[11/09 04:54:19    119s] (I)       Started Phase 1a ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Started Pattern routing ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:54:19    119s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] (I)       ============  Phase 1b Route ============
[11/09 04:54:19    119s] (I)       Started Phase 1b ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:54:19    119s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373643e+04um
[11/09 04:54:19    119s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] (I)       ============  Phase 1c Route ============
[11/09 04:54:19    119s] (I)       Started Phase 1c ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:54:19    119s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] (I)       ============  Phase 1d Route ============
[11/09 04:54:19    119s] (I)       Started Phase 1d ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:54:19    119s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] (I)       ============  Phase 1e Route ============
[11/09 04:54:19    119s] (I)       Started Phase 1e ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Started Route legalization ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:54:19    119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373643e+04um
[11/09 04:54:19    119s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Started Layer assignment ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Running layer assignment with 1 threads
[11/09 04:54:19    119s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] (I)       ============  Phase 1l Route ============
[11/09 04:54:19    119s] (I)       Started Phase 1l ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       
[11/09 04:54:19    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:54:19    119s] [NR-eGR]                        OverCon            
[11/09 04:54:19    119s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:54:19    119s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:54:19    119s] [NR-eGR] ----------------------------------------------
[11/09 04:54:19    119s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR] ----------------------------------------------
[11/09 04:54:19    119s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:54:19    119s] [NR-eGR] 
[11/09 04:54:19    119s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:54:19    119s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:54:19    119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:54:19    119s] (I)       ============= track Assignment ============
[11/09 04:54:19    119s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Started Track Assignment ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:54:19    119s] (I)       Running track assignment with 1 threads
[11/09 04:54:19    119s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] (I)       Run Multi-thread track assignment
[11/09 04:54:19    119s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] Started Export DB wires ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] Started Export all nets ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] Started Set wire vias ( Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1529.65 MB )
[11/09 04:54:19    119s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:54:19    119s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3028
[11/09 04:54:19    119s] [NR-eGR] Metal2  (2V) length: 7.062080e+03um, number of vias: 4707
[11/09 04:54:19    119s] [NR-eGR] Metal3  (3H) length: 7.784905e+03um, number of vias: 249
[11/09 04:54:19    119s] [NR-eGR] Metal4  (4V) length: 9.599650e+02um, number of vias: 17
[11/09 04:54:19    119s] [NR-eGR] Metal5  (5H) length: 1.394900e+02um, number of vias: 0
[11/09 04:54:19    119s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:54:19    119s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:54:19    119s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:54:19    119s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:54:19    119s] [NR-eGR] Total length: 1.594644e+04um, number of vias: 8001
[11/09 04:54:19    119s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:54:19    119s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/09 04:54:19    119s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:54:19    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1515.45 MB )
[11/09 04:54:19    119s] Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
[11/09 04:54:19    119s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:54:19    119s] RC Extraction called in multi-corner(1) mode.
[11/09 04:54:19    119s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:54:19    119s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:54:19    119s] RCMode: PreRoute
[11/09 04:54:19    119s]       RC Corner Indexes            0   
[11/09 04:54:19    119s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:54:19    119s] Resistance Scaling Factor    : 1.00000 
[11/09 04:54:19    119s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:54:19    119s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:54:19    119s] Shrink Factor                : 1.00000
[11/09 04:54:19    119s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:54:19    119s] LayerId::1 widthSet size::1
[11/09 04:54:19    119s] LayerId::2 widthSet size::1
[11/09 04:54:19    119s] LayerId::3 widthSet size::1
[11/09 04:54:19    119s] LayerId::4 widthSet size::1
[11/09 04:54:19    119s] LayerId::5 widthSet size::1
[11/09 04:54:19    119s] LayerId::6 widthSet size::1
[11/09 04:54:19    119s] LayerId::7 widthSet size::1
[11/09 04:54:19    119s] LayerId::8 widthSet size::1
[11/09 04:54:19    119s] LayerId::9 widthSet size::1
[11/09 04:54:19    119s] Updating RC grid for preRoute extraction ...
[11/09 04:54:19    119s] Initializing multi-corner resistance tables ...
[11/09 04:54:19    119s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:19    119s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.026654 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:54:19    119s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1515.445M)
[11/09 04:54:19    119s] Compute RC Scale Done ...
[11/09 04:54:19    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:1515.4M
[11/09 04:54:19    119s] [hotspot] +------------+---------------+---------------+
[11/09 04:54:19    119s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 04:54:19    119s] [hotspot] +------------+---------------+---------------+
[11/09 04:54:19    119s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 04:54:19    119s] [hotspot] +------------+---------------+---------------+
[11/09 04:54:19    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:54:19    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 04:54:19    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1515.4M
[11/09 04:54:19    119s] #################################################################################
[11/09 04:54:19    119s] # Design Stage: PreRoute
[11/09 04:54:19    119s] # Design Name: collision_avoidance_car
[11/09 04:54:19    119s] # Design Mode: 90nm
[11/09 04:54:19    119s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:54:19    119s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:54:19    119s] # Signoff Settings: SI Off 
[11/09 04:54:19    119s] #################################################################################
[11/09 04:54:19    119s] Calculate delays in Single mode...
[11/09 04:54:19    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 1505.4M, InitMEM = 1505.4M)
[11/09 04:54:19    119s] Start delay calculation (fullDC) (1 T). (MEM=1505.45)
[11/09 04:54:19    119s] End AAE Lib Interpolated Model. (MEM=1521.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:54:19    119s] Total number of fetched objects 816
[11/09 04:54:19    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:54:19    119s] End delay calculation. (MEM=1538.08 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:54:19    119s] End delay calculation (fullDC). (MEM=1538.08 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 04:54:19    119s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1538.1M) ***
[11/09 04:54:20    120s] Begin: GigaOpt postEco DRV Optimization
[11/09 04:54:20    120s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/09 04:54:20    120s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:20    120s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:20    120s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:05.0/0:03:02.4 (0.7), mem = 1538.1M
[11/09 04:54:20    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.6
[11/09 04:54:20    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:20    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1538.1M
[11/09 04:54:20    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1538.1M
[11/09 04:54:20    120s] #spOpts: mergeVia=F 
[11/09 04:54:20    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1538.1M
[11/09 04:54:20    120s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1538.1M
[11/09 04:54:20    120s] Core basic site is gsclib090site
[11/09 04:54:20    120s] Fast DP-INIT is on for default
[11/09 04:54:20    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:54:20    120s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.016, MEM:1570.1M
[11/09 04:54:20    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1570.1M
[11/09 04:54:20    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1570.1MB).
[11/09 04:54:20    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.021, MEM:1570.1M
[11/09 04:54:20    120s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:20    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1570.1M
[11/09 04:54:20    120s] 
[11/09 04:54:20    120s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/09 04:54:20    120s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1570.1M
[11/09 04:54:20    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1570.1M
[11/09 04:54:21    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1589.2M
[11/09 04:54:21    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1589.2M
[11/09 04:54:21    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:21    121s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/09 04:54:21    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:21    121s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/09 04:54:21    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:21    121s] Info: violation cost 6.039268 (cap = 6.039268, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:21    121s] |     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86|          |         |
[11/09 04:54:22    122s] Info: violation cost 6.039268 (cap = 6.039268, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:22    122s] |     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86| 0:00:01.0|  1589.2M|
[11/09 04:54:22    122s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] ###############################################################################
[11/09 04:54:22    122s] #
[11/09 04:54:22    122s] #  Large fanout net report:  
[11/09 04:54:22    122s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/09 04:54:22    122s] #     - current density: 80.86
[11/09 04:54:22    122s] #
[11/09 04:54:22    122s] #  List of high fanout nets:
[11/09 04:54:22    122s] #
[11/09 04:54:22    122s] ###############################################################################
[11/09 04:54:22    122s] Bottom Preferred Layer:
[11/09 04:54:22    122s] +---------------+------------+----------+
[11/09 04:54:22    122s] |     Layer     |    CLK     |   Rule   |
[11/09 04:54:22    122s] +---------------+------------+----------+
[11/09 04:54:22    122s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:54:22    122s] +---------------+------------+----------+
[11/09 04:54:22    122s] Via Pillar Rule:
[11/09 04:54:22    122s]     None
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] =======================================================================
[11/09 04:54:22    122s]                 Reasons for remaining drv violations
[11/09 04:54:22    122s] =======================================================================
[11/09 04:54:22    122s] *info: Total 71 net(s) have violations which can't be fixed by DRV optimization.
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] MultiBuffering failure reasons
[11/09 04:54:22    122s] ------------------------------------------------
[11/09 04:54:22    122s] *info:    71 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1589.2M) ***
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:22    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.6
[11/09 04:54:22    122s] *** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:07.1/0:03:04.5 (0.7), mem = 1570.1M
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] =============================================================================================
[11/09 04:54:22    122s]  Step TAT Report for DrvOpt #3
[11/09 04:54:22    122s] =============================================================================================
[11/09 04:54:22    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:22    122s] ---------------------------------------------------------------------------------------------
[11/09 04:54:22    122s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.1
[11/09 04:54:22    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:22    122s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[11/09 04:54:22    122s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:22    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:22    122s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:22    122s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:22    122s] [ OptEval                ]      1   0:00:00.6  (  27.4 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:54:22    122s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:22    122s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:22    122s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 04:54:22    122s] [ MISC                   ]          0:00:01.5  (  69.8 % )     0:00:01.5 /  0:00:01.4    1.0
[11/09 04:54:22    122s] ---------------------------------------------------------------------------------------------
[11/09 04:54:22    122s]  DrvOpt #3 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/09 04:54:22    122s] ---------------------------------------------------------------------------------------------
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] End: GigaOpt postEco DRV Optimization
[11/09 04:54:22    122s] **INFO: Flow update: Design timing is met.
[11/09 04:54:22    122s] Running refinePlace -preserveRouting true -hardFence false
[11/09 04:54:22    122s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1570.1M
[11/09 04:54:22    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1570.1MB).
[11/09 04:54:22    122s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.014, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.014, MEM:1570.1M
[11/09 04:54:22    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.7
[11/09 04:54:22    122s] OPERPROF:   Starting RefinePlace at level 2, MEM:1570.1M
[11/09 04:54:22    122s] *** Starting refinePlace (0:02:07 mem=1570.1M) ***
[11/09 04:54:22    122s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:54:22    122s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1570.1M
[11/09 04:54:22    122s] default core: bins with density > 0.750 = 65.00 % ( 13 / 20 )
[11/09 04:54:22    122s] Density distribution unevenness ratio = 4.907%
[11/09 04:54:22    122s] RPlace IncrNP Skipped
[11/09 04:54:22    122s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1570.1MB) @(0:02:07 - 0:02:07).
[11/09 04:54:22    122s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.001, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1570.1M
[11/09 04:54:22    122s] Starting refinePlace ...
[11/09 04:54:22    122s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:54:22    122s]    Spread Effort: high, pre-route mode, useDDP on.
[11/09 04:54:22    122s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1570.1MB) @(0:02:07 - 0:02:07).
[11/09 04:54:22    122s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:22    122s] wireLenOptFixPriorityInst 189 inst fixed
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:54:22    122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:22    122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1570.1MB) @(0:02:07 - 0:02:07).
[11/09 04:54:22    122s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:54:22    122s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.1MB
[11/09 04:54:22    122s] Statistics of distance of Instance movement in refine placement:
[11/09 04:54:22    122s]   maximum (X+Y) =         0.00 um
[11/09 04:54:22    122s]   mean    (X+Y) =         0.00 um
[11/09 04:54:22    122s] Summary Report:
[11/09 04:54:22    122s] Instances move: 0 (out of 726 movable)
[11/09 04:54:22    122s] Instances flipped: 0
[11/09 04:54:22    122s] Mean displacement: 0.00 um
[11/09 04:54:22    122s] Max displacement: 0.00 um 
[11/09 04:54:22    122s] Total instances moved : 0
[11/09 04:54:22    122s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.022, MEM:1570.1M
[11/09 04:54:22    122s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:54:22    122s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.1MB
[11/09 04:54:22    122s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1570.1MB) @(0:02:07 - 0:02:07).
[11/09 04:54:22    122s] *** Finished refinePlace (0:02:07 mem=1570.1M) ***
[11/09 04:54:22    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.7
[11/09 04:54:22    122s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.028, MEM:1570.1M
[11/09 04:54:22    122s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.046, MEM:1570.1M
[11/09 04:54:22    122s] **INFO: Flow update: Design timing is met.
[11/09 04:54:22    122s] **INFO: Flow update: Design timing is met.
[11/09 04:54:22    122s] #optDebug: fT-D <X 1 0 0 0>
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] Active setup views:
[11/09 04:54:22    122s]  view1
[11/09 04:54:22    122s]   Dominating endpoints: 0
[11/09 04:54:22    122s]   Dominating TNS: -0.000
[11/09 04:54:22    122s] 
[11/09 04:54:22    122s] Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
[11/09 04:54:22    122s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:54:22    122s] RC Extraction called in multi-corner(1) mode.
[11/09 04:54:22    122s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:54:22    122s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:54:22    122s] RCMode: PreRoute
[11/09 04:54:22    122s]       RC Corner Indexes            0   
[11/09 04:54:22    122s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:54:22    122s] Resistance Scaling Factor    : 1.00000 
[11/09 04:54:22    122s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:54:22    122s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:54:22    122s] Shrink Factor                : 1.00000
[11/09 04:54:22    122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:54:22    122s] LayerId::1 widthSet size::1
[11/09 04:54:22    122s] LayerId::2 widthSet size::1
[11/09 04:54:22    122s] LayerId::3 widthSet size::1
[11/09 04:54:22    122s] LayerId::4 widthSet size::1
[11/09 04:54:22    122s] LayerId::5 widthSet size::1
[11/09 04:54:22    122s] LayerId::6 widthSet size::1
[11/09 04:54:22    122s] LayerId::7 widthSet size::1
[11/09 04:54:22    122s] LayerId::8 widthSet size::1
[11/09 04:54:22    122s] LayerId::9 widthSet size::1
[11/09 04:54:22    122s] Updating RC grid for preRoute extraction ...
[11/09 04:54:22    122s] Initializing multi-corner resistance tables ...
[11/09 04:54:22    122s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:22    122s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.026654 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:54:22    122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1555.883M)
[11/09 04:54:22    122s] Starting delay calculation for Setup views
[11/09 04:54:22    122s] #################################################################################
[11/09 04:54:22    122s] # Design Stage: PreRoute
[11/09 04:54:22    122s] # Design Name: collision_avoidance_car
[11/09 04:54:22    122s] # Design Mode: 90nm
[11/09 04:54:22    122s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:54:22    122s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:54:22    122s] # Signoff Settings: SI Off 
[11/09 04:54:22    122s] #################################################################################
[11/09 04:54:22    122s] Calculate delays in Single mode...
[11/09 04:54:22    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 1553.9M, InitMEM = 1553.9M)
[11/09 04:54:22    122s] Start delay calculation (fullDC) (1 T). (MEM=1553.88)
[11/09 04:54:23    123s] End AAE Lib Interpolated Model. (MEM=1570.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:54:23    123s] Total number of fetched objects 816
[11/09 04:54:23    123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:54:23    123s] End delay calculation. (MEM=1538.08 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:54:23    123s] End delay calculation (fullDC). (MEM=1538.08 CPU=0:00:01.2 REAL=0:00:01.0)
[11/09 04:54:23    123s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1538.1M) ***
[11/09 04:54:23    123s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:09 mem=1538.1M)
[11/09 04:54:23    123s] Reported timing to dir ./timingReports
[11/09 04:54:23    123s] **optDesign ... cpu = 0:00:34, real = 0:00:46, mem = 1108.3M, totSessionCpu=0:02:09 **
[11/09 04:54:23    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1494.1M
[11/09 04:54:23    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1494.1M
[11/09 04:54:26    124s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:49, mem = 1109.3M, totSessionCpu=0:02:09 **
[11/09 04:54:26    124s] *** Finished optDesign ***
[11/09 04:54:26    124s] *** Changing analysis mode to hold ***
[11/09 04:54:26    124s] 
[11/09 04:54:26    124s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:53.7 real=  0:01:20)
[11/09 04:54:26    124s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.5 real=0:00:05.5)
[11/09 04:54:26    124s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.5 real=0:00:03.5)
[11/09 04:54:26    124s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.3 real=0:00:02.4)
[11/09 04:54:26    124s] Info: pop threads available for lower-level modules during optimization.
[11/09 04:54:26    124s] Deleting Lib Analyzer.
[11/09 04:54:26    124s] Info: Destroy the CCOpt slew target map.
[11/09 04:54:26    124s] clean pInstBBox. size 0
[11/09 04:54:26    124s] Deleting Cell Server ...
[11/09 04:54:26    124s] Set place::cacheFPlanSiteMark to 0
[11/09 04:54:26    124s] All LLGs are deleted
[11/09 04:54:26    124s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1495.1M
[11/09 04:54:26    124s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1495.1M
[11/09 04:54:26    124s] 
[11/09 04:54:26    124s] *** Summary of all messages that are not suppressed in this session:
[11/09 04:54:26    124s] Severity  ID               Count  Summary                                  
[11/09 04:54:26    124s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[11/09 04:54:26    124s] WARNING   IMPESI-3014         71  The RC network is incomplete for net %s....
[11/09 04:54:26    124s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[11/09 04:54:26    124s] WARNING   IMPOPT-665          71  %s : Net has unplaced terms or is connec...
[11/09 04:54:26    124s] WARNING   IMPCCOPT-1285        5  The lib cell '%s' specified in %s %s. %s...
[11/09 04:54:26    124s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[11/09 04:54:26    124s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[11/09 04:54:26    124s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[11/09 04:54:26    124s] *** Message Summary: 160 warning(s), 0 error(s)
[11/09 04:54:26    124s] 
[11/09 04:54:26    124s] 
[11/09 04:54:26    124s] =============================================================================================
[11/09 04:54:26    124s]  Final TAT Report for ccopt_design
[11/09 04:54:26    124s] =============================================================================================
[11/09 04:54:26    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:26    124s] ---------------------------------------------------------------------------------------------
[11/09 04:54:26    124s] [ GlobalOpt              ]      1   0:00:05.5  (   4.9 % )     0:00:05.5 /  0:00:05.5    1.0
[11/09 04:54:26    124s] [ DrvOpt                 ]      3   0:00:13.3  (  12.0 % )     0:00:13.4 /  0:00:13.2    1.0
[11/09 04:54:26    124s] [ AreaOpt                ]      2   0:00:03.4  (   3.0 % )     0:00:03.4 /  0:00:03.4    1.0
[11/09 04:54:26    124s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[11/09 04:54:26    124s] [ IncrReplace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:54:26    124s] [ RefinePlace            ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/09 04:54:26    124s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:03.6 /  0:00:03.4    0.9
[11/09 04:54:26    124s] [ FullDelayCalc          ]      2   0:00:03.5  (   3.1 % )     0:00:03.5 /  0:00:03.4    1.0
[11/09 04:54:26    124s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:04.1 /  0:00:02.1    0.5
[11/09 04:54:26    124s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 04:54:26    124s] [ DrvReport              ]      2   0:00:02.0  (   1.8 % )     0:00:02.0 /  0:00:00.1    0.0
[11/09 04:54:26    124s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:54:26    124s] [ MISC                   ]          0:01:23.0  (  74.5 % )     0:01:23.0 /  0:00:44.4    0.5
[11/09 04:54:26    124s] ---------------------------------------------------------------------------------------------
[11/09 04:54:26    124s]  ccopt_design TOTAL                 0:01:51.4  ( 100.0 % )     0:01:51.4 /  0:01:10.5    0.6
[11/09 04:54:26    124s] ---------------------------------------------------------------------------------------------
[11/09 04:54:26    124s] 
[11/09 04:54:26    124s] #% End ccopt_design (date=11/09 04:54:26, total cpu=0:01:10, real=0:01:52, peak res=1124.7M, current mem=1001.4M)
[11/09 04:54:26    124s] <CMD> saveDesign ./db/04_cts
[11/09 04:54:26    124s] #% Begin save design ... (date=11/09 04:54:26, mem=1001.4M)
[11/09 04:54:26    124s] % Begin Save ccopt configuration ... (date=11/09 04:54:26, mem=1001.4M)
[11/09 04:54:26    124s] % End Save ccopt configuration ... (date=11/09 04:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.4M, current mem=999.9M)
[11/09 04:54:26    124s] % Begin Save netlist data ... (date=11/09 04:54:26, mem=999.9M)
[11/09 04:54:26    124s] Writing Binary DB to ./db/04_cts.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
[11/09 04:54:26    124s] % End Save netlist data ... (date=11/09 04:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.9M, current mem=999.9M)
[11/09 04:54:26    124s] Saving symbol-table file ...
[11/09 04:54:27    124s] Saving congestion map file ./db/04_cts.dat.tmp/collision_avoidance_car.route.congmap.gz ...
[11/09 04:54:27    124s] % Begin Save AAE data ... (date=11/09 04:54:27, mem=1000.4M)
[11/09 04:54:27    124s] Saving AAE Data ...
[11/09 04:54:27    124s] % End Save AAE data ... (date=11/09 04:54:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.4M, current mem=1000.4M)
[11/09 04:54:33    129s] Saving preference file ./db/04_cts.dat.tmp/gui.pref.tcl ...
[11/09 04:54:33    129s] Saving mode setting ...
[11/09 04:54:33    129s] Saving global file ...
[11/09 04:54:33    129s] % Begin Save floorplan data ... (date=11/09 04:54:33, mem=1000.7M)
[11/09 04:54:33    129s] Saving floorplan file ...
[11/09 04:54:34    129s] % End Save floorplan data ... (date=11/09 04:54:34, total cpu=0:00:00.1, real=0:00:01.0, peak res=1000.7M, current mem=1000.7M)
[11/09 04:54:34    129s] Saving PG file ./db/04_cts.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:54:34 2025)
[11/09 04:54:34    129s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1420.7M) ***
[11/09 04:54:34    129s] Saving Drc markers ...
[11/09 04:54:34    129s] ... No Drc file written since there is no markers found.
[11/09 04:54:34    129s] % Begin Save placement data ... (date=11/09 04:54:34, mem=1000.7M)
[11/09 04:54:34    129s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 04:54:34    129s] Save Adaptive View Pruning View Names to Binary file
[11/09 04:54:34    129s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1423.7M) ***
[11/09 04:54:34    129s] % End Save placement data ... (date=11/09 04:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.7M, current mem=1000.7M)
[11/09 04:54:34    129s] % Begin Save routing data ... (date=11/09 04:54:34, mem=1000.7M)
[11/09 04:54:34    129s] Saving route file ...
[11/09 04:54:35    129s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1420.7M) ***
[11/09 04:54:35    129s] % End Save routing data ... (date=11/09 04:54:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1000.8M, current mem=1000.8M)
[11/09 04:54:35    129s] Saving property file ./db/04_cts.dat.tmp/collision_avoidance_car.prop
[11/09 04:54:35    129s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1423.7M) ***
[11/09 04:54:35    129s] #Saving pin access data to file ./db/04_cts.dat.tmp/collision_avoidance_car.apa ...
[11/09 04:54:35    129s] #
[11/09 04:54:35    129s] % Begin Save power constraints data ... (date=11/09 04:54:35, mem=1000.9M)
[11/09 04:54:35    129s] % End Save power constraints data ... (date=11/09 04:54:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.9M, current mem=1000.9M)
[11/09 04:54:38    132s] Generated self-contained design 04_cts.dat.tmp
[11/09 04:54:38    132s] #% End save design ... (date=11/09 04:54:38, total cpu=0:00:08.1, real=0:00:12.0, peak res=1002.1M, current mem=1000.2M)
[11/09 04:54:38    132s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:54:38    132s] 
[11/09 04:54:38    132s] <CMD> optDesign -postCTS
[11/09 04:54:38    132s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1000.2M, totSessionCpu=0:02:17 **
[11/09 04:54:38    132s] **WARN: (IMPOPT-576):	71 nets have unplaced terms. 
[11/09 04:54:38    132s] Type 'man IMPOPT-576' for more detail.
[11/09 04:54:38    132s] **INFO: User settings:
[11/09 04:54:38    132s] setDesignMode -flowEffort                  standard
[11/09 04:54:38    132s] setDesignMode -process                     90
[11/09 04:54:38    132s] setExtractRCMode -coupling_c_th            0.2
[11/09 04:54:38    132s] setExtractRCMode -engine                   preRoute
[11/09 04:54:38    132s] setExtractRCMode -relative_c_th            1
[11/09 04:54:38    132s] setExtractRCMode -total_c_th               0
[11/09 04:54:38    132s] setUsefulSkewMode -ecoRoute                false
[11/09 04:54:38    132s] setDelayCalMode -enable_high_fanout        true
[11/09 04:54:38    132s] setDelayCalMode -eng_copyNetPropToNewNet   true
[11/09 04:54:38    132s] setDelayCalMode -engine                    aae
[11/09 04:54:38    132s] setDelayCalMode -ignoreNetLoad             false
[11/09 04:54:38    132s] setOptMode -activeHoldViews                { view1 }
[11/09 04:54:38    132s] setOptMode -activeSetupViews               { view1 }
[11/09 04:54:38    132s] setOptMode -autoSetupViews                 { view1}
[11/09 04:54:38    132s] setOptMode -autoTDGRSetupViews             { view1}
[11/09 04:54:38    132s] setOptMode -drcMargin                      0
[11/09 04:54:38    132s] setOptMode -fixDrc                         true
[11/09 04:54:38    132s] setOptMode -preserveAllSequential          false
[11/09 04:54:38    132s] setOptMode -setupTargetSlack               0
[11/09 04:54:38    132s] setPlaceMode -place_design_floorplan_mode  false
[11/09 04:54:38    132s] setAnalysisMode -analysisType              single
[11/09 04:54:38    132s] setAnalysisMode -checkType                 hold
[11/09 04:54:38    132s] setAnalysisMode -clkSrcPath                true
[11/09 04:54:38    132s] setAnalysisMode -clockPropagation          sdcControl
[11/09 04:54:38    132s] setAnalysisMode -virtualIPO                false
[11/09 04:54:38    132s] 
[11/09 04:54:38    132s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 04:54:38    132s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:54:38    132s] Summary for sequential cells identification: 
[11/09 04:54:38    132s]   Identified SBFF number: 112
[11/09 04:54:38    132s]   Identified MBFF number: 0
[11/09 04:54:38    132s]   Identified SB Latch number: 0
[11/09 04:54:38    132s]   Identified MB Latch number: 0
[11/09 04:54:38    132s]   Not identified SBFF number: 8
[11/09 04:54:38    132s]   Not identified MBFF number: 0
[11/09 04:54:38    132s]   Not identified SB Latch number: 0
[11/09 04:54:38    132s]   Not identified MB Latch number: 0
[11/09 04:54:38    132s]   Number of sequential cells which are not FFs: 32
[11/09 04:54:38    132s]  Visiting view : view1
[11/09 04:54:38    132s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:54:38    132s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:54:38    132s]  Visiting view : view1
[11/09 04:54:38    132s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:54:38    132s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:54:38    132s]  Setting StdDelay to 35.80
[11/09 04:54:38    132s] Creating Cell Server, finished. 
[11/09 04:54:38    132s] 
[11/09 04:54:38    132s] Need call spDPlaceInit before registerPrioInstLoc.
[11/09 04:54:38    132s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:38    132s] GigaOpt running with 1 threads.
[11/09 04:54:38    132s] Info: 1 threads available for lower-level modules during optimization.
[11/09 04:54:38    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1428.7M
[11/09 04:54:38    132s] #spOpts: mergeVia=F 
[11/09 04:54:38    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1428.7M
[11/09 04:54:38    132s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1428.7M
[11/09 04:54:38    132s] Core basic site is gsclib090site
[11/09 04:54:41    135s] Fast DP-INIT is on for default
[11/09 04:54:41    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:54:41    135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:2.500, REAL:2.538, MEM:1445.4M
[11/09 04:54:41    135s] OPERPROF:     Starting CMU at level 3, MEM:1445.4M
[11/09 04:54:41    135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1445.4M
[11/09 04:54:41    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.500, REAL:2.544, MEM:1445.4M
[11/09 04:54:41    135s] [CPU] DPlace-Init (cpu=0:00:02.5, real=0:00:03.0, mem=1445.4MB).
[11/09 04:54:41    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.510, REAL:2.549, MEM:1445.4M
[11/09 04:54:41    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:41    135s] 
[11/09 04:54:41    135s] Creating Lib Analyzer ...
[11/09 04:54:41    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:41    135s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:41    135s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:41    135s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:41    135s] 
[11/09 04:54:41    135s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:42    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:21 mem=1449.5M
[11/09 04:54:42    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:21 mem=1449.5M
[11/09 04:54:42    135s] Creating Lib Analyzer, finished. 
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	current_speed_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (IMPOPT-665):	distance_travelled_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:54:42    135s] Type 'man IMPOPT-665' for more detail.
[11/09 04:54:42    135s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/09 04:54:42    135s] To increase the message display limit, refer to the product command reference manual.
[11/09 04:54:42    135s] Effort level <high> specified for reg2reg path_group
[11/09 04:54:42    135s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1015.7M, totSessionCpu=0:02:21 **
[11/09 04:54:42    135s] *** Changing analysis mode to setup ***
[11/09 04:54:42    135s] *** optDesign -postCTS ***
[11/09 04:54:42    135s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 04:54:42    135s] Hold Target Slack: user slack 0
[11/09 04:54:42    135s] Setup Target Slack: user slack 0; extra slack 0.0
[11/09 04:54:42    135s] setUsefulSkewMode -ecoRoute false
[11/09 04:54:42    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1449.5M
[11/09 04:54:42    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1449.5M
[11/09 04:54:42    135s] Deleting Cell Server ...
[11/09 04:54:42    135s] Deleting Lib Analyzer.
[11/09 04:54:42    135s] Multi-VT timing optimization disabled based on library information.
[11/09 04:54:42    135s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 04:54:42    135s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:54:42    135s] Summary for sequential cells identification: 
[11/09 04:54:42    135s]   Identified SBFF number: 112
[11/09 04:54:42    135s]   Identified MBFF number: 0
[11/09 04:54:42    135s]   Identified SB Latch number: 0
[11/09 04:54:42    135s]   Identified MB Latch number: 0
[11/09 04:54:42    135s]   Not identified SBFF number: 8
[11/09 04:54:42    135s]   Not identified MBFF number: 0
[11/09 04:54:42    135s]   Not identified SB Latch number: 0
[11/09 04:54:42    135s]   Not identified MB Latch number: 0
[11/09 04:54:42    135s]   Number of sequential cells which are not FFs: 32
[11/09 04:54:42    135s]  Visiting view : view1
[11/09 04:54:42    135s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:54:42    135s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:54:42    135s]  Visiting view : view1
[11/09 04:54:42    135s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:54:42    135s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:54:42    135s]  Setting StdDelay to 35.80
[11/09 04:54:42    135s] Creating Cell Server, finished. 
[11/09 04:54:42    135s] 
[11/09 04:54:42    135s] Deleting Cell Server ...
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:42    135s] All LLGs are deleted
[11/09 04:54:42    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1449.5M
[11/09 04:54:42    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1449.5M
[11/09 04:54:42    135s] Start to check current routing status for nets...
[11/09 04:54:42    135s] All nets are already routed correctly.
[11/09 04:54:42    135s] End to check current routing status for nets (mem=1449.5M)
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:42    135s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:51    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    144s] Compute RC Scale Done ...
[11/09 04:54:52    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1585.4M
[11/09 04:54:52    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1585.4M
[11/09 04:54:52    144s] Fast DP-INIT is on for default
[11/09 04:54:52    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1585.4M
[11/09 04:54:52    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.019, MEM:1585.4M
[11/09 04:54:52    144s] Starting delay calculation for Setup views
[11/09 04:54:52    144s] #################################################################################
[11/09 04:54:52    144s] # Design Stage: PreRoute
[11/09 04:54:52    144s] # Design Name: collision_avoidance_car
[11/09 04:54:52    144s] # Design Mode: 90nm
[11/09 04:54:52    144s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:54:52    144s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:54:52    144s] # Signoff Settings: SI Off 
[11/09 04:54:52    144s] #################################################################################
[11/09 04:54:52    144s] Calculate delays in Single mode...
[11/09 04:54:52    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 1583.4M, InitMEM = 1583.4M)
[11/09 04:54:52    144s] Start delay calculation (fullDC) (1 T). (MEM=1583.4)
[11/09 04:54:52    144s] End AAE Lib Interpolated Model. (MEM=1599.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:54:52    144s] Total number of fetched objects 816
[11/09 04:54:52    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:54:52    144s] End delay calculation. (MEM=1567.59 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:54:52    144s] End delay calculation (fullDC). (MEM=1567.59 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 04:54:52    144s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1567.6M) ***
[11/09 04:54:52    144s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:30 mem=1567.6M)
[11/09 04:54:52    144s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1102.0M, totSessionCpu=0:02:30 **
[11/09 04:54:52    145s] ** INFO : this run is activating low effort ccoptDesign flow
[11/09 04:54:52    145s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:52    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1514.9M
[11/09 04:54:52    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.9M
[11/09 04:54:52    145s] #spOpts: mergeVia=F 
[11/09 04:54:52    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.9M
[11/09 04:54:52    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1514.9M
[11/09 04:54:52    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1514.9MB).
[11/09 04:54:52    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1514.9M
[11/09 04:54:52    145s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:52    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1514.9M
[11/09 04:54:52    145s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:52    145s] #optDebug: fT-E <X 2 0 0 1>
[11/09 04:54:52    145s] *** Starting optimizing excluded clock nets MEM= 1514.9M) ***
[11/09 04:54:52    145s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1514.9M) ***
[11/09 04:54:52    145s] *** Starting optimizing excluded clock nets MEM= 1514.9M) ***
[11/09 04:54:52    145s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1514.9M) ***
[11/09 04:54:52    145s] Info: Done creating the CCOpt slew target map.
[11/09 04:54:52    145s] Begin: GigaOpt high fanout net optimization
[11/09 04:54:52    145s] GigaOpt HFN: use maxLocalDensity 1.2
[11/09 04:54:52    145s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/09 04:54:52    145s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:52    145s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:52    145s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:30.1/0:03:34.9 (0.7), mem = 1514.9M
[11/09 04:54:52    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.7
[11/09 04:54:52    145s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:52    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1514.9M
[11/09 04:54:52    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.9M
[11/09 04:54:52    145s] #spOpts: mergeVia=F 
[11/09 04:54:52    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.9M
[11/09 04:54:52    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1514.9M
[11/09 04:54:52    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1514.9MB).
[11/09 04:54:52    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1514.9M
[11/09 04:54:52    145s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:52    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1514.9M
[11/09 04:54:52    145s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    145s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:52    145s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1514.9M
[11/09 04:54:52    145s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:53    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1538.9M
[11/09 04:54:53    145s] 
[11/09 04:54:53    145s] Creating Lib Analyzer ...
[11/09 04:54:53    145s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:53    145s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:53    145s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:53    145s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:53    145s] 
[11/09 04:54:53    145s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:53    146s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:31 mem=1538.9M
[11/09 04:54:53    146s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:31 mem=1538.9M
[11/09 04:54:53    146s] Creating Lib Analyzer, finished. 
[11/09 04:54:53    146s] 
[11/09 04:54:53    146s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/09 04:54:53    146s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=1538.9M
[11/09 04:54:53    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1538.9M
[11/09 04:54:55    147s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:54:55    147s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:54:55    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.7
[11/09 04:54:55    147s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:02:32.8/0:03:37.6 (0.7), mem = 1538.9M
[11/09 04:54:55    147s] 
[11/09 04:54:55    147s] =============================================================================================
[11/09 04:54:55    147s]  Step TAT Report for DrvOpt #4
[11/09 04:54:55    147s] =============================================================================================
[11/09 04:54:55    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:54:55    147s] ---------------------------------------------------------------------------------------------
[11/09 04:54:55    147s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 04:54:55    147s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  41.3 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 04:54:55    147s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:55    147s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[11/09 04:54:55    147s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.2 /  0:00:01.1    1.0
[11/09 04:54:55    147s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:55    147s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:54:55    147s] [ MISC                   ]          0:00:01.6  (  57.1 % )     0:00:01.6 /  0:00:01.6    1.0
[11/09 04:54:55    147s] ---------------------------------------------------------------------------------------------
[11/09 04:54:55    147s]  DrvOpt #4 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[11/09 04:54:55    147s] ---------------------------------------------------------------------------------------------
[11/09 04:54:55    147s] 
[11/09 04:54:55    147s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/09 04:54:55    147s] End: GigaOpt high fanout net optimization
[11/09 04:54:55    147s] Deleting Lib Analyzer.
[11/09 04:54:55    147s] Begin: GigaOpt Global Optimization
[11/09 04:54:55    147s] *info: use new DP (enabled)
[11/09 04:54:55    147s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/09 04:54:55    147s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:54:55    147s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:54:55    147s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:32.8/0:03:37.7 (0.7), mem = 1538.9M
[11/09 04:54:55    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.8
[11/09 04:54:55    147s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:54:55    147s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=1538.9M
[11/09 04:54:55    147s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 04:54:55    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:1538.9M
[11/09 04:54:55    147s] #spOpts: mergeVia=F 
[11/09 04:54:55    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1538.9M
[11/09 04:54:55    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1538.9M
[11/09 04:54:55    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1538.9MB).
[11/09 04:54:55    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1538.9M
[11/09 04:54:55    147s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:54:55    147s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=1538.9M
[11/09 04:54:55    147s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:55    147s] 
[11/09 04:54:55    147s] Creating Lib Analyzer ...
[11/09 04:54:55    147s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:54:55    147s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:54:55    147s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:54:55    147s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:54:55    147s] 
[11/09 04:54:55    147s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:54:55    148s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:33 mem=1538.9M
[11/09 04:54:55    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:33 mem=1538.9M
[11/09 04:54:55    148s] Creating Lib Analyzer, finished. 
[11/09 04:54:55    148s] 
[11/09 04:54:55    148s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/09 04:54:55    148s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=1538.9M
[11/09 04:54:55    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=1538.9M
[11/09 04:54:59    152s] *info: 3 clock nets excluded
[11/09 04:54:59    152s] *info: 2 special nets excluded.
[11/09 04:54:59    152s] *info: 20 no-driver nets excluded.
[11/09 04:54:59    152s] *info: 3 nets with fixed/cover wires excluded.
[11/09 04:55:00    153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1558.0M
[11/09 04:55:00    153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1558.0M
[11/09 04:55:00    153s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 04:55:00    153s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
[11/09 04:55:00    153s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[11/09 04:55:00    153s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
[11/09 04:55:00    153s] |   0.000|   0.000|    80.86%|   0:00:00.0| 1558.0M|     view1|       NA| NA                                    |
[11/09 04:55:00    153s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------+
[11/09 04:55:00    153s] 
[11/09 04:55:00    153s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1558.0M) ***
[11/09 04:55:00    153s] 
[11/09 04:55:00    153s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1558.0M) ***
[11/09 04:55:00    153s] Bottom Preferred Layer:
[11/09 04:55:00    153s] +---------------+------------+----------+
[11/09 04:55:00    153s] |     Layer     |    CLK     |   Rule   |
[11/09 04:55:00    153s] +---------------+------------+----------+
[11/09 04:55:00    153s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:55:00    153s] +---------------+------------+----------+
[11/09 04:55:00    153s] Via Pillar Rule:
[11/09 04:55:00    153s]     None
[11/09 04:55:00    153s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 04:55:00    153s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:55:00    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.8
[11/09 04:55:00    153s] *** SetupOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:02:38.4/0:03:43.3 (0.7), mem = 1538.9M
[11/09 04:55:00    153s] 
[11/09 04:55:00    153s] =============================================================================================
[11/09 04:55:00    153s]  Step TAT Report for GlobalOpt #2
[11/09 04:55:00    153s] =============================================================================================
[11/09 04:55:00    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:55:00    153s] ---------------------------------------------------------------------------------------------
[11/09 04:55:00    153s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/09 04:55:00    153s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 04:55:00    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:00    153s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/09 04:55:00    153s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 04:55:00    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:00    153s] [ TransformInit          ]      1   0:00:04.9  (  87.4 % )     0:00:04.9 /  0:00:04.9    1.0
[11/09 04:55:00    153s] [ MISC                   ]          0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 04:55:00    153s] ---------------------------------------------------------------------------------------------
[11/09 04:55:00    153s]  GlobalOpt #2 TOTAL                 0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[11/09 04:55:00    153s] ---------------------------------------------------------------------------------------------
[11/09 04:55:00    153s] 
[11/09 04:55:00    153s] End: GigaOpt Global Optimization
[11/09 04:55:00    153s] *** Timing Is met
[11/09 04:55:00    153s] *** Check timing (0:00:00.0)
[11/09 04:55:00    153s] Deleting Lib Analyzer.
[11/09 04:55:00    153s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/09 04:55:00    153s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:55:00    153s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:55:00    153s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1534.9M
[11/09 04:55:00    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1534.9M
[11/09 04:55:00    153s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 04:55:00    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1534.9M
[11/09 04:55:00    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1534.9M
[11/09 04:55:00    153s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:00    153s] **INFO: Flow update: Design timing is met.
[11/09 04:55:00    153s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:00    153s] **INFO: Flow update: Design timing is met.
[11/09 04:55:00    153s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/09 04:55:00    153s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:55:00    153s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:55:00    153s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1532.9M
[11/09 04:55:00    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1532.9M
[11/09 04:55:00    153s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:55:00    153s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=1552.0M
[11/09 04:55:00    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:1552.0M
[11/09 04:55:00    153s] #spOpts: mergeVia=F 
[11/09 04:55:00    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.0M
[11/09 04:55:00    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1552.0M
[11/09 04:55:00    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1552.0MB).
[11/09 04:55:00    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1552.0M
[11/09 04:55:01    153s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:55:01    153s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=1552.0M
[11/09 04:55:01    153s] Begin: Area Reclaim Optimization
[11/09 04:55:01    153s] 
[11/09 04:55:01    153s] Creating Lib Analyzer ...
[11/09 04:55:01    153s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:01    153s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:55:01    153s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:55:01    153s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:55:01    153s] 
[11/09 04:55:01    153s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:01    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:39 mem=1556.0M
[11/09 04:55:01    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:39 mem=1556.0M
[11/09 04:55:01    154s] Creating Lib Analyzer, finished. 
[11/09 04:55:01    154s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:39.1/0:03:44.0 (0.7), mem = 1556.0M
[11/09 04:55:01    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.9
[11/09 04:55:01    154s] 
[11/09 04:55:01    154s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/09 04:55:01    154s] ### Creating LA Mngr. totSessionCpu=0:02:39 mem=1556.0M
[11/09 04:55:01    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=1556.0M
[11/09 04:55:01    154s] Usable buffer cells for single buffer setup transform:
[11/09 04:55:01    154s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[11/09 04:55:01    154s] Number of usable buffer cells above: 16
[11/09 04:55:02    154s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1556.0M
[11/09 04:55:02    154s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1556.0M
[11/09 04:55:02    154s] Reclaim Optimization WNS Slack 0.072  TNS Slack 0.000 Density 80.86
[11/09 04:55:02    154s] +----------+---------+--------+--------+------------+--------+
[11/09 04:55:02    154s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 04:55:02    154s] +----------+---------+--------+--------+------------+--------+
[11/09 04:55:02    154s] |    80.86%|        -|   0.072|   0.000|   0:00:00.0| 1556.0M|
[11/09 04:55:02    154s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
[11/09 04:55:02    154s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[11/09 04:55:02    154s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
[11/09 04:55:02    154s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
[11/09 04:55:02    154s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
[11/09 04:55:02    154s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[11/09 04:55:02    154s] |    80.86%|        0|   0.072|   0.000|   0:00:00.0| 1575.0M|
[11/09 04:55:02    154s] +----------+---------+--------+--------+------------+--------+
[11/09 04:55:02    154s] Reclaim Optimization End WNS Slack 0.072  TNS Slack 0.000 Density 80.86
[11/09 04:55:02    154s] 
[11/09 04:55:02    154s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 04:55:02    154s] --------------------------------------------------------------
[11/09 04:55:02    154s] |                                   | Total     | Sequential |
[11/09 04:55:02    154s] --------------------------------------------------------------
[11/09 04:55:02    154s] | Num insts resized                 |       0  |       0    |
[11/09 04:55:02    154s] | Num insts undone                  |       0  |       0    |
[11/09 04:55:02    154s] | Num insts Downsized               |       0  |       0    |
[11/09 04:55:02    154s] | Num insts Samesized               |       0  |       0    |
[11/09 04:55:02    154s] | Num insts Upsized                 |       0  |       0    |
[11/09 04:55:02    154s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 04:55:02    154s] --------------------------------------------------------------
[11/09 04:55:02    154s] Bottom Preferred Layer:
[11/09 04:55:02    154s] +---------------+------------+----------+
[11/09 04:55:02    154s] |     Layer     |    CLK     |   Rule   |
[11/09 04:55:02    154s] +---------------+------------+----------+
[11/09 04:55:02    154s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:55:02    154s] +---------------+------------+----------+
[11/09 04:55:02    154s] Via Pillar Rule:
[11/09 04:55:02    154s]     None
[11/09 04:55:02    154s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[11/09 04:55:02    154s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.015, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.016, MEM:1575.0M
[11/09 04:55:02    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.8
[11/09 04:55:02    154s] OPERPROF: Starting RefinePlace at level 1, MEM:1575.0M
[11/09 04:55:02    154s] *** Starting refinePlace (0:02:40 mem=1575.0M) ***
[11/09 04:55:02    154s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:55:02    154s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:02    154s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1575.0M
[11/09 04:55:02    154s] Starting refinePlace ...
[11/09 04:55:02    154s] 
[11/09 04:55:02    154s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:55:02    154s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:02    154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1575.0MB) @(0:02:40 - 0:02:40).
[11/09 04:55:02    154s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:02    154s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
[11/09 04:55:02    154s] Statistics of distance of Instance movement in refine placement:
[11/09 04:55:02    154s]   maximum (X+Y) =         0.00 um
[11/09 04:55:02    154s]   mean    (X+Y) =         0.00 um
[11/09 04:55:02    154s] Summary Report:
[11/09 04:55:02    154s] Instances move: 0 (out of 726 movable)
[11/09 04:55:02    154s] Instances flipped: 0
[11/09 04:55:02    154s] Mean displacement: 0.00 um
[11/09 04:55:02    154s] Max displacement: 0.00 um 
[11/09 04:55:02    154s] Total instances moved : 0
[11/09 04:55:02    154s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.017, MEM:1575.0M
[11/09 04:55:02    154s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:55:02    154s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
[11/09 04:55:02    154s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1575.0MB) @(0:02:40 - 0:02:40).
[11/09 04:55:02    154s] *** Finished refinePlace (0:02:40 mem=1575.0M) ***
[11/09 04:55:02    154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.8
[11/09 04:55:02    154s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:1575.0M
[11/09 04:55:02    154s] *** maximum move = 0.00 um ***
[11/09 04:55:02    154s] *** Finished re-routing un-routed nets (1575.0M) ***
[11/09 04:55:02    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1575.0M
[11/09 04:55:02    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1575.0M
[11/09 04:55:02    154s] 
[11/09 04:55:02    154s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1575.0M) ***
[11/09 04:55:02    154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.9
[11/09 04:55:02    154s] *** AreaOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:39.9/0:03:44.9 (0.7), mem = 1575.0M
[11/09 04:55:02    154s] 
[11/09 04:55:02    154s] =============================================================================================
[11/09 04:55:02    154s]  Step TAT Report for AreaOpt #3
[11/09 04:55:02    154s] =============================================================================================
[11/09 04:55:02    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:55:02    154s] ---------------------------------------------------------------------------------------------
[11/09 04:55:02    154s] [ RefinePlace            ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:55:02    154s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  38.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:55:02    154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ OptSingleIteration     ]      5   0:00:00.1  (   6.1 % )     0:00:00.3 /  0:00:00.2    0.9
[11/09 04:55:02    154s] [ OptGetWeight           ]    171   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ OptEval                ]    171   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.2    1.3
[11/09 04:55:02    154s] [ OptCommit              ]    171   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ PostCommitDelayCalc    ]    172   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:02    154s] [ MISC                   ]          0:00:00.6  (  38.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 04:55:02    154s] ---------------------------------------------------------------------------------------------
[11/09 04:55:02    154s]  AreaOpt #3 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    1.0
[11/09 04:55:02    154s] ---------------------------------------------------------------------------------------------
[11/09 04:55:02    154s] 
[11/09 04:55:02    154s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:55:02    154s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1536.97M, totSessionCpu=0:02:40).
[11/09 04:55:02    154s] All LLGs are deleted
[11/09 04:55:02    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1537.0M
[11/09 04:55:02    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1537.0M
[11/09 04:55:02    154s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1537.0M
[11/09 04:55:02    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=1537.0M
[11/09 04:55:02    154s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    154s] (I)       Started Loading and Dumping File ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    154s] (I)       Reading DB...
[11/09 04:55:02    154s] (I)       Read data from FE... (mem=1537.0M)
[11/09 04:55:02    154s] (I)       Read nodes and places... (mem=1537.0M)
[11/09 04:55:02    154s] (I)       Done Read nodes and places (cpu=0.000s, mem=1537.0M)
[11/09 04:55:02    154s] (I)       Read nets... (mem=1537.0M)
[11/09 04:55:02    154s] (I)       Done Read nets (cpu=0.000s, mem=1537.0M)
[11/09 04:55:02    154s] (I)       Done Read data from FE (cpu=0.000s, mem=1537.0M)
[11/09 04:55:02    154s] (I)       before initializing RouteDB syMemory usage = 1537.0 MB
[11/09 04:55:02    154s] (I)       == Non-default Options ==
[11/09 04:55:02    154s] (I)       Maximum routing layer                              : 9
[11/09 04:55:02    154s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:55:02    154s] (I)       Use row-based GCell size
[11/09 04:55:02    154s] (I)       GCell unit size  : 5220
[11/09 04:55:02    154s] (I)       GCell multiplier : 1
[11/09 04:55:02    154s] (I)       build grid graph
[11/09 04:55:02    154s] (I)       build grid graph start
[11/09 04:55:02    154s] [NR-eGR] Track table information for default rule: 
[11/09 04:55:02    154s] [NR-eGR] Metal1 has no routable track
[11/09 04:55:02    154s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:55:02    154s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:55:02    154s] (I)       build grid graph end
[11/09 04:55:02    154s] (I)       ===========================================================================
[11/09 04:55:02    154s] (I)       == Report All Rule Vias ==
[11/09 04:55:02    154s] (I)       ===========================================================================
[11/09 04:55:02    154s] (I)        Via Rule : (Default)
[11/09 04:55:02    154s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:55:02    154s] (I)       ---------------------------------------------------------------------------
[11/09 04:55:02    154s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:55:02    154s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:55:02    154s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:55:02    154s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:55:02    154s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:55:02    154s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:55:02    154s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:55:02    154s] (I)        8   79 : VIA8X                      83 : VIA8_2CUT_E              
[11/09 04:55:02    154s] (I)       ===========================================================================
[11/09 04:55:02    154s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    154s] (I)       Num PG vias on layer 2 : 0
[11/09 04:55:02    154s] (I)       Num PG vias on layer 3 : 0
[11/09 04:55:02    154s] (I)       Num PG vias on layer 4 : 0
[11/09 04:55:02    154s] (I)       Num PG vias on layer 5 : 0
[11/09 04:55:02    154s] (I)       Num PG vias on layer 6 : 0
[11/09 04:55:02    155s] (I)       Num PG vias on layer 7 : 0
[11/09 04:55:02    155s] (I)       Num PG vias on layer 8 : 0
[11/09 04:55:02    155s] (I)       Num PG vias on layer 9 : 0
[11/09 04:55:02    155s] [NR-eGR] Read 6704 PG shapes
[11/09 04:55:02    155s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:55:02    155s] [NR-eGR] #Instance Blockages : 0
[11/09 04:55:02    155s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:55:02    155s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:55:02    155s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:55:02    155s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:55:02    155s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[11/09 04:55:02    155s] (I)       readDataFromPlaceDB
[11/09 04:55:02    155s] (I)       Read net information..
[11/09 04:55:02    155s] [NR-eGR] Read numTotalNets=816  numIgnoredNets=3
[11/09 04:55:02    155s] (I)       Read testcase time = 0.000 seconds
[11/09 04:55:02    155s] 
[11/09 04:55:02    155s] (I)       early_global_route_priority property id does not exist.
[11/09 04:55:02    155s] (I)       Start initializing grid graph
[11/09 04:55:02    155s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:55:02    155s] (I)       End initializing grid graph
[11/09 04:55:02    155s] (I)       Model blockages into capacity
[11/09 04:55:02    155s] (I)       Read Num Blocks=6704  Num Prerouted Wires=612  Num CS=0
[11/09 04:55:02    155s] (I)       Started Modeling ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 231
[11/09 04:55:02    155s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 311
[11/09 04:55:02    155s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 67
[11/09 04:55:02    155s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 3
[11/09 04:55:02    155s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:55:02    155s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:55:02    155s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:55:02    155s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:55:02    155s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       -- layer congestion ratio --
[11/09 04:55:02    155s] (I)       Layer 1 : 0.100000
[11/09 04:55:02    155s] (I)       Layer 2 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 3 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 4 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 5 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 6 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 7 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 8 : 0.700000
[11/09 04:55:02    155s] (I)       Layer 9 : 0.700000
[11/09 04:55:02    155s] (I)       ----------------------------
[11/09 04:55:02    155s] (I)       Number of ignored nets = 3
[11/09 04:55:02    155s] (I)       Number of fixed nets = 3.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:55:02    155s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:55:02    155s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:55:02    155s] (I)       Before initializing Early Global Route syMemory usage = 1537.0 MB
[11/09 04:55:02    155s] (I)       Ndr track 0 does not exist
[11/09 04:55:02    155s] (I)       Ndr track 0 does not exist
[11/09 04:55:02    155s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:55:02    155s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:55:02    155s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:55:02    155s] (I)       Site width          :   580  (dbu)
[11/09 04:55:02    155s] (I)       Row height          :  5220  (dbu)
[11/09 04:55:02    155s] (I)       GCell width         :  5220  (dbu)
[11/09 04:55:02    155s] (I)       GCell height        :  5220  (dbu)
[11/09 04:55:02    155s] (I)       Grid                :    48    47     9
[11/09 04:55:02    155s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:55:02    155s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:55:02    155s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:55:02    155s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:55:02    155s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:55:02    155s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:55:02    155s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:55:02    155s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:55:02    155s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:55:02    155s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:55:02    155s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:55:02    155s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:55:02    155s] (I)       --------------------------------------------------------
[11/09 04:55:02    155s] 
[11/09 04:55:02    155s] [NR-eGR] ============ Routing rule table ============
[11/09 04:55:02    155s] [NR-eGR] Rule id: 0  Nets: 813 
[11/09 04:55:02    155s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:55:02    155s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:55:02    155s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:55:02    155s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:55:02    155s] [NR-eGR] Rule id: 1  Nets: 0 
[11/09 04:55:02    155s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:55:02    155s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:55:02    155s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:55:02    155s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:55:02    155s] [NR-eGR] ========================================
[11/09 04:55:02    155s] [NR-eGR] 
[11/09 04:55:02    155s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:55:02    155s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:55:02    155s] (I)       After initializing Early Global Route syMemory usage = 1537.0 MB
[11/09 04:55:02    155s] (I)       Finished Loading and Dumping File ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Reset routing kernel
[11/09 04:55:02    155s] (I)       Started Global Routing ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       ============= Initialization =============
[11/09 04:55:02    155s] (I)       totalPins=2854  totalGlobalPin=2790 (97.76%)
[11/09 04:55:02    155s] (I)       Started Net group 1 ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Started Build MST ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Generate topology with single threads
[11/09 04:55:02    155s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:55:02    155s] [NR-eGR] Layer group 1: route 813 net(s) in layer range [2, 9]
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] (I)       ============  Phase 1a Route ============
[11/09 04:55:02    155s] (I)       Started Phase 1a ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Started Pattern routing ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:55:02    155s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] (I)       ============  Phase 1b Route ============
[11/09 04:55:02    155s] (I)       Started Phase 1b ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:55:02    155s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373643e+04um
[11/09 04:55:02    155s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] (I)       ============  Phase 1c Route ============
[11/09 04:55:02    155s] (I)       Started Phase 1c ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:55:02    155s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] (I)       ============  Phase 1d Route ============
[11/09 04:55:02    155s] (I)       Started Phase 1d ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:55:02    155s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] (I)       ============  Phase 1e Route ============
[11/09 04:55:02    155s] (I)       Started Phase 1e ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Started Route legalization ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Usage: 5263 = (2631 H, 2632 V) = (4.08% H, 4.18% V) = (6.867e+03um H, 6.870e+03um V)
[11/09 04:55:02    155s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373643e+04um
[11/09 04:55:02    155s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Started Layer assignment ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Running layer assignment with 1 threads
[11/09 04:55:02    155s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] (I)       ============  Phase 1l Route ============
[11/09 04:55:02    155s] (I)       Started Phase 1l ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       
[11/09 04:55:02    155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:55:02    155s] [NR-eGR]                        OverCon            
[11/09 04:55:02    155s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:55:02    155s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:55:02    155s] [NR-eGR] ----------------------------------------------
[11/09 04:55:02    155s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR] ----------------------------------------------
[11/09 04:55:02    155s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:55:02    155s] [NR-eGR] 
[11/09 04:55:02    155s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:55:02    155s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:55:02    155s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:55:02    155s] (I)       ============= track Assignment ============
[11/09 04:55:02    155s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Started Track Assignment ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/09 04:55:02    155s] (I)       Running track assignment with 1 threads
[11/09 04:55:02    155s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] (I)       Run Multi-thread track assignment
[11/09 04:55:02    155s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] Started Export DB wires ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] Started Export all nets ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] Started Set wire vias ( Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1536.97 MB )
[11/09 04:55:02    155s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:55:02    155s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 3028
[11/09 04:55:02    155s] [NR-eGR] Metal2  (2V) length: 7.062080e+03um, number of vias: 4707
[11/09 04:55:02    155s] [NR-eGR] Metal3  (3H) length: 7.784905e+03um, number of vias: 249
[11/09 04:55:02    155s] [NR-eGR] Metal4  (4V) length: 9.599650e+02um, number of vias: 17
[11/09 04:55:02    155s] [NR-eGR] Metal5  (5H) length: 1.394900e+02um, number of vias: 0
[11/09 04:55:02    155s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/09 04:55:02    155s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/09 04:55:02    155s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 04:55:02    155s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/09 04:55:02    155s] [NR-eGR] Total length: 1.594644e+04um, number of vias: 8001
[11/09 04:55:02    155s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:55:02    155s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/09 04:55:02    155s] [NR-eGR] --------------------------------------------------------------------------
[11/09 04:55:02    155s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1522.77 MB )
[11/09 04:55:02    155s] Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
[11/09 04:55:02    155s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:55:02    155s] RC Extraction called in multi-corner(1) mode.
[11/09 04:55:02    155s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:55:02    155s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:55:02    155s] RCMode: PreRoute
[11/09 04:55:02    155s]       RC Corner Indexes            0   
[11/09 04:55:02    155s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:55:02    155s] Resistance Scaling Factor    : 1.00000 
[11/09 04:55:02    155s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:55:02    155s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:55:02    155s] Shrink Factor                : 1.00000
[11/09 04:55:02    155s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:55:02    155s] LayerId::1 widthSet size::1
[11/09 04:55:02    155s] LayerId::2 widthSet size::1
[11/09 04:55:02    155s] LayerId::3 widthSet size::1
[11/09 04:55:02    155s] LayerId::4 widthSet size::1
[11/09 04:55:02    155s] LayerId::5 widthSet size::1
[11/09 04:55:02    155s] LayerId::6 widthSet size::1
[11/09 04:55:02    155s] LayerId::7 widthSet size::1
[11/09 04:55:02    155s] LayerId::8 widthSet size::1
[11/09 04:55:02    155s] LayerId::9 widthSet size::1
[11/09 04:55:02    155s] Updating RC grid for preRoute extraction ...
[11/09 04:55:02    155s] Initializing multi-corner resistance tables ...
[11/09 04:55:02    155s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:02    155s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.026654 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:55:02    155s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1522.766M)
[11/09 04:55:02    155s] Compute RC Scale Done ...
[11/09 04:55:02    155s] OPERPROF: Starting HotSpotCal at level 1, MEM:1522.8M
[11/09 04:55:02    155s] [hotspot] +------------+---------------+---------------+
[11/09 04:55:02    155s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 04:55:02    155s] [hotspot] +------------+---------------+---------------+
[11/09 04:55:02    155s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 04:55:02    155s] [hotspot] +------------+---------------+---------------+
[11/09 04:55:02    155s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:55:02    155s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 04:55:02    155s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1522.8M
[11/09 04:55:02    155s] #################################################################################
[11/09 04:55:02    155s] # Design Stage: PreRoute
[11/09 04:55:02    155s] # Design Name: collision_avoidance_car
[11/09 04:55:02    155s] # Design Mode: 90nm
[11/09 04:55:02    155s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:02    155s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:02    155s] # Signoff Settings: SI Off 
[11/09 04:55:02    155s] #################################################################################
[11/09 04:55:02    155s] Calculate delays in Single mode...
[11/09 04:55:02    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 1520.8M, InitMEM = 1520.8M)
[11/09 04:55:02    155s] Start delay calculation (fullDC) (1 T). (MEM=1520.77)
[11/09 04:55:02    155s] End AAE Lib Interpolated Model. (MEM=1536.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:02    155s] Total number of fetched objects 816
[11/09 04:55:02    155s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:02    155s] End delay calculation. (MEM=1553.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:55:02    155s] End delay calculation (fullDC). (MEM=1553.4 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 04:55:02    155s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1553.4M) ***
[11/09 04:55:02    155s] Begin: GigaOpt postEco DRV Optimization
[11/09 04:55:02    155s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/09 04:55:02    155s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:55:02    155s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:55:02    155s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:40.4/0:03:45.3 (0.7), mem = 1553.4M
[11/09 04:55:02    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.10
[11/09 04:55:02    155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:55:02    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:40 mem=1553.4M
[11/09 04:55:02    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1553.4M
[11/09 04:55:02    155s] #spOpts: mergeVia=F 
[11/09 04:55:02    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1553.4M
[11/09 04:55:02    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1553.4M
[11/09 04:55:02    155s] Core basic site is gsclib090site
[11/09 04:55:02    155s] Fast DP-INIT is on for default
[11/09 04:55:02    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:55:02    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1585.4M
[11/09 04:55:02    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1585.4M
[11/09 04:55:02    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB).
[11/09 04:55:02    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.028, MEM:1585.4M
[11/09 04:55:02    155s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:55:02    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=1585.4M
[11/09 04:55:02    155s] 
[11/09 04:55:02    155s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/09 04:55:02    155s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1585.4M
[11/09 04:55:02    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=1585.4M
[11/09 04:55:04    157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1604.5M
[11/09 04:55:04    157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1604.5M
[11/09 04:55:04    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:55:04    157s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/09 04:55:04    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:55:04    157s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/09 04:55:04    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:55:04    157s] Info: violation cost 6.039268 (cap = 6.039268, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:55:04    157s] |     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86|          |         |
[11/09 04:55:05    157s] Info: violation cost 6.039268 (cap = 6.039268, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 04:55:05    157s] |     0|     0|     0.00|    71|    71|    -0.08|     0|     0|     0|     0|     2.83|     0.00|       0|       0|       0|  80.86| 0:00:01.0|  1604.5M|
[11/09 04:55:05    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] ###############################################################################
[11/09 04:55:05    157s] #
[11/09 04:55:05    157s] #  Large fanout net report:  
[11/09 04:55:05    157s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/09 04:55:05    157s] #     - current density: 80.86
[11/09 04:55:05    157s] #
[11/09 04:55:05    157s] #  List of high fanout nets:
[11/09 04:55:05    157s] #
[11/09 04:55:05    157s] ###############################################################################
[11/09 04:55:05    157s] Bottom Preferred Layer:
[11/09 04:55:05    157s] +---------------+------------+----------+
[11/09 04:55:05    157s] |     Layer     |    CLK     |   Rule   |
[11/09 04:55:05    157s] +---------------+------------+----------+
[11/09 04:55:05    157s] | Metal3 (z=3)  |          3 | default  |
[11/09 04:55:05    157s] +---------------+------------+----------+
[11/09 04:55:05    157s] Via Pillar Rule:
[11/09 04:55:05    157s]     None
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] =======================================================================
[11/09 04:55:05    157s]                 Reasons for remaining drv violations
[11/09 04:55:05    157s] =======================================================================
[11/09 04:55:05    157s] *info: Total 71 net(s) have violations which can't be fixed by DRV optimization.
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] MultiBuffering failure reasons
[11/09 04:55:05    157s] ------------------------------------------------
[11/09 04:55:05    157s] *info:    71 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1604.5M) ***
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:55:05    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.10
[11/09 04:55:05    157s] *** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:42.9/0:03:47.9 (0.7), mem = 1585.4M
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] =============================================================================================
[11/09 04:55:05    157s]  Step TAT Report for DrvOpt #5
[11/09 04:55:05    157s] =============================================================================================
[11/09 04:55:05    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:55:05    157s] ---------------------------------------------------------------------------------------------
[11/09 04:55:05    157s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[11/09 04:55:05    157s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 04:55:05    157s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ OptEval                ]      1   0:00:00.5  (  21.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 04:55:05    157s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:05    157s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/09 04:55:05    157s] [ MISC                   ]          0:00:01.9  (  76.3 % )     0:00:01.9 /  0:00:01.9    1.0
[11/09 04:55:05    157s] ---------------------------------------------------------------------------------------------
[11/09 04:55:05    157s]  DrvOpt #5 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[11/09 04:55:05    157s] ---------------------------------------------------------------------------------------------
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] End: GigaOpt postEco DRV Optimization
[11/09 04:55:05    157s] **INFO: Flow update: Design timing is met.
[11/09 04:55:05    157s] Running refinePlace -preserveRouting true -hardFence false
[11/09 04:55:05    157s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1585.4M
[11/09 04:55:05    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB).
[11/09 04:55:05    157s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.014, MEM:1585.4M
[11/09 04:55:05    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.9
[11/09 04:55:05    157s] OPERPROF:   Starting RefinePlace at level 2, MEM:1585.4M
[11/09 04:55:05    157s] *** Starting refinePlace (0:02:43 mem=1585.4M) ***
[11/09 04:55:05    157s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:55:05    157s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1585.4M
[11/09 04:55:05    157s] default core: bins with density > 0.750 = 65.00 % ( 13 / 20 )
[11/09 04:55:05    157s] Density distribution unevenness ratio = 4.907%
[11/09 04:55:05    157s] RPlace IncrNP Skipped
[11/09 04:55:05    157s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB) @(0:02:43 - 0:02:43).
[11/09 04:55:05    157s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.001, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1585.4M
[11/09 04:55:05    157s] Starting refinePlace ...
[11/09 04:55:05    157s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:55:05    157s]    Spread Effort: high, pre-route mode, useDDP on.
[11/09 04:55:05    157s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB) @(0:02:43 - 0:02:43).
[11/09 04:55:05    157s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:05    157s] wireLenOptFixPriorityInst 189 inst fixed
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:55:05    157s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:05    157s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB) @(0:02:43 - 0:02:43).
[11/09 04:55:05    157s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:05    157s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1585.4MB
[11/09 04:55:05    157s] Statistics of distance of Instance movement in refine placement:
[11/09 04:55:05    157s]   maximum (X+Y) =         0.00 um
[11/09 04:55:05    157s]   mean    (X+Y) =         0.00 um
[11/09 04:55:05    157s] Summary Report:
[11/09 04:55:05    157s] Instances move: 0 (out of 726 movable)
[11/09 04:55:05    157s] Instances flipped: 0
[11/09 04:55:05    157s] Mean displacement: 0.00 um
[11/09 04:55:05    157s] Max displacement: 0.00 um 
[11/09 04:55:05    157s] Total instances moved : 0
[11/09 04:55:05    157s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.020, MEM:1585.4M
[11/09 04:55:05    157s] Total net bbox length = 2.062e+04 (9.947e+03 1.068e+04) (ext = 9.137e+03)
[11/09 04:55:05    157s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1585.4MB
[11/09 04:55:05    157s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB) @(0:02:43 - 0:02:43).
[11/09 04:55:05    157s] *** Finished refinePlace (0:02:43 mem=1585.4M) ***
[11/09 04:55:05    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.9
[11/09 04:55:05    157s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.026, MEM:1585.4M
[11/09 04:55:05    157s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.043, MEM:1585.4M
[11/09 04:55:05    157s] **INFO: Flow update: Design timing is met.
[11/09 04:55:05    157s] **INFO: Flow update: Design timing is met.
[11/09 04:55:05    157s] #optDebug: fT-D <X 1 0 0 0>
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] Active setup views:
[11/09 04:55:05    157s]  view1
[11/09 04:55:05    157s]   Dominating endpoints: 0
[11/09 04:55:05    157s]   Dominating TNS: -0.000
[11/09 04:55:05    157s] 
[11/09 04:55:05    157s] Extraction called for design 'collision_avoidance_car' of instances=728 and nets=837 using extraction engine 'preRoute' .
[11/09 04:55:05    157s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:55:05    157s] RC Extraction called in multi-corner(1) mode.
[11/09 04:55:05    157s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:55:05    157s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:55:05    157s] RCMode: PreRoute
[11/09 04:55:05    157s]       RC Corner Indexes            0   
[11/09 04:55:05    157s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:55:05    157s] Resistance Scaling Factor    : 1.00000 
[11/09 04:55:05    157s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:55:05    157s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:55:05    157s] Shrink Factor                : 1.00000
[11/09 04:55:05    157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:55:05    157s] LayerId::1 widthSet size::1
[11/09 04:55:05    157s] LayerId::2 widthSet size::1
[11/09 04:55:05    157s] LayerId::3 widthSet size::1
[11/09 04:55:05    157s] LayerId::4 widthSet size::1
[11/09 04:55:05    157s] LayerId::5 widthSet size::1
[11/09 04:55:05    157s] LayerId::6 widthSet size::1
[11/09 04:55:05    157s] LayerId::7 widthSet size::1
[11/09 04:55:05    157s] LayerId::8 widthSet size::1
[11/09 04:55:05    157s] LayerId::9 widthSet size::1
[11/09 04:55:05    157s] Updating RC grid for preRoute extraction ...
[11/09 04:55:05    157s] Initializing multi-corner resistance tables ...
[11/09 04:55:05    158s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:05    158s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.026654 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:55:05    158s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1571.203M)
[11/09 04:55:05    158s] Starting delay calculation for Setup views
[11/09 04:55:05    158s] #################################################################################
[11/09 04:55:05    158s] # Design Stage: PreRoute
[11/09 04:55:05    158s] # Design Name: collision_avoidance_car
[11/09 04:55:05    158s] # Design Mode: 90nm
[11/09 04:55:05    158s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:05    158s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:05    158s] # Signoff Settings: SI Off 
[11/09 04:55:05    158s] #################################################################################
[11/09 04:55:05    158s] Calculate delays in Single mode...
[11/09 04:55:05    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 1569.2M, InitMEM = 1569.2M)
[11/09 04:55:05    158s] Start delay calculation (fullDC) (1 T). (MEM=1569.2)
[11/09 04:55:07    160s] End AAE Lib Interpolated Model. (MEM=1585.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:08    160s] Total number of fetched objects 816
[11/09 04:55:08    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:08    160s] End delay calculation. (MEM=1553.4 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:55:08    160s] End delay calculation (fullDC). (MEM=1553.4 CPU=0:00:02.5 REAL=0:00:03.0)
[11/09 04:55:08    160s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1553.4M) ***
[11/09 04:55:08    160s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:02:46 mem=1553.4M)
[11/09 04:55:08    160s] Reported timing to dir ./timingReports
[11/09 04:55:08    160s] **optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 1117.4M, totSessionCpu=0:02:46 **
[11/09 04:55:08    160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1506.4M
[11/09 04:55:08    160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1506.4M
[11/09 04:55:10    160s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:32, mem = 1118.2M, totSessionCpu=0:02:46 **
[11/09 04:55:10    160s] *** Finished optDesign ***
[11/09 04:55:10    160s] *** Changing analysis mode to hold ***
[11/09 04:55:10    160s] 
[11/09 04:55:10    160s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:37.9 real=0:00:42.0)
[11/09 04:55:10    160s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[11/09 04:55:10    160s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.5 real=0:00:01.5)
[11/09 04:55:10    160s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[11/09 04:55:10    160s] Info: pop threads available for lower-level modules during optimization.
[11/09 04:55:10    160s] Deleting Lib Analyzer.
[11/09 04:55:10    160s] Info: Destroy the CCOpt slew target map.
[11/09 04:55:10    160s] clean pInstBBox. size 0
[11/09 04:55:10    160s] All LLGs are deleted
[11/09 04:55:10    160s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1507.5M
[11/09 04:55:10    160s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1507.5M
[11/09 04:55:10    160s] 
[11/09 04:55:10    160s] =============================================================================================
[11/09 04:55:10    160s]  Final TAT Report for optDesign
[11/09 04:55:10    160s] =============================================================================================
[11/09 04:55:10    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:55:10    160s] ---------------------------------------------------------------------------------------------
[11/09 04:55:10    160s] [ GlobalOpt              ]      1   0:00:05.6  (  17.9 % )     0:00:05.6 /  0:00:05.6    1.0
[11/09 04:55:10    160s] [ DrvOpt                 ]      2   0:00:05.3  (  16.8 % )     0:00:05.3 /  0:00:05.2    1.0
[11/09 04:55:10    160s] [ AreaOpt                ]      1   0:00:01.4  (   4.5 % )     0:00:01.5 /  0:00:01.4    1.0
[11/09 04:55:10    160s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.2
[11/09 04:55:10    160s] [ RefinePlace            ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 04:55:10    160s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:02.8 /  0:00:02.8    1.0
[11/09 04:55:10    160s] [ FullDelayCalc          ]      2   0:00:02.7  (   8.7 % )     0:00:02.7 /  0:00:02.7    1.0
[11/09 04:55:10    160s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:02.4 /  0:00:00.6    0.2
[11/09 04:55:10    160s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/09 04:55:10    160s] [ DrvReport              ]      2   0:00:01.8  (   5.8 % )     0:00:01.8 /  0:00:00.1    0.0
[11/09 04:55:10    160s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/09 04:55:10    160s] [ MISC                   ]          0:00:14.0  (  44.7 % )     0:00:14.0 /  0:00:12.9    0.9
[11/09 04:55:10    160s] ---------------------------------------------------------------------------------------------
[11/09 04:55:10    160s]  optDesign TOTAL                    0:00:31.4  ( 100.0 % )     0:00:31.4 /  0:00:28.3    0.9
[11/09 04:55:10    160s] ---------------------------------------------------------------------------------------------
[11/09 04:55:10    160s] 
[11/09 04:55:10    160s] Deleting Cell Server ...
[11/09 04:55:10    160s] <CMD> optDesign -postCTS -hold
[11/09 04:55:10    160s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1011.3M, totSessionCpu=0:02:46 **
[11/09 04:55:10    160s] **WARN: (IMPOPT-576):	71 nets have unplaced terms. 
[11/09 04:55:10    160s] Type 'man IMPOPT-576' for more detail.
[11/09 04:55:10    160s] **INFO: User settings:
[11/09 04:55:10    160s] setDesignMode -flowEffort                  standard
[11/09 04:55:10    160s] setDesignMode -process                     90
[11/09 04:55:10    160s] setExtractRCMode -coupling_c_th            0.2
[11/09 04:55:10    160s] setExtractRCMode -engine                   preRoute
[11/09 04:55:10    160s] setExtractRCMode -relative_c_th            1
[11/09 04:55:10    160s] setExtractRCMode -total_c_th               0
[11/09 04:55:10    160s] setUsefulSkewMode -ecoRoute                false
[11/09 04:55:10    160s] setDelayCalMode -enable_high_fanout        true
[11/09 04:55:10    160s] setDelayCalMode -eng_copyNetPropToNewNet   true
[11/09 04:55:10    160s] setDelayCalMode -engine                    aae
[11/09 04:55:10    160s] setDelayCalMode -ignoreNetLoad             false
[11/09 04:55:10    160s] setOptMode -activeSetupViews               { view1 }
[11/09 04:55:10    160s] setOptMode -autoSetupViews                 { view1}
[11/09 04:55:10    160s] setOptMode -autoTDGRSetupViews             { view1}
[11/09 04:55:10    160s] setOptMode -drcMargin                      0
[11/09 04:55:10    160s] setOptMode -fixDrc                         true
[11/09 04:55:10    160s] setOptMode -preserveAllSequential          false
[11/09 04:55:10    160s] setOptMode -setupTargetSlack               0
[11/09 04:55:10    160s] setPlaceMode -place_design_floorplan_mode  false
[11/09 04:55:10    160s] setAnalysisMode -analysisType              single
[11/09 04:55:10    160s] setAnalysisMode -checkType                 hold
[11/09 04:55:10    160s] setAnalysisMode -clkSrcPath                true
[11/09 04:55:10    160s] setAnalysisMode -clockPropagation          sdcControl
[11/09 04:55:10    160s] setAnalysisMode -virtualIPO                false
[11/09 04:55:10    160s] 
[11/09 04:55:10    160s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 04:55:10    160s] GigaOpt running with 1 threads.
[11/09 04:55:10    160s] Info: 1 threads available for lower-level modules during optimization.
[11/09 04:55:10    160s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:10    160s] Summary for sequential cells identification: 
[11/09 04:55:10    160s]   Identified SBFF number: 112
[11/09 04:55:10    160s]   Identified MBFF number: 0
[11/09 04:55:10    160s]   Identified SB Latch number: 0
[11/09 04:55:10    160s]   Identified MB Latch number: 0
[11/09 04:55:10    160s]   Not identified SBFF number: 8
[11/09 04:55:10    160s]   Not identified MBFF number: 0
[11/09 04:55:10    160s]   Not identified SB Latch number: 0
[11/09 04:55:10    160s]   Not identified MB Latch number: 0
[11/09 04:55:10    160s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:10    160s]  Visiting view : view1
[11/09 04:55:10    160s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:10    160s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:10    160s]  Visiting view : view1
[11/09 04:55:10    160s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:10    160s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:10    160s]  Setting StdDelay to 35.80
[11/09 04:55:10    160s] Creating Cell Server, finished. 
[11/09 04:55:10    160s] 
[11/09 04:55:10    160s] Need call spDPlaceInit before registerPrioInstLoc.
[11/09 04:55:10    160s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:1436.5M
[11/09 04:55:10    160s] #spOpts: mergeVia=F 
[11/09 04:55:10    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1436.5M
[11/09 04:55:10    160s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1436.5M
[11/09 04:55:10    160s] Core basic site is gsclib090site
[11/09 04:55:10    160s] Fast DP-INIT is on for default
[11/09 04:55:10    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:55:10    160s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:1453.2M
[11/09 04:55:10    160s] OPERPROF:     Starting CMU at level 3, MEM:1453.2M
[11/09 04:55:10    160s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1453.2M
[11/09 04:55:10    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1453.2M
[11/09 04:55:10    160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2MB).
[11/09 04:55:10    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1453.2M
[11/09 04:55:10    160s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    160s] 
[11/09 04:55:10    160s] Creating Lib Analyzer ...
[11/09 04:55:10    160s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:55:10    161s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:55:10    161s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:55:10    161s] 
[11/09 04:55:10    161s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:10    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:47 mem=1457.2M
[11/09 04:55:10    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:47 mem=1457.2M
[11/09 04:55:10    161s] Creating Lib Analyzer, finished. 
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	current_speed_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (IMPOPT-665):	distance_travelled_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 04:55:10    161s] Type 'man IMPOPT-665' for more detail.
[11/09 04:55:10    161s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/09 04:55:10    161s] To increase the message display limit, refer to the product command reference manual.
[11/09 04:55:10    161s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1026.5M, totSessionCpu=0:02:47 **
[11/09 04:55:10    161s] *** Changing analysis mode to setup ***
[11/09 04:55:10    161s] *** optDesign -postCTS ***
[11/09 04:55:10    161s] DRC Margin: user margin 0.0
[11/09 04:55:10    161s] Hold Target Slack: user slack 0
[11/09 04:55:10    161s] Setup Target Slack: user slack 0;
[11/09 04:55:10    161s] setUsefulSkewMode -ecoRoute false
[11/09 04:55:10    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1455.2M
[11/09 04:55:10    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1455.2M
[11/09 04:55:10    161s] Deleting Cell Server ...
[11/09 04:55:10    161s] Deleting Lib Analyzer.
[11/09 04:55:10    161s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:10    161s] Summary for sequential cells identification: 
[11/09 04:55:10    161s]   Identified SBFF number: 112
[11/09 04:55:10    161s]   Identified MBFF number: 0
[11/09 04:55:10    161s]   Identified SB Latch number: 0
[11/09 04:55:10    161s]   Identified MB Latch number: 0
[11/09 04:55:10    161s]   Not identified SBFF number: 8
[11/09 04:55:10    161s]   Not identified MBFF number: 0
[11/09 04:55:10    161s]   Not identified SB Latch number: 0
[11/09 04:55:10    161s]   Not identified MB Latch number: 0
[11/09 04:55:10    161s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:10    161s]  Visiting view : view1
[11/09 04:55:10    161s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:10    161s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:10    161s]  Visiting view : view1
[11/09 04:55:10    161s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:10    161s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:10    161s]  Setting StdDelay to 35.80
[11/09 04:55:10    161s] Creating Cell Server, finished. 
[11/09 04:55:10    161s] 
[11/09 04:55:10    161s] Deleting Cell Server ...
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] All LLGs are deleted
[11/09 04:55:10    161s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1455.2M
[11/09 04:55:10    161s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1455.2M
[11/09 04:55:10    161s] Start to check current routing status for nets...
[11/09 04:55:10    161s] All nets are already routed correctly.
[11/09 04:55:10    161s] End to check current routing status for nets (mem=1455.2M)
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:10    161s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    163s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] Compute RC Scale Done ...
[11/09 04:55:13    164s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:55:13    164s] ### Creating PhyDesignMc. totSessionCpu=0:02:49 mem=1591.2M
[11/09 04:55:13    164s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 04:55:13    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:1591.2M
[11/09 04:55:13    164s] #spOpts: mergeVia=F 
[11/09 04:55:13    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1591.2M
[11/09 04:55:13    164s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1591.2M
[11/09 04:55:13    164s] Core basic site is gsclib090site
[11/09 04:55:13    164s] Fast DP-INIT is on for default
[11/09 04:55:13    164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:55:13    164s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1591.2M
[11/09 04:55:13    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1591.2M
[11/09 04:55:13    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1591.2MB).
[11/09 04:55:13    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1591.2M
[11/09 04:55:13    164s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:55:13    164s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=1591.2M
[11/09 04:55:13    164s] TotalInstCnt at PhyDesignMc Destruction: 728
[11/09 04:55:13    164s] GigaOpt Hold Optimizer is used
[11/09 04:55:13    164s] End AAE Lib Interpolated Model. (MEM=1591.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:13    164s] 
[11/09 04:55:13    164s] Creating Lib Analyzer ...
[11/09 04:55:13    164s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:13    164s] Summary for sequential cells identification: 
[11/09 04:55:13    164s]   Identified SBFF number: 112
[11/09 04:55:13    164s]   Identified MBFF number: 0
[11/09 04:55:13    164s]   Identified SB Latch number: 0
[11/09 04:55:13    164s]   Identified MB Latch number: 0
[11/09 04:55:13    164s]   Not identified SBFF number: 8
[11/09 04:55:13    164s]   Not identified MBFF number: 0
[11/09 04:55:13    164s]   Not identified SB Latch number: 0
[11/09 04:55:13    164s]   Not identified MB Latch number: 0
[11/09 04:55:13    164s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:13    164s]  Visiting view : view1
[11/09 04:55:13    164s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:13    164s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:13    164s]  Visiting view : view1
[11/09 04:55:13    164s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:13    164s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:13    164s]  Setting StdDelay to 35.80
[11/09 04:55:13    164s] Creating Cell Server, finished. 
[11/09 04:55:13    164s] 
[11/09 04:55:13    164s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:13    164s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:55:13    164s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:55:13    164s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:55:13    164s] 
[11/09 04:55:13    164s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:14    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=1591.2M
[11/09 04:55:14    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=1591.2M
[11/09 04:55:14    164s] Creating Lib Analyzer, finished. 
[11/09 04:55:14    164s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:50 mem=1591.2M ***
[11/09 04:55:14    164s] Effort level <high> specified for reg2reg path_group
[11/09 04:55:14    164s] Starting delay calculation for Hold views
[11/09 04:55:14    164s] #################################################################################
[11/09 04:55:14    164s] # Design Stage: PreRoute
[11/09 04:55:14    164s] # Design Name: collision_avoidance_car
[11/09 04:55:14    164s] # Design Mode: 90nm
[11/09 04:55:14    164s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:14    164s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:14    164s] # Signoff Settings: SI Off 
[11/09 04:55:14    164s] #################################################################################
[11/09 04:55:14    164s] Calculate delays in Single mode...
[11/09 04:55:14    164s] Topological Sorting (REAL = 0:00:00.0, MEM = 1589.2M, InitMEM = 1589.2M)
[11/09 04:55:14    164s] Start delay calculation (fullDC) (1 T). (MEM=1589.17)
[11/09 04:55:14    165s] End AAE Lib Interpolated Model. (MEM=1605.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:14    165s] Total number of fetched objects 816
[11/09 04:55:14    165s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:14    165s] End delay calculation. (MEM=1573.37 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:55:14    165s] End delay calculation (fullDC). (MEM=1573.37 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:55:14    165s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1573.4M) ***
[11/09 04:55:14    165s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:50 mem=1573.4M)
[11/09 04:55:14    165s] 
[11/09 04:55:14    165s] Active hold views:
[11/09 04:55:14    165s]  view1
[11/09 04:55:14    165s]   Dominating endpoints: 0
[11/09 04:55:14    165s]   Dominating TNS: -0.000
[11/09 04:55:14    165s] 
[11/09 04:55:14    165s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:50 mem=1588.6M ***
[11/09 04:55:14    165s] Done building hold timer [1357 node(s), 1862 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:50 mem=1588.6M ***
[11/09 04:55:14    165s] Starting delay calculation for Setup views
[11/09 04:55:14    165s] #################################################################################
[11/09 04:55:14    165s] # Design Stage: PreRoute
[11/09 04:55:14    165s] # Design Name: collision_avoidance_car
[11/09 04:55:14    165s] # Design Mode: 90nm
[11/09 04:55:14    165s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:14    165s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:14    165s] # Signoff Settings: SI Off 
[11/09 04:55:14    165s] #################################################################################
[11/09 04:55:14    165s] Calculate delays in Single mode...
[11/09 04:55:14    165s] Topological Sorting (REAL = 0:00:00.0, MEM = 1572.4M, InitMEM = 1572.4M)
[11/09 04:55:14    165s] Start delay calculation (fullDC) (1 T). (MEM=1572.43)
[11/09 04:55:14    165s] End AAE Lib Interpolated Model. (MEM=1588.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:19    168s] Total number of fetched objects 816
[11/09 04:55:19    168s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:19    168s] End delay calculation. (MEM=1573.37 CPU=0:00:02.5 REAL=0:00:04.0)
[11/09 04:55:19    168s] End delay calculation (fullDC). (MEM=1573.37 CPU=0:00:02.9 REAL=0:00:05.0)
[11/09 04:55:19    168s] *** CDM Built up (cpu=0:00:02.9  real=0:00:05.0  mem= 1573.4M) ***
[11/09 04:55:19    168s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:05.0 totSessionCpu=0:02:53 mem=1573.4M)
[11/09 04:55:19    168s] Done building cte setup timing graph (fixHold) cpu=0:00:03.4 real=0:00:05.0 totSessionCpu=0:02:53 mem=1573.4M ***
[11/09 04:55:19    168s] *info: category slack lower bound [L 0.0] default
[11/09 04:55:19    168s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 04:55:19    168s] --------------------------------------------------- 
[11/09 04:55:19    168s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 04:55:19    168s] --------------------------------------------------- 
[11/09 04:55:19    168s]          WNS    reg2regWNS
[11/09 04:55:19    168s]     2.835 ns      2.835 ns
[11/09 04:55:19    168s] --------------------------------------------------- 
[11/09 04:55:19    168s] 
[11/09 04:55:19    168s] *Info: minBufDelay = 99.6 ps, libStdDelay = 35.8 ps, minBufSize = 18165600 (6.0)
[11/09 04:55:19    168s] *Info: worst delay setup view: view1
[11/09 04:55:19    168s] Footprint list for hold buffering (delay unit: ps)
[11/09 04:55:19    168s] =================================================================
[11/09 04:55:19    168s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 04:55:19    168s] ------------------------------------------------------------------
[11/09 04:55:19    168s] *Info:      109.1       1.00    6.0  26.49 CLKBUFX2 (A,Y)
[11/09 04:55:19    168s] *Info:      109.1       1.00    6.0  26.49 BUFX2 (A,Y)
[11/09 04:55:19    168s] *Info:      101.5       1.00    8.0  17.49 CLKBUFX3 (A,Y)
[11/09 04:55:19    168s] *Info:      101.5       1.00    8.0  17.49 BUFX3 (A,Y)
[11/09 04:55:19    168s] *Info:      110.2       1.00    9.0  13.29 CLKBUFX4 (A,Y)
[11/09 04:55:19    168s] *Info:      110.2       1.00    9.0  13.29 BUFX4 (A,Y)
[11/09 04:55:19    168s] *Info:      237.5       1.00   11.0  51.82 DLY1X1 (A,Y)
[11/09 04:55:19    168s] *Info:       99.6       1.00   12.0   8.78 CLKBUFX6 (A,Y)
[11/09 04:55:19    168s] *Info:       99.6       1.00   12.0   8.78 BUFX6 (A,Y)
[11/09 04:55:19    168s] *Info:      268.6       1.00   14.0  13.30 DLY1X4 (A,Y)
[11/09 04:55:19    168s] *Info:      108.3       1.00   15.0   6.62 CLKBUFX8 (A,Y)
[11/09 04:55:19    168s] *Info:      108.3       1.00   15.0   6.62 BUFX8 (A,Y)
[11/09 04:55:19    168s] *Info:      435.6       1.00   19.0  52.16 DLY2X1 (A,Y)
[11/09 04:55:19    168s] *Info:      109.2       1.00   21.0   4.43 CLKBUFX12 (A,Y)
[11/09 04:55:19    168s] *Info:      109.2       1.00   21.0   4.43 BUFX12 (A,Y)
[11/09 04:55:19    168s] *Info:      461.4       1.00   24.0  13.38 DLY2X4 (A,Y)
[11/09 04:55:19    168s] *Info:      628.0       1.00   27.0  51.88 DLY3X1 (A,Y)
[11/09 04:55:19    168s] *Info:      114.5       1.00   28.0   3.20 CLKBUFX16 (A,Y)
[11/09 04:55:19    168s] *Info:      114.5       1.00   28.0   3.20 BUFX16 (A,Y)
[11/09 04:55:19    168s] *Info:      651.6       1.00   31.0  13.36 DLY3X4 (A,Y)
[11/09 04:55:19    168s] *Info:      109.8       1.00   34.0   2.66 CLKBUFX20 (A,Y)
[11/09 04:55:19    168s] *Info:      109.8       1.00   34.0   2.66 BUFX20 (A,Y)
[11/09 04:55:19    168s] *Info:      813.2       1.00   35.0  51.72 DLY4X1 (A,Y)
[11/09 04:55:19    168s] *Info:      847.2       1.00   38.0  13.31 DLY4X4 (A,Y)
[11/09 04:55:19    168s] =================================================================
[11/09 04:55:19    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1573.4M
[11/09 04:55:19    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1573.4M
[11/09 04:55:19    168s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1
Hold  views included:
 view1

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  |  0.310  | -0.296  |
|           TNS (ns):| -19.291 |  0.000  | -19.291 |
|    Violating Paths:|   66    |    0    |   66    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.863%
------------------------------------------------------------
Deleting Cell Server ...
[11/09 04:55:19    168s] Deleting Lib Analyzer.
[11/09 04:55:19    168s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:19    168s] Summary for sequential cells identification: 
[11/09 04:55:19    168s]   Identified SBFF number: 112
[11/09 04:55:19    168s]   Identified MBFF number: 0
[11/09 04:55:19    168s]   Identified SB Latch number: 0
[11/09 04:55:19    168s]   Identified MB Latch number: 0
[11/09 04:55:19    168s]   Not identified SBFF number: 8
[11/09 04:55:19    168s]   Not identified MBFF number: 0
[11/09 04:55:19    168s]   Not identified SB Latch number: 0
[11/09 04:55:19    168s]   Not identified MB Latch number: 0
[11/09 04:55:19    168s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:19    168s]  Visiting view : view1
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:19    168s]  Visiting view : view1
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:19    168s]  Setting StdDelay to 35.80
[11/09 04:55:19    168s] Creating Cell Server, finished. 
[11/09 04:55:19    168s] 
[11/09 04:55:19    168s] Deleting Cell Server ...
[11/09 04:55:19    168s] 
[11/09 04:55:19    168s] Creating Lib Analyzer ...
[11/09 04:55:19    168s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:19    168s] Summary for sequential cells identification: 
[11/09 04:55:19    168s]   Identified SBFF number: 112
[11/09 04:55:19    168s]   Identified MBFF number: 0
[11/09 04:55:19    168s]   Identified SB Latch number: 0
[11/09 04:55:19    168s]   Identified MB Latch number: 0
[11/09 04:55:19    168s]   Not identified SBFF number: 8
[11/09 04:55:19    168s]   Not identified MBFF number: 0
[11/09 04:55:19    168s]   Not identified SB Latch number: 0
[11/09 04:55:19    168s]   Not identified MB Latch number: 0
[11/09 04:55:19    168s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:19    168s]  Visiting view : view1
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:19    168s]  Visiting view : view1
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:19    168s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:19    168s]  Setting StdDelay to 35.80
[11/09 04:55:19    168s] Creating Cell Server, finished. 
[11/09 04:55:19    168s] 
[11/09 04:55:19    168s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:19    168s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 04:55:19    168s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 04:55:19    168s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 04:55:19    168s] 
[11/09 04:55:19    168s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:20    169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:54 mem=1604.6M
[11/09 04:55:20    169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:54 mem=1604.6M
[11/09 04:55:20    169s] Creating Lib Analyzer, finished. 
[11/09 04:55:20    169s] Hold Timer stdDelay = 35.8ps
[11/09 04:55:20    169s]  Visiting view : view1
[11/09 04:55:20    169s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:20    169s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:20    169s] **optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1121.5M, totSessionCpu=0:02:54 **
[11/09 04:55:20    169s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:54.1/0:04:02.7 (0.7), mem = 1545.6M
[11/09 04:55:20    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25926.11
[11/09 04:55:20    169s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1545.6M
[11/09 04:55:20    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1545.6M
[11/09 04:55:20    169s] gigaOpt Hold fixing search radius: 104.400000 Microns (40 stdCellHgt)
[11/09 04:55:20    169s] gigaOpt Hold fixing search radius on new term: 13.050000 Microns (5 stdCellHgt)
[11/09 04:55:20    169s] gigaOpt Hold fixing search radius: 104.400000 Microns (40 stdCellHgt)
[11/09 04:55:20    169s] gigaOpt Hold fixing search radius on new term: 13.050000 Microns (5 stdCellHgt)
[11/09 04:55:20    169s] *info: Run optDesign holdfix with 1 thread.
[11/09 04:55:20    169s] Info: 3 nets with fixed/cover wires excluded.
[11/09 04:55:20    169s] Info: 3 clock nets excluded from IPO operation.
[11/09 04:55:20    169s] --------------------------------------------------- 
[11/09 04:55:20    169s]    Hold Timing Summary  - Initial 
[11/09 04:55:20    169s] --------------------------------------------------- 
[11/09 04:55:20    169s]  Target slack:       0.0000 ns
[11/09 04:55:20    169s]  View: view1 
[11/09 04:55:20    169s]    WNS:      -0.2963
[11/09 04:55:20    169s]    TNS:     -19.2915
[11/09 04:55:20    169s]    VP :           66
[11/09 04:55:20    169s]    Worst hold path end point: distance_travelled_out_reg[22]/SE 
[11/09 04:55:20    169s] --------------------------------------------------- 
[11/09 04:55:20    169s] Info: Done creating the CCOpt slew target map.
[11/09 04:55:20    169s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 04:55:20    169s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=1564.7M
[11/09 04:55:20    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:1564.7M
[11/09 04:55:20    169s] #spOpts: mergeVia=F 
[11/09 04:55:20    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1564.7M
[11/09 04:55:20    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1564.7M
[11/09 04:55:20    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1564.7MB).
[11/09 04:55:20    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:1564.7M
[11/09 04:55:20    169s] TotalInstCnt at PhyDesignMc Initialization: 728
[11/09 04:55:20    169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=1564.7M
[11/09 04:55:20    169s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1564.7M
[11/09 04:55:20    169s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1564.7M
[11/09 04:55:20    169s] 
[11/09 04:55:20    169s] *** Starting Core Fixing (fixHold) cpu=0:00:04.2 real=0:00:06.0 totSessionCpu=0:02:54 mem=1564.7M density=80.863% ***
[11/09 04:55:20    169s] Optimizer Target Slack 0.000 StdDelay is 0.036  
[11/09 04:55:20    169s] 
[11/09 04:55:20    169s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

Density: 80.863%
------------------------------------------------------------
[11/09 04:55:20    169s] *info: Hold Batch Commit is enabled
[11/09 04:55:20    169s] *info: Levelized Batch Commit is enabled
[11/09 04:55:20    169s] 
[11/09 04:55:20    169s] Phase I ......
[11/09 04:55:20    169s] Executing transform: ECO Safe Resize
[11/09 04:55:20    169s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[11/09 04:55:20    169s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[11/09 04:55:20    169s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[11/09 04:55:20    169s] Worst hold path end point:
[11/09 04:55:20    169s]   distance_travelled_out_reg[22]/SE
[11/09 04:55:20    169s]     net: scan_en (nrTerm=68)
[11/09 04:55:20    169s] |   0|  -0.296|   -19.29|      66|          0|       0(     0)|    80.86%|   0:00:00.0|  1574.7M|
[11/09 04:55:22    170s] Worst hold path end point:
[11/09 04:55:22    170s]   distance_travelled_out_reg[22]/SE
[11/09 04:55:22    170s]     net: scan_en (nrTerm=68)
[11/09 04:55:22    170s] |   1|  -0.296|   -19.29|      66|          0|       0(     0)|    80.86%|   0:00:02.0|  1593.8M|
[11/09 04:55:22    170s] 
[11/09 04:55:22    170s] Capturing REF for hold ...
[11/09 04:55:22    170s]    Hold Timing Snapshot: (REF)
[11/09 04:55:22    170s]              All PG WNS: -0.296
[11/09 04:55:22    170s]              All PG TNS: -19.291
[11/09 04:55:22    170s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[11/09 04:55:22    170s] Executing transform: AddBuffer + LegalResize
[11/09 04:55:22    170s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[11/09 04:55:22    170s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[11/09 04:55:22    170s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[11/09 04:55:22    170s] Worst hold path end point:
[11/09 04:55:22    170s]   distance_travelled_out_reg[22]/SE
[11/09 04:55:22    170s]     net: scan_en (nrTerm=68)
[11/09 04:55:22    170s] |   0|  -0.296|   -19.29|      66|          0|       0(     0)|    80.86%|   0:00:00.0|  1593.8M|
[11/09 04:55:22    170s] Worst hold path end point:
[11/09 04:55:22    170s]   distance_travelled_out_reg[8]/SE
[11/09 04:55:22    170s]     net: scan_en (nrTerm=7)
[11/09 04:55:22    170s] |   1|  -0.289|    -0.87|       3|          2|       0(     0)|    81.01%|   0:00:00.0|  1620.9M|
[11/09 04:55:22    170s] Worst hold path end point:
[11/09 04:55:22    170s]   distance_travelled_out_reg[8]/SE
[11/09 04:55:22    170s]     net: scan_en (nrTerm=7)
[11/09 04:55:22    170s] |   2|  -0.289|    -0.64|       3|          1|       0(     0)|    81.09%|   0:00:00.0|  1620.9M|
[11/09 04:55:22    170s] Worst hold path end point:
[11/09 04:55:22    170s]   distance_travelled_out_reg[13]/SE
[11/09 04:55:22    170s]     net: scan_en (nrTerm=6)
[11/09 04:55:22    170s] |   3|  -0.289|    -0.45|       2|          1|       0(     0)|    81.13%|   0:00:00.0|  1620.9M|
[11/09 04:55:22    170s] Worst hold path end point:
[11/09 04:55:22    170s]   distance_travelled_out_reg[8]/SE
[11/09 04:55:22    170s]     net: FE_PHN13_scan_en (nrTerm=3)
[11/09 04:55:22    170s] |   4|  -0.161|    -0.22|       2|          1|       0(     0)|    81.20%|   0:00:00.0|  1620.9M|
[11/09 04:55:23    171s] Worst hold path end point:
[11/09 04:55:23    171s]   distance_travelled_out_reg[13]/SE
[11/09 04:55:23    171s]     net: FE_PHN14_scan_en (nrTerm=2)
[11/09 04:55:23    171s] |   5|  -0.054|    -0.05|       1|          2|       0(     0)|    81.32%|   0:00:01.0|  1623.9M|
[11/09 04:55:23    171s] Worst hold path end point:
[11/09 04:55:23    171s]   speed_limit_zone_reg_reg[1]/SI
[11/09 04:55:23    171s]     net: FE_PHN10_DFT_sdi_1 (nrTerm=2)
[11/09 04:55:23    171s] |   6|   0.019|     0.00|       0|          1|       0(     0)|    81.36%|   0:00:00.0|  1623.9M|
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] Capturing REF for hold ...
[11/09 04:55:23    171s]    Hold Timing Snapshot: (REF)
[11/09 04:55:23    171s]              All PG WNS: 0.019
[11/09 04:55:23    171s]              All PG TNS: 0.000
[11/09 04:55:23    171s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] *info:    Total 8 cells added for Phase I
[11/09 04:55:23    171s] --------------------------------------------------- 
[11/09 04:55:23    171s]    Hold Timing Summary  - Phase I 
[11/09 04:55:23    171s] --------------------------------------------------- 
[11/09 04:55:23    171s]  Target slack:       0.0000 ns
[11/09 04:55:23    171s]  View: view1 
[11/09 04:55:23    171s]    WNS:       0.0195
[11/09 04:55:23    171s]    TNS:       0.0000
[11/09 04:55:23    171s]    VP :            0
[11/09 04:55:23    171s]    Worst hold path end point: speed_limit_zone_reg_reg[1]/SI 
[11/09 04:55:23    171s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

Density: 81.359%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] *** Finished Core Fixing (fixHold) cpu=0:00:06.9 real=0:00:09.0 totSessionCpu=0:02:57 mem=1631.9M density=81.359% ***
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] *info:
[11/09 04:55:23    171s] *info: Added a total of 8 cells to fix/reduce hold violation
[11/09 04:55:23    171s] *info:          in which 5 termBuffering
[11/09 04:55:23    171s] *info:          in which 0 dummyBuffering
[11/09 04:55:23    171s] *info:
[11/09 04:55:23    171s] *info: Summary: 
[11/09 04:55:23    171s] *info:            3 cells of type 'CLKBUFX2' (6.0, 	26.488) used
[11/09 04:55:23    171s] *info:            1 cell  of type 'CLKBUFX3' (8.0, 	17.493) used
[11/09 04:55:23    171s] *info:            3 cells of type 'DLY1X1' (11.0, 	51.825) used
[11/09 04:55:23    171s] *info:            1 cell  of type 'DLY1X4' (14.0, 	13.296) used
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.015, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.015, MEM:1631.9M
[11/09 04:55:23    171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25926.10
[11/09 04:55:23    171s] OPERPROF: Starting RefinePlace at level 1, MEM:1631.9M
[11/09 04:55:23    171s] *** Starting refinePlace (0:02:57 mem=1631.9M) ***
[11/09 04:55:23    171s] Total net bbox length = 2.077e+04 (1.004e+04 1.073e+04) (ext = 9.147e+03)
[11/09 04:55:23    171s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:23    171s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1631.9M
[11/09 04:55:23    171s] Starting refinePlace ...
[11/09 04:55:23    171s] ** Cut row section cpu time 0:00:00.0.
[11/09 04:55:23    171s]    Spread Effort: high, pre-route mode, useDDP on.
[11/09 04:55:23    171s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1631.9MB) @(0:02:57 - 0:02:57).
[11/09 04:55:23    171s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:23    171s] wireLenOptFixPriorityInst 189 inst fixed
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/09 04:55:23    171s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:23    171s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1631.9MB) @(0:02:57 - 0:02:57).
[11/09 04:55:23    171s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 04:55:23    171s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1631.9MB
[11/09 04:55:23    171s] Statistics of distance of Instance movement in refine placement:
[11/09 04:55:23    171s]   maximum (X+Y) =         0.00 um
[11/09 04:55:23    171s]   mean    (X+Y) =         0.00 um
[11/09 04:55:23    171s] Summary Report:
[11/09 04:55:23    171s] Instances move: 0 (out of 734 movable)
[11/09 04:55:23    171s] Instances flipped: 0
[11/09 04:55:23    171s] Mean displacement: 0.00 um
[11/09 04:55:23    171s] Max displacement: 0.00 um 
[11/09 04:55:23    171s] Total instances moved : 0
[11/09 04:55:23    171s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.025, MEM:1631.9M
[11/09 04:55:23    171s] Total net bbox length = 2.077e+04 (1.004e+04 1.073e+04) (ext = 9.147e+03)
[11/09 04:55:23    171s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1631.9MB
[11/09 04:55:23    171s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1631.9MB) @(0:02:57 - 0:02:57).
[11/09 04:55:23    171s] *** Finished refinePlace (0:02:57 mem=1631.9M) ***
[11/09 04:55:23    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25926.10
[11/09 04:55:23    171s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.035, MEM:1631.9M
[11/09 04:55:23    171s] *** maximum move = 0.00 um ***
[11/09 04:55:23    171s] *** Finished re-routing un-routed nets (1631.9M) ***
[11/09 04:55:23    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1631.9M
[11/09 04:55:23    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1631.9M
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1631.9M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

Density: 81.359%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[11/09 04:55:23    171s] *** Finish Post CTS Hold Fixing (cpu=0:00:07.0 real=0:00:09.0 totSessionCpu=0:02:57 mem=1631.9M density=81.359%) ***
[11/09 04:55:23    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25926.11
[11/09 04:55:23    171s] *** HoldOpt [finish] : cpu/real = 0:00:02.8/0:00:03.7 (0.8), totSession cpu/real = 0:02:56.9/0:04:06.4 (0.7), mem = 1612.9M
[11/09 04:55:23    171s] **INFO: total 8 insts, 0 nets marked don't touch
[11/09 04:55:23    171s] **INFO: total 8 insts, 0 nets marked don't touch DB property
[11/09 04:55:23    171s] **INFO: total 8 insts, 0 nets unmarked don't touch

[11/09 04:55:23    171s] TotalInstCnt at PhyDesignMc Destruction: 736
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] =============================================================================================
[11/09 04:55:23    171s]  Step TAT Report for HoldOpt #1
[11/09 04:55:23    171s] =============================================================================================
[11/09 04:55:23    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:55:23    171s] ---------------------------------------------------------------------------------------------
[11/09 04:55:23    171s] [ ViewPruning            ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/09 04:55:23    171s] [ RefinePlace            ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:55:23    171s] [ TimingUpdate           ]      7   0:00:00.0  (   0.3 % )     0:00:04.9 /  0:00:03.1    0.6
[11/09 04:55:23    171s] [ FullDelayCalc          ]      2   0:00:04.8  (  47.0 % )     0:00:04.8 /  0:00:03.1    0.6
[11/09 04:55:23    171s] [ OptSummaryReport       ]      4   0:00:00.2  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 04:55:23    171s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 04:55:23    171s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/09 04:55:23    171s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/09 04:55:23    171s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 04:55:23    171s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  12.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 04:55:23    171s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/09 04:55:23    171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.0 % )     0:00:03.3 /  0:00:02.5    0.8
[11/09 04:55:23    171s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ OptEval                ]      7   0:00:01.9  (  18.8 % )     0:00:01.9 /  0:00:01.3    0.7
[11/09 04:55:23    171s] [ OptCommit              ]      7   0:00:01.2  (  11.6 % )     0:00:01.3 /  0:00:01.1    0.9
[11/09 04:55:23    171s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/09 04:55:23    171s] [ PostCommitDelayCalc    ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[11/09 04:55:23    171s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[11/09 04:55:23    171s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/09 04:55:23    171s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[11/09 04:55:23    171s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/09 04:55:23    171s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ HoldReEval             ]      7   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:55:23    171s] [ HoldCollectNode        ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/09 04:55:23    171s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ HoldBottleneckCount    ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/09 04:55:23    171s] [ HoldCacheNodeWeight    ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ HoldBuildSlackGraph    ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[11/09 04:55:23    171s] [ HoldDBCommit           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 04:55:23    171s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 04:55:23    171s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[11/09 04:55:23    171s] [ ReportAnalysisSummary  ]     10   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 04:55:23    171s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[11/09 04:55:23    171s] ---------------------------------------------------------------------------------------------
[11/09 04:55:23    171s]  HoldOpt #1 TOTAL                   0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:07.7    0.7
[11/09 04:55:23    171s] ---------------------------------------------------------------------------------------------
[11/09 04:55:23    171s] 
[11/09 04:55:23    171s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1553.9M
[11/09 04:55:23    171s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1553.9M
[11/09 04:55:23    171s] *** Steiner Routed Nets: 1.214%; Threshold: 100; Threshold for Hold: 100
[11/09 04:55:24    171s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1553.9M
[11/09 04:55:24    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1553.9M
[11/09 04:55:24    171s] Re-routed 0 nets
[11/09 04:55:24    171s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 04:55:24    171s] Deleting Cell Server ...
[11/09 04:55:24    171s] Deleting Lib Analyzer.
[11/09 04:55:24    171s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:24    171s] Summary for sequential cells identification: 
[11/09 04:55:24    171s]   Identified SBFF number: 112
[11/09 04:55:24    171s]   Identified MBFF number: 0
[11/09 04:55:24    171s]   Identified SB Latch number: 0
[11/09 04:55:24    171s]   Identified MB Latch number: 0
[11/09 04:55:24    171s]   Not identified SBFF number: 8
[11/09 04:55:24    171s]   Not identified MBFF number: 0
[11/09 04:55:24    171s]   Not identified SB Latch number: 0
[11/09 04:55:24    171s]   Not identified MB Latch number: 0
[11/09 04:55:24    171s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:24    171s]  Visiting view : view1
[11/09 04:55:24    171s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:24    171s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:24    171s]  Visiting view : view1
[11/09 04:55:24    171s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:24    171s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:24    171s]  Setting StdDelay to 35.80
[11/09 04:55:24    171s] Creating Cell Server, finished. 
[11/09 04:55:24    171s] 
[11/09 04:55:24    172s] Deleting Cell Server ...
[11/09 04:55:24    172s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:24    172s] Summary for sequential cells identification: 
[11/09 04:55:24    172s]   Identified SBFF number: 112
[11/09 04:55:24    172s]   Identified MBFF number: 0
[11/09 04:55:24    172s]   Identified SB Latch number: 0
[11/09 04:55:24    172s]   Identified MB Latch number: 0
[11/09 04:55:24    172s]   Not identified SBFF number: 8
[11/09 04:55:24    172s]   Not identified MBFF number: 0
[11/09 04:55:24    172s]   Not identified SB Latch number: 0
[11/09 04:55:24    172s]   Not identified MB Latch number: 0
[11/09 04:55:24    172s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:24    172s]  Visiting view : view1
[11/09 04:55:24    172s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:24    172s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:24    172s]  Visiting view : view1
[11/09 04:55:24    172s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:24    172s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:24    172s]  Setting StdDelay to 35.80
[11/09 04:55:24    172s] Creating Cell Server, finished. 
[11/09 04:55:24    172s] 
[11/09 04:55:24    172s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 04:55:24    172s] GigaOpt: WNS bump threshold: 0.0179
[11/09 04:55:24    172s] GigaOpt: Skipping postEco optimization
[11/09 04:55:24    172s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 04:55:24    172s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 04:55:24    172s] *** Steiner Routed Nets: 1.214%; Threshold: 100; Threshold for Hold: 100
[11/09 04:55:24    172s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:24    172s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:24    172s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1553.9M
[11/09 04:55:24    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1553.9M
[11/09 04:55:24    172s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:24    172s] Re-routed 0 nets
[11/09 04:55:24    172s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0179)
[11/09 04:55:24    172s] GigaOpt: Skipping post-eco TNS optimization
[11/09 04:55:24    172s] 
[11/09 04:55:24    172s] Active setup views:
[11/09 04:55:24    172s]  view1
[11/09 04:55:24    172s]   Dominating endpoints: 0
[11/09 04:55:24    172s]   Dominating TNS: -0.000
[11/09 04:55:24    172s] 
[11/09 04:55:24    172s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Started Loading and Dumping File ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Reading DB...
[11/09 04:55:24    172s] (I)       Read data from FE... (mem=1553.9M)
[11/09 04:55:24    172s] (I)       Read nodes and places... (mem=1553.9M)
[11/09 04:55:24    172s] (I)       Done Read nodes and places (cpu=0.000s, mem=1553.9M)
[11/09 04:55:24    172s] (I)       Read nets... (mem=1553.9M)
[11/09 04:55:24    172s] (I)       Done Read nets (cpu=0.000s, mem=1553.9M)
[11/09 04:55:24    172s] (I)       Done Read data from FE (cpu=0.000s, mem=1553.9M)
[11/09 04:55:24    172s] (I)       before initializing RouteDB syMemory usage = 1553.9 MB
[11/09 04:55:24    172s] (I)       == Non-default Options ==
[11/09 04:55:24    172s] (I)       Build term to term wires                           : false
[11/09 04:55:24    172s] (I)       Maximum routing layer                              : 9
[11/09 04:55:24    172s] (I)       Counted 3745 PG shapes. We will not process PG shapes layer by layer.
[11/09 04:55:24    172s] (I)       Use row-based GCell size
[11/09 04:55:24    172s] (I)       GCell unit size  : 5220
[11/09 04:55:24    172s] (I)       GCell multiplier : 1
[11/09 04:55:24    172s] (I)       build grid graph
[11/09 04:55:24    172s] (I)       build grid graph start
[11/09 04:55:24    172s] [NR-eGR] Track table information for default rule: 
[11/09 04:55:24    172s] [NR-eGR] Metal1 has no routable track
[11/09 04:55:24    172s] [NR-eGR] Metal2 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal3 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal4 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal5 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal6 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal7 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal8 has single uniform track structure
[11/09 04:55:24    172s] [NR-eGR] Metal9 has single uniform track structure
[11/09 04:55:24    172s] (I)       build grid graph end
[11/09 04:55:24    172s] (I)       ===========================================================================
[11/09 04:55:24    172s] (I)       == Report All Rule Vias ==
[11/09 04:55:24    172s] (I)       ===========================================================================
[11/09 04:55:24    172s] (I)        Via Rule : (Default)
[11/09 04:55:24    172s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 04:55:24    172s] (I)       ---------------------------------------------------------------------------
[11/09 04:55:24    172s] (I)        1    2 : VIA1V                      89 : VIA1_2CUT_V              
[11/09 04:55:24    172s] (I)        2   10 : VIA2X                      91 : VIA2_2CUT_V              
[11/09 04:55:24    172s] (I)        3   22 : VIA3X                      92 : VIA3_2CUT_H              
[11/09 04:55:24    172s] (I)        4   34 : VIA4X                      94 : VIA4_2CUT_H              
[11/09 04:55:24    172s] (I)        5   46 : VIA5X                      97 : VIA5_2CUT_V              
[11/09 04:55:24    172s] (I)        6   58 : VIA6X                      98 : VIA6_2CUT_H              
[11/09 04:55:24    172s] (I)        7   71 : VIA7V                     101 : VIA7_2CUT_V              
[11/09 04:55:24    172s] (I)        8   79 : VIA8X                      83 : VIA8_2CUT_E              
[11/09 04:55:24    172s] (I)       ===========================================================================
[11/09 04:55:24    172s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Num PG vias on layer 2 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 3 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 4 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 5 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 6 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 7 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 8 : 0
[11/09 04:55:24    172s] (I)       Num PG vias on layer 9 : 0
[11/09 04:55:24    172s] [NR-eGR] Read 6704 PG shapes
[11/09 04:55:24    172s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] [NR-eGR] #Routing Blockages  : 0
[11/09 04:55:24    172s] [NR-eGR] #Instance Blockages : 0
[11/09 04:55:24    172s] [NR-eGR] #PG Blockages       : 6704
[11/09 04:55:24    172s] [NR-eGR] #Halo Blockages     : 0
[11/09 04:55:24    172s] [NR-eGR] #Boundary Blockages : 0
[11/09 04:55:24    172s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 04:55:24    172s] [NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 612
[11/09 04:55:24    172s] (I)       readDataFromPlaceDB
[11/09 04:55:24    172s] (I)       Read net information..
[11/09 04:55:24    172s] [NR-eGR] Read numTotalNets=824  numIgnoredNets=3
[11/09 04:55:24    172s] (I)       Read testcase time = 0.000 seconds
[11/09 04:55:24    172s] 
[11/09 04:55:24    172s] (I)       early_global_route_priority property id does not exist.
[11/09 04:55:24    172s] (I)       Start initializing grid graph
[11/09 04:55:24    172s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[11/09 04:55:24    172s] (I)       End initializing grid graph
[11/09 04:55:24    172s] (I)       Model blockages into capacity
[11/09 04:55:24    172s] (I)       Read Num Blocks=6704  Num Prerouted Wires=612  Num CS=0
[11/09 04:55:24    172s] (I)       Started Modeling ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Layer 1 (V) : #blockages 984 : #preroutes 231
[11/09 04:55:24    172s] (I)       Layer 2 (H) : #blockages 984 : #preroutes 311
[11/09 04:55:24    172s] (I)       Layer 3 (V) : #blockages 984 : #preroutes 67
[11/09 04:55:24    172s] (I)       Layer 4 (H) : #blockages 984 : #preroutes 3
[11/09 04:55:24    172s] (I)       Layer 5 (V) : #blockages 984 : #preroutes 0
[11/09 04:55:24    172s] (I)       Layer 6 (H) : #blockages 984 : #preroutes 0
[11/09 04:55:24    172s] (I)       Layer 7 (V) : #blockages 646 : #preroutes 0
[11/09 04:55:24    172s] (I)       Layer 8 (H) : #blockages 154 : #preroutes 0
[11/09 04:55:24    172s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       -- layer congestion ratio --
[11/09 04:55:24    172s] (I)       Layer 1 : 0.100000
[11/09 04:55:24    172s] (I)       Layer 2 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 3 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 4 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 5 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 6 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 7 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 8 : 0.700000
[11/09 04:55:24    172s] (I)       Layer 9 : 0.700000
[11/09 04:55:24    172s] (I)       ----------------------------
[11/09 04:55:24    172s] (I)       Number of ignored nets = 3
[11/09 04:55:24    172s] (I)       Number of fixed nets = 3.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Number of clock nets = 3.  Ignored: No
[11/09 04:55:24    172s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 04:55:24    172s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 04:55:24    172s] (I)       Before initializing Early Global Route syMemory usage = 1553.9 MB
[11/09 04:55:24    172s] (I)       Ndr track 0 does not exist
[11/09 04:55:24    172s] (I)       Ndr track 0 does not exist
[11/09 04:55:24    172s] (I)       ---------------------Grid Graph Info--------------------
[11/09 04:55:24    172s] (I)       Routing area        : (0, 0) - (254040, 249400)
[11/09 04:55:24    172s] (I)       Core area           : (20300, 20300) - (233740, 229100)
[11/09 04:55:24    172s] (I)       Site width          :   580  (dbu)
[11/09 04:55:24    172s] (I)       Row height          :  5220  (dbu)
[11/09 04:55:24    172s] (I)       GCell width         :  5220  (dbu)
[11/09 04:55:24    172s] (I)       GCell height        :  5220  (dbu)
[11/09 04:55:24    172s] (I)       Grid                :    48    47     9
[11/09 04:55:24    172s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/09 04:55:24    172s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/09 04:55:24    172s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/09 04:55:24    172s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/09 04:55:24    172s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/09 04:55:24    172s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/09 04:55:24    172s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/09 04:55:24    172s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/09 04:55:24    172s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/09 04:55:24    172s] (I)       Total num of tracks :     0   438   430   438   430   438   430   145   142
[11/09 04:55:24    172s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/09 04:55:24    172s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/09 04:55:24    172s] (I)       --------------------------------------------------------
[11/09 04:55:24    172s] 
[11/09 04:55:24    172s] [NR-eGR] ============ Routing rule table ============
[11/09 04:55:24    172s] [NR-eGR] Rule id: 0  Nets: 821 
[11/09 04:55:24    172s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 04:55:24    172s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/09 04:55:24    172s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:55:24    172s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:55:24    172s] [NR-eGR] Rule id: 1  Nets: 0 
[11/09 04:55:24    172s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/09 04:55:24    172s] (I)       Pitch:  L1=960  L2=1160  L3=1160  L4=1160  L5=1160  L6=1160  L7=1160  L8=3480  L9=3480
[11/09 04:55:24    172s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[11/09 04:55:24    172s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/09 04:55:24    172s] [NR-eGR] ========================================
[11/09 04:55:24    172s] [NR-eGR] 
[11/09 04:55:24    172s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer2 : = 3364 / 20586 (16.34%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer3 : = 1606 / 20640 (7.78%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer4 : = 3364 / 20586 (16.34%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer5 : = 1606 / 20640 (7.78%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer6 : = 3364 / 20586 (16.34%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer7 : = 2876 / 20640 (13.93%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer8 : = 2350 / 6815 (34.48%)
[11/09 04:55:24    172s] (I)       blocked tracks on layer9 : = 814 / 6816 (11.94%)
[11/09 04:55:24    172s] (I)       After initializing Early Global Route syMemory usage = 1553.9 MB
[11/09 04:55:24    172s] (I)       Finished Loading and Dumping File ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Reset routing kernel
[11/09 04:55:24    172s] (I)       Started Global Routing ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       ============= Initialization =============
[11/09 04:55:24    172s] (I)       totalPins=2870  totalGlobalPin=2804 (97.70%)
[11/09 04:55:24    172s] (I)       Started Net group 1 ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Started Build MST ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Generate topology with single threads
[11/09 04:55:24    172s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       total 2D Cap : 127441 = (64494 H, 62947 V)
[11/09 04:55:24    172s] [NR-eGR] Layer group 1: route 821 net(s) in layer range [2, 9]
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] (I)       ============  Phase 1a Route ============
[11/09 04:55:24    172s] (I)       Started Phase 1a ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Started Pattern routing ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Usage: 5312 = (2667 H, 2645 V) = (4.14% H, 4.20% V) = (6.961e+03um H, 6.903e+03um V)
[11/09 04:55:24    172s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] (I)       ============  Phase 1b Route ============
[11/09 04:55:24    172s] (I)       Started Phase 1b ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Usage: 5312 = (2667 H, 2645 V) = (4.14% H, 4.20% V) = (6.961e+03um H, 6.903e+03um V)
[11/09 04:55:24    172s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.386432e+04um
[11/09 04:55:24    172s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] (I)       ============  Phase 1c Route ============
[11/09 04:55:24    172s] (I)       Started Phase 1c ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Usage: 5312 = (2667 H, 2645 V) = (4.14% H, 4.20% V) = (6.961e+03um H, 6.903e+03um V)
[11/09 04:55:24    172s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] (I)       ============  Phase 1d Route ============
[11/09 04:55:24    172s] (I)       Started Phase 1d ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Usage: 5312 = (2667 H, 2645 V) = (4.14% H, 4.20% V) = (6.961e+03um H, 6.903e+03um V)
[11/09 04:55:24    172s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] (I)       ============  Phase 1e Route ============
[11/09 04:55:24    172s] (I)       Started Phase 1e ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Started Route legalization ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Usage: 5312 = (2667 H, 2645 V) = (4.14% H, 4.20% V) = (6.961e+03um H, 6.903e+03um V)
[11/09 04:55:24    172s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.386432e+04um
[11/09 04:55:24    172s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Started Layer assignment ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Running layer assignment with 1 threads
[11/09 04:55:24    172s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] (I)       ============  Phase 1l Route ============
[11/09 04:55:24    172s] (I)       Started Phase 1l ( Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       
[11/09 04:55:24    172s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 04:55:24    172s] [NR-eGR]                        OverCon            
[11/09 04:55:24    172s] [NR-eGR]                         #Gcell     %Gcell
[11/09 04:55:24    172s] [NR-eGR]       Layer                (0)    OverCon 
[11/09 04:55:24    172s] [NR-eGR] ----------------------------------------------
[11/09 04:55:24    172s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR] ----------------------------------------------
[11/09 04:55:24    172s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/09 04:55:24    172s] [NR-eGR] 
[11/09 04:55:24    172s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] (I)       total 2D Cap : 128413 = (65140 H, 63273 V)
[11/09 04:55:24    172s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 04:55:24    172s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 04:55:24    172s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1553.86 MB )
[11/09 04:55:24    172s] OPERPROF: Starting HotSpotCal at level 1, MEM:1553.9M
[11/09 04:55:24    172s] [hotspot] +------------+---------------+---------------+
[11/09 04:55:24    172s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 04:55:24    172s] [hotspot] +------------+---------------+---------------+
[11/09 04:55:24    172s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 04:55:24    172s] [hotspot] +------------+---------------+---------------+
[11/09 04:55:24    172s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:55:24    172s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 04:55:24    172s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1553.9M
[11/09 04:55:24    172s] Reported timing to dir ./timingReports
[11/09 04:55:24    172s] **optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1088.9M, totSessionCpu=0:02:57 **
[11/09 04:55:24    172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1524.7M
[11/09 04:55:24    172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:1524.7M
[11/09 04:55:24    172s] Starting delay calculation for Hold views
[11/09 04:55:24    172s] #################################################################################
[11/09 04:55:24    172s] # Design Stage: PreRoute
[11/09 04:55:24    172s] # Design Name: collision_avoidance_car
[11/09 04:55:24    172s] # Design Mode: 90nm
[11/09 04:55:24    172s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:24    172s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:24    172s] # Signoff Settings: SI Off 
[11/09 04:55:24    172s] #################################################################################
[11/09 04:55:24    172s] Calculate delays in Single mode...
[11/09 04:55:24    172s] Topological Sorting (REAL = 0:00:00.0, MEM = 1518.7M, InitMEM = 1518.7M)
[11/09 04:55:24    172s] Start delay calculation (fullDC) (1 T). (MEM=1518.68)
[11/09 04:55:24    172s] End AAE Lib Interpolated Model. (MEM=1534.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:30    176s] Total number of fetched objects 824
[11/09 04:55:30    176s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:30    176s] End delay calculation. (MEM=1551.31 CPU=0:00:04.5 REAL=0:00:06.0)
[11/09 04:55:30    176s] End delay calculation (fullDC). (MEM=1551.31 CPU=0:00:04.6 REAL=0:00:06.0)
[11/09 04:55:30    176s] *** CDM Built up (cpu=0:00:04.7  real=0:00:06.0  mem= 1551.3M) ***
[11/09 04:55:30    176s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:06.0 totSessionCpu=0:03:02 mem=1551.3M)
[11/09 04:55:30    177s] Starting delay calculation for Setup views
[11/09 04:55:30    177s] #################################################################################
[11/09 04:55:30    177s] # Design Stage: PreRoute
[11/09 04:55:30    177s] # Design Name: collision_avoidance_car
[11/09 04:55:30    177s] # Design Mode: 90nm
[11/09 04:55:30    177s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:30    177s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:30    177s] # Signoff Settings: SI Off 
[11/09 04:55:30    177s] #################################################################################
[11/09 04:55:30    177s] Calculate delays in Single mode...
[11/09 04:55:30    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 1492.1M, InitMEM = 1492.1M)
[11/09 04:55:30    177s] Start delay calculation (fullDC) (1 T). (MEM=1492.11)
[11/09 04:55:30    177s] End AAE Lib Interpolated Model. (MEM=1508.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:31    177s] Total number of fetched objects 824
[11/09 04:55:31    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:31    177s] End delay calculation. (MEM=1556.01 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:55:31    177s] End delay calculation (fullDC). (MEM=1556.01 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 04:55:31    177s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1556.0M) ***
[11/09 04:55:31    177s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:02 mem=1556.0M)
[11/09 04:55:33    177s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 
Hold  views included:
 view1

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.835  |  2.835  | 13.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.310  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   833   |   368   |   465   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.359%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:05.4, REAL=0:00:09.0, MEM=1525.3M
[11/09 04:55:33    177s] **optDesign ... cpu = 0:00:17, real = 0:00:23, mem = 1118.9M, totSessionCpu=0:03:03 **
[11/09 04:55:33    177s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 04:55:33    177s] *** Finished optDesign ***
[11/09 04:55:33    177s] *** Changing analysis mode to hold ***
[11/09 04:55:33    177s] 
[11/09 04:55:33    177s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:16.6 real=0:00:23.2)
[11/09 04:55:33    177s] Info: pop threads available for lower-level modules during optimization.
[11/09 04:55:33    177s] Info: Destroy the CCOpt slew target map.
[11/09 04:55:33    177s] clean pInstBBox. size 0
[11/09 04:55:33    177s] All LLGs are deleted
[11/09 04:55:33    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1511.1M
[11/09 04:55:33    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1511.1M
[11/09 04:55:33    177s] 
[11/09 04:55:33    177s] =============================================================================================
[11/09 04:55:33    177s]  Final TAT Report for optDesign
[11/09 04:55:33    177s] =============================================================================================
[11/09 04:55:33    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 04:55:33    177s] ---------------------------------------------------------------------------------------------
[11/09 04:55:33    177s] [ HoldOpt                ]      1   0:00:05.0  (  21.6 % )     0:00:10.3 /  0:00:07.7    0.7
[11/09 04:55:33    177s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 04:55:33    177s] [ RefinePlace            ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 04:55:33    177s] [ TimingUpdate           ]     10   0:00:00.1  (   0.3 % )     0:00:11.5 /  0:00:08.0    0.7
[11/09 04:55:33    177s] [ FullDelayCalc          ]      4   0:00:11.4  (  49.3 % )     0:00:11.4 /  0:00:07.9    0.7
[11/09 04:55:33    177s] [ OptSummaryReport       ]      5   0:00:00.4  (   1.8 % )     0:00:09.4 /  0:00:05.7    0.6
[11/09 04:55:33    177s] [ TimingReport           ]      7   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[11/09 04:55:33    177s] [ DrvReport              ]      2   0:00:02.1  (   8.9 % )     0:00:02.1 /  0:00:00.1    0.0
[11/09 04:55:33    177s] [ GenerateReports        ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[11/09 04:55:33    177s] [ MISC                   ]          0:00:03.7  (  16.1 % )     0:00:03.7 /  0:00:03.6    1.0
[11/09 04:55:33    177s] ---------------------------------------------------------------------------------------------
[11/09 04:55:33    177s]  optDesign TOTAL                    0:00:23.2  ( 100.0 % )     0:00:23.2 /  0:00:16.7    0.7
[11/09 04:55:33    177s] ---------------------------------------------------------------------------------------------
[11/09 04:55:33    177s] 
[11/09 04:55:33    177s] Deleting Cell Server ...
[11/09 04:55:33    177s] <CMD> saveDesign ./db/05_post_cts_opt
[11/09 04:55:33    177s] #% Begin save design ... (date=11/09 04:55:33, mem=1016.3M)
[11/09 04:55:33    177s] % Begin Save ccopt configuration ... (date=11/09 04:55:33, mem=1016.3M)
[11/09 04:55:33    177s] % End Save ccopt configuration ... (date=11/09 04:55:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.6M, current mem=1016.6M)
[11/09 04:55:33    177s] % Begin Save netlist data ... (date=11/09 04:55:33, mem=1016.6M)
[11/09 04:55:33    177s] Writing Binary DB to ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
[11/09 04:55:33    177s] % End Save netlist data ... (date=11/09 04:55:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.6M, current mem=1016.6M)
[11/09 04:55:33    177s] Saving symbol-table file ...
[11/09 04:55:33    177s] Saving congestion map file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.route.congmap.gz ...
[11/09 04:55:34    177s] % Begin Save AAE data ... (date=11/09 04:55:34, mem=1016.9M)
[11/09 04:55:34    177s] Saving AAE Data ...
[11/09 04:55:34    177s] % End Save AAE data ... (date=11/09 04:55:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.9M, current mem=1016.9M)
[11/09 04:55:34    177s] Saving preference file ./db/05_post_cts_opt.dat.tmp/gui.pref.tcl ...
[11/09 04:55:34    177s] Saving mode setting ...
[11/09 04:55:34    177s] Saving global file ...
[11/09 04:55:34    177s] % Begin Save floorplan data ... (date=11/09 04:55:34, mem=1017.4M)
[11/09 04:55:34    177s] Saving floorplan file ...
[11/09 04:55:34    177s] % End Save floorplan data ... (date=11/09 04:55:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.4M, current mem=1017.4M)
[11/09 04:55:34    177s] Saving PG file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:55:34 2025)
[11/09 04:55:35    177s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1439.6M) ***
[11/09 04:55:35    177s] Saving Drc markers ...
[11/09 04:55:35    177s] ... No Drc file written since there is no markers found.
[11/09 04:55:35    177s] % Begin Save placement data ... (date=11/09 04:55:35, mem=1017.4M)
[11/09 04:55:35    177s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 04:55:35    177s] Save Adaptive View Pruning View Names to Binary file
[11/09 04:55:35    177s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1442.6M) ***
[11/09 04:55:35    177s] % End Save placement data ... (date=11/09 04:55:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.4M, current mem=1017.4M)
[11/09 04:55:35    177s] % Begin Save routing data ... (date=11/09 04:55:35, mem=1017.4M)
[11/09 04:55:35    177s] Saving route file ...
[11/09 04:55:35    177s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1439.6M) ***
[11/09 04:55:35    177s] % End Save routing data ... (date=11/09 04:55:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.5M, current mem=1017.5M)
[11/09 04:55:35    177s] Saving property file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.prop
[11/09 04:55:35    177s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1442.6M) ***
[11/09 04:55:36    177s] #Saving pin access data to file ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.apa ...
[11/09 04:55:36    177s] #
[11/09 04:55:36    177s] Saving rc congestion map ./db/05_post_cts_opt.dat.tmp/collision_avoidance_car.congmap.gz ...
[11/09 04:55:36    178s] % Begin Save power constraints data ... (date=11/09 04:55:36, mem=1017.5M)
[11/09 04:55:36    178s] % End Save power constraints data ... (date=11/09 04:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.5M, current mem=1017.5M)
[11/09 04:55:39    180s] Generated self-contained design 05_post_cts_opt.dat.tmp
[11/09 04:55:39    180s] #% End save design ... (date=11/09 04:55:39, total cpu=0:00:03.0, real=0:00:06.0, peak res=1017.5M, current mem=1015.9M)
[11/09 04:55:39    180s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:55:39    180s] 
[11/09 04:55:39    180s] <CMD> ccopt_pro -enable_drv_fixing true -enable_drv_fixing_by_rebuffering true -enable_refine_place true -enable_routing_eco true -enable_skew_fixing true -enable_skew_fixing_by_rebuffering true -enable_timing_update true
[11/09 04:55:39    180s] Running CCOpt-PRO on entire clock network
[11/09 04:55:39    180s] Net route status summary:
[11/09 04:55:39    180s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:55:39    180s]   Non-clock:   842 (unrouted=21, trialRouted=811, noStatus=10, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:55:39    180s] Clock tree cells fixed by user: 0 out of 2 (0%)
[11/09 04:55:39    180s] PostConditioning...
[11/09 04:55:39    180s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/09 04:55:39    180s] Initializing clock structures...
[11/09 04:55:39    180s]   Creating own balancer
[11/09 04:55:39    180s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/09 04:55:39    180s]   Removing CTS place status from clock tree and sinks.
[11/09 04:55:39    180s] Removed CTS place status from 2 clock cells (out of 4 ) and 0 clock sinks (out of 0 ).
[11/09 04:55:39    180s]   Initializing legalizer
[11/09 04:55:39    180s]   Using cell based legalization.
[11/09 04:55:39    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1439.6M
[11/09 04:55:39    180s] #spOpts: mergeVia=F 
[11/09 04:55:39    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1439.6M
[11/09 04:55:39    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1439.6M
[11/09 04:55:39    180s] Core basic site is gsclib090site
[11/09 04:55:39    180s] Fast DP-INIT is on for default
[11/09 04:55:39    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 04:55:39    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1456.3M
[11/09 04:55:39    180s] OPERPROF:     Starting CMU at level 3, MEM:1456.3M
[11/09 04:55:39    180s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1456.3M
[11/09 04:55:39    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1456.3M
[11/09 04:55:39    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1456.3MB).
[11/09 04:55:39    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1456.3M
[11/09 04:55:39    180s] (I)       Load db... (mem=1456.3M)
[11/09 04:55:39    180s] (I)       Read data from FE... (mem=1456.3M)
[11/09 04:55:39    180s] (I)       Read nodes and places... (mem=1456.3M)
[11/09 04:55:39    180s] (I)       Number of ignored instance 0
[11/09 04:55:39    180s] (I)       Number of inbound cells 0
[11/09 04:55:39    180s] (I)       numMoveCells=736, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[11/09 04:55:39    180s] (I)       cell height: 5220, count: 736
[11/09 04:55:39    180s] (I)       Done Read nodes and places (cpu=0.000s, mem=1456.3M)
[11/09 04:55:39    180s] (I)       Read rows... (mem=1456.3M)
[11/09 04:55:39    180s] (I)       Done Read rows (cpu=0.000s, mem=1456.3M)
[11/09 04:55:39    180s] (I)       Done Read data from FE (cpu=0.000s, mem=1456.3M)
[11/09 04:55:39    180s] (I)       Done Load db (cpu=0.010s, mem=1456.3M)
[11/09 04:55:39    180s] (I)       Constructing placeable region... (mem=1456.3M)
[11/09 04:55:39    180s] (I)       Constructing bin map
[11/09 04:55:39    180s] (I)       Initialize bin information with width=52200 height=52200
[11/09 04:55:39    180s] (I)       Done constructing bin map
[11/09 04:55:39    180s] (I)       Removing 0 blocked bin with high fixed inst density
[11/09 04:55:39    180s] (I)       Compute region effective width... (mem=1456.3M)
[11/09 04:55:39    180s] (I)       Done Compute region effective width (cpu=0.000s, mem=1456.3M)
[11/09 04:55:39    180s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1456.3M)
[11/09 04:55:39    180s] Accumulated time to calculate placeable region: 0
[11/09 04:55:39    180s]   Reconstructing clock tree datastructures...
[11/09 04:55:39    180s]     Validating CTS configuration...
[11/09 04:55:39    180s]     Checking module port directions...
[11/09 04:55:39    180s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:39    180s]     Non-default CCOpt properties:
[11/09 04:55:39    180s]     adjacent_rows_legal: true (default: false)
[11/09 04:55:39    180s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/09 04:55:39    180s]     buffer_cells is set for at least one object
[11/09 04:55:39    180s]     cell_density is set for at least one object
[11/09 04:55:39    180s]     cell_halo_rows: 0 (default: 1)
[11/09 04:55:39    180s]     cell_halo_sites: 0 (default: 4)
[11/09 04:55:39    180s]     clock_nets_detailed_routed: 1 (default: false)
[11/09 04:55:39    180s]     primary_delay_corner: delay1 (default: )
[11/09 04:55:39    180s]     route_type is set for at least one object
[11/09 04:55:39    180s]     target_insertion_delay is set for at least one object
[11/09 04:55:39    180s]     target_skew is set for at least one object
[11/09 04:55:39    180s]     target_skew_wire is set for at least one object
[11/09 04:55:39    180s]     Route type trimming info:
[11/09 04:55:39    180s]       No route type modifications were made.
[11/09 04:55:39    180s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX3' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:55:39    180s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX2' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:55:39    180s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX8' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:55:39    180s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX12' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:55:39    180s] **WARN: (IMPCCOPT-1285):	The lib cell 'CLKINVX16' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
[11/09 04:55:39    180s] Accumulated time to calculate placeable region: 0
[11/09 04:55:39    180s] (I)       Initializing Steiner engine. 
[11/09 04:55:39    180s] End AAE Lib Interpolated Model. (MEM=1459.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:39    180s]     Library trimming buffers in power domain auto-default and half-corner delay1:both.late removed 1 of 6 cells
[11/09 04:55:39    180s]     Original list had 6 cells:
[11/09 04:55:39    180s]     CLKBUFX16 CLKBUFX20 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2 
[11/09 04:55:39    180s]     New trimmed list has 5 cells:
[11/09 04:55:39    180s]     CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2 
[11/09 04:55:39    180s] Accumulated time to calculate placeable region: 0
[11/09 04:55:39    180s]     Library trimming inverters in power domain auto-default and half-corner delay1:both.late removed 6 of 14 cells
[11/09 04:55:39    180s]     Original list had 14 cells:
[11/09 04:55:39    180s]     INVX20 CLKINVX20 INVX16 CLKINVX16 INVX12 CLKINVX12 INVX8 CLKINVX8 INVX6 CLKINVX6 INVX2 CLKINVX2 INVX1 CLKINVX1 
[11/09 04:55:39    180s]     New trimmed list has 8 cells:
[11/09 04:55:39    180s]     INVX20 INVX16 INVX12 INVX8 INVX6 INVX2 INVX1 CLKINVX1 
[11/09 04:55:39    180s] Accumulated time to calculate placeable region: 0
[11/09 04:55:39    180s] Accumulated time to calculate placeable region: 0
[11/09 04:55:40    181s]     Clock tree balancer configuration for clock_tree clk:
[11/09 04:55:40    181s]     Non-default CCOpt properties:
[11/09 04:55:40    181s]       cell_density: 1 (default: 0.75)
[11/09 04:55:40    181s]       route_type (leaf): default_route_type_leaf (default: default)
[11/09 04:55:40    181s]       route_type (trunk): default_route_type_nonleaf (default: default)
[11/09 04:55:40    181s]       route_type (top): default_route_type_nonleaf (default: default)
[11/09 04:55:40    181s]     For power domain auto-default:
[11/09 04:55:40    181s]       Buffers:     {CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX3 CLKBUFX2}
[11/09 04:55:40    181s]       Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 INVX2 INVX1 CLKINVX1}
[11/09 04:55:40    181s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/09 04:55:40    181s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/09 04:55:40    181s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 11141.568um^2
[11/09 04:55:40    181s]     Top Routing info:
[11/09 04:55:40    181s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:55:40    181s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 04:55:40    181s]     Trunk Routing info:
[11/09 04:55:40    181s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:55:40    181s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/09 04:55:40    181s]     Leaf Routing info:
[11/09 04:55:40    181s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:55:40    181s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/09 04:55:40    181s]     For timing_corner delay1:both, late and power domain auto-default:
[11/09 04:55:40    181s]       Slew time target (leaf):    0.196ns
[11/09 04:55:40    181s]       Slew time target (trunk):   0.196ns
[11/09 04:55:40    181s]       Slew time target (top):     0.196ns (Note: no nets are considered top nets in this clock tree)
[11/09 04:55:40    181s]       Buffer unit delay: 0.135ns
[11/09 04:55:40    181s]       Buffer max distance: 1256.812um
[11/09 04:55:40    181s]     Fastest wire driving cells and distances:
[11/09 04:55:40    181s]       Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1256.812um, saturatedSlew=0.167ns, speed=4969.600um per ns, cellArea=16.863um^2 per 1000um}
[11/09 04:55:40    181s]       Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1137.241um, saturatedSlew=0.169ns, speed=7096.667um per ns, cellArea=17.305um^2 per 1000um}
[11/09 04:55:40    181s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1249.655um, saturatedSlew=0.172ns, speed=2105.923um per ns, cellArea=34.524um^2 per 1000um}
[11/09 04:55:40    181s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=delay1:both.late, optimalDrivingDistance=1255.593um, saturatedSlew=0.172ns, speed=2155.155um per ns, cellArea=31.950um^2 per 1000um}
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Logic Sizing Table:
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     ----------------------------------------------------------
[11/09 04:55:40    181s]     Cell    Instance count    Source    Eligible library cells
[11/09 04:55:40    181s]     ----------------------------------------------------------
[11/09 04:55:40    181s]       (empty table)
[11/09 04:55:40    181s]     ----------------------------------------------------------
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Clock tree balancer configuration for skew_group clk/sdc1:
[11/09 04:55:40    181s]       Sources:                     pin clk
[11/09 04:55:40    181s]       Total number of sinks:       189
[11/09 04:55:40    181s]       Delay constrained sinks:     189
[11/09 04:55:40    181s]       Non-leaf sinks:              0
[11/09 04:55:40    181s]       Ignore pins:                 0
[11/09 04:55:40    181s]      Timing corner delay1:both.late:
[11/09 04:55:40    181s]       Skew target:                 0.135ns
[11/09 04:55:40    181s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/09 04:55:40    181s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/09 04:55:40    181s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/09 04:55:40    181s]     Primary reporting skew groups are:
[11/09 04:55:40    181s]     skew_group clk/sdc1 with 189 clock sinks
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Clock DAG stats initial state:
[11/09 04:55:40    181s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:40    181s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:40    181s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:40    181s]     Clock DAG library cell distribution initial state {count}:
[11/09 04:55:40    181s]        Bufs: CLKBUFX16: 2 
[11/09 04:55:40    181s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:55:40    181s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Layer information for route type default_route_type_leaf:
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 04:55:40    181s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] Metal1    N            H          0.667         0.172         0.115
[11/09 04:55:40    181s] Metal2    N            V          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal3    Y            H          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal4    Y            V          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal5    N            H          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal6    N            V          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal7    N            H          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal8    N            V          0.045         0.218         0.010
[11/09 04:55:40    181s] Metal9    N            H          0.045         0.203         0.009
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:55:40    181s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Layer information for route type default_route_type_nonleaf:
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 04:55:40    181s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] Metal1    N            H          0.667         0.269         0.179
[11/09 04:55:40    181s] Metal2    N            V          0.429         0.293         0.126
[11/09 04:55:40    181s] Metal3    Y            H          0.429         0.293         0.126
[11/09 04:55:40    181s] Metal4    Y            V          0.429         0.293         0.126
[11/09 04:55:40    181s] Metal5    N            H          0.429         0.293         0.126
[11/09 04:55:40    181s] Metal6    N            V          0.429         0.293         0.126
[11/09 04:55:40    181s] Metal7    N            H          0.429         0.293         0.126
[11/09 04:55:40    181s] Metal8    N            V          0.045         0.312         0.014
[11/09 04:55:40    181s] Metal9    N            H          0.045         0.328         0.015
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/09 04:55:40    181s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Layer information for route type default_route_type_nonleaf:
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 04:55:40    181s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] Metal1    N            H          0.667         0.172         0.115
[11/09 04:55:40    181s] Metal2    N            V          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal3    Y            H          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal4    Y            V          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal5    N            H          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal6    N            V          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal7    N            H          0.429         0.188         0.081
[11/09 04:55:40    181s] Metal8    N            V          0.045         0.218         0.010
[11/09 04:55:40    181s] Metal9    N            H          0.045         0.203         0.009
[11/09 04:55:40    181s] ---------------------------------------------------------------------
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Via selection for estimated routes (rule default):
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] --------------------------------------------------------------------
[11/09 04:55:40    181s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/09 04:55:40    181s] Range                        (Ohm)    (fF)     (fs)     Only
[11/09 04:55:40    181s] --------------------------------------------------------------------
[11/09 04:55:40    181s] Metal1-Metal2    VIA1V       1.400    0.000    0.000    false
[11/09 04:55:40    181s] Metal2-Metal3    VIA2X       1.400    0.000    0.000    false
[11/09 04:55:40    181s] Metal3-Metal4    VIA3X       1.400    0.000    0.000    false
[11/09 04:55:40    181s] Metal4-Metal5    VIA4X       1.400    0.000    0.000    false
[11/09 04:55:40    181s] Metal5-Metal6    VIA5X       1.400    0.000    0.000    false
[11/09 04:55:40    181s] Metal6-Metal7    VIA6X       1.400    0.000    0.000    false
[11/09 04:55:40    181s] Metal7-Metal8    VIA7V       0.350    0.000    0.000    false
[11/09 04:55:40    181s] Metal8-Metal9    VIA8X       0.350    0.000    0.000    false
[11/09 04:55:40    181s] --------------------------------------------------------------------
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s]     No ideal or dont_touch nets found in the clock tree
[11/09 04:55:40    181s]     No dont_touch hnets found in the clock tree
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Filtering reasons for cell type: buffer
[11/09 04:55:40    181s] =======================================
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] ----------------------------------------------------------------
[11/09 04:55:40    181s] Clock trees    Power domain    Reason              Library cells
[11/09 04:55:40    181s] ----------------------------------------------------------------
[11/09 04:55:40    181s] all            auto-default    Library trimming    { CLKBUFX20 }
[11/09 04:55:40    181s] ----------------------------------------------------------------
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] Filtering reasons for cell type: inverter
[11/09 04:55:40    181s] =========================================
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] --------------------------------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s] Clock trees    Power domain    Reason                         Library cells
[11/09 04:55:40    181s] --------------------------------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s] all            auto-default    Library trimming               { CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX6 CLKINVX8 }
[11/09 04:55:40    181s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX3 CLKINVX4 INVX3 INVX4 INVXL }
[11/09 04:55:40    181s] --------------------------------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s] 
[11/09 04:55:40    181s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
[11/09 04:55:40    181s]     CCOpt configuration status: all checks passed.
[11/09 04:55:40    181s]   Reconstructing clock tree datastructures done.
[11/09 04:55:40    181s] Initializing clock structures done.
[11/09 04:55:40    181s] PostConditioning...
[11/09 04:55:40    181s]   PostConditioning active optimizations:
[11/09 04:55:40    181s]    - DRV fixing with cell sizing and buffering
[11/09 04:55:40    181s]    - Skew fixing with cell sizing and buffering
[11/09 04:55:40    181s]   
[11/09 04:55:40    181s]   Detected clock skew data from CTS
[11/09 04:55:40    181s]   Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:55:40    181s]   Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:40    181s]   Clock DAG stats PostConditioning initial state:
[11/09 04:55:40    181s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:40    181s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:40    181s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:40    181s]     sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:40    181s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:40    181s]     wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:40    181s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:40    181s]   Clock DAG net violations PostConditioning initial state: none
[11/09 04:55:40    181s]   Clock DAG primary half-corner transition distribution PostConditioning initial state:
[11/09 04:55:40    181s]     Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]     Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]   Clock DAG library cell distribution PostConditioning initial state {count}:
[11/09 04:55:40    181s]      Bufs: CLKBUFX16: 2 
[11/09 04:55:40    181s]   Primary reporting skew groups PostConditioning initial state:
[11/09 04:55:40    181s]     skew_group default.clk/sdc1: unconstrained
[11/09 04:55:40    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:40    181s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:55:40    181s]   Skew group summary PostConditioning initial state:
[11/09 04:55:40    181s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:40    181s]   PostConditioning Upsizing To Fix DRVs...
[11/09 04:55:40    181s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:55:40    181s]     CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     PRO Statistics: Fix DRVs (initial upsizing):
[11/09 04:55:40    181s]     ============================================
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Cell changes by Net Type:
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     top                0            0           0            0                    0                0
[11/09 04:55:40    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:40    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:40    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:55:40    181s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:40    181s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:40    181s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:40    181s]       sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:40    181s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:40    181s]       wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:40    181s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:40    181s]     Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/09 04:55:40    181s]     Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:55:40    181s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]       Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]     Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/09 04:55:40    181s]        Bufs: CLKBUFX16: 2 
[11/09 04:55:40    181s]     Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:55:40    181s]       skew_group default.clk/sdc1: unconstrained
[11/09 04:55:40    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:40    181s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:55:40    181s]     Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/09 04:55:40    181s]       skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:40    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:55:40    181s]   PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:40    181s]   Recomputing CTS skew targets...
[11/09 04:55:40    181s]   Resolving skew group constraints...
[11/09 04:55:40    181s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/09 04:55:40    181s]   Resolving skew group constraints done.
[11/09 04:55:40    181s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:40    181s]   PostConditioning Fixing DRVs...
[11/09 04:55:40    181s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:55:40    181s]     CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     PRO Statistics: Fix DRVs (cell sizing):
[11/09 04:55:40    181s]     =======================================
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Cell changes by Net Type:
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     top                0            0           0            0                    0                0
[11/09 04:55:40    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:40    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:40    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:40    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:40    181s]     
[11/09 04:55:40    181s]     Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/09 04:55:40    181s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:40    181s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:40    181s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:40    181s]       sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:40    181s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:40    181s]       wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:40    181s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:40    181s]     Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/09 04:55:40    181s]     Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/09 04:55:40    181s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]       Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]     Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/09 04:55:40    181s]        Bufs: CLKBUFX16: 2 
[11/09 04:55:40    181s]     Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/09 04:55:40    181s]       skew_group default.clk/sdc1: unconstrained
[11/09 04:55:40    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:40    181s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:55:40    181s]     Skew group summary after 'PostConditioning Fixing DRVs':
[11/09 04:55:40    181s]       skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:40    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:55:40    181s]   PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:40    181s]   Buffering to fix DRVs...
[11/09 04:55:40    181s]   Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/09 04:55:40    181s]   Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:55:40    181s]   Inserted 0 buffers and inverters.
[11/09 04:55:40    181s]   success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/09 04:55:40    181s]   CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/09 04:55:40    181s]   Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/09 04:55:40    181s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:40    181s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:40    181s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:40    181s]     sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:40    181s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:40    181s]     wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:40    181s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:40    181s]   Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/09 04:55:40    181s]   Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/09 04:55:40    181s]     Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]     Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:40    181s]   Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/09 04:55:40    181s]      Bufs: CLKBUFX16: 2 
[11/09 04:55:40    181s]   Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/09 04:55:40    181s]     skew_group default.clk/sdc1: unconstrained
[11/09 04:55:40    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:40    181s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:55:41    181s]   Skew group summary PostConditioning after re-buffering DRV fixing:
[11/09 04:55:41    181s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:41    181s]   Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] Slew Diagnostics: After DRV fixing
[11/09 04:55:41    181s] ==================================
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] Global Causes:
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] -----
[11/09 04:55:41    181s] Cause
[11/09 04:55:41    181s] -----
[11/09 04:55:41    181s]   (empty table)
[11/09 04:55:41    181s] -----
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] Top 5 overslews:
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] ---------------------------------
[11/09 04:55:41    181s] Overslew    Causes    Driving Pin
[11/09 04:55:41    181s] ---------------------------------
[11/09 04:55:41    181s]   (empty table)
[11/09 04:55:41    181s] ---------------------------------
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] -------------------
[11/09 04:55:41    181s] Cause    Occurences
[11/09 04:55:41    181s] -------------------
[11/09 04:55:41    181s]   (empty table)
[11/09 04:55:41    181s] -------------------
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] Violation diagnostics counts from the 0 nodes that have violations:
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s] -------------------
[11/09 04:55:41    181s] Cause    Occurences
[11/09 04:55:41    181s] -------------------
[11/09 04:55:41    181s]   (empty table)
[11/09 04:55:41    181s] -------------------
[11/09 04:55:41    181s] 
[11/09 04:55:41    181s]   PostConditioning Fixing Skew by cell sizing...
[11/09 04:55:41    181s] Path optimization required 0 stage delay updates 
[11/09 04:55:41    181s]     Resized 0 clock insts to decrease delay.
[11/09 04:55:41    181s] Fixing short paths with downsize only
[11/09 04:55:41    181s] Path optimization required 0 stage delay updates 
[11/09 04:55:41    181s]     Resized 0 clock insts to increase delay.
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     PRO Statistics: Fix Skew (cell sizing):
[11/09 04:55:41    181s]     =======================================
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Cell changes by Net Type:
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     top                0            0           0            0                    0                0
[11/09 04:55:41    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:41    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:41    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:55:41    181s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:41    181s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:41    181s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:41    181s]       sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:41    181s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:41    181s]       wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:41    181s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:41    181s]     Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/09 04:55:41    181s]     Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:55:41    181s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:41    181s]       Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:41    181s]     Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/09 04:55:41    181s]        Bufs: CLKBUFX16: 2 
[11/09 04:55:41    181s]     Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:55:41    181s]       skew_group default.clk/sdc1: unconstrained
[11/09 04:55:41    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:41    181s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:55:41    181s]     Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/09 04:55:41    181s]       skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:41    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:55:41    181s]   PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    181s]   PostConditioning Buffering to fix skew...
[11/09 04:55:41    181s]     Fixing skew (MostUnder)...
[11/09 04:55:41    181s]       Fixing skew: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:55:41    181s]       Upsized 0 drivers. Failed on 0 drivers
[11/09 04:55:41    181s]     Fixing skew (MostUnder) done.
[11/09 04:55:41    181s]     Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
[11/09 04:55:41    181s]     Skew fixing added: 0 driver cells (0um^2)
[11/09 04:55:41    181s] Path optimization required 0 stage delay updates 
[11/09 04:55:41    181s]     Resized 0 clock insts to decrease delay.
[11/09 04:55:41    181s] Fixing short paths with downsize only
[11/09 04:55:41    181s] Path optimization required 0 stage delay updates 
[11/09 04:55:41    181s]     Resized 0 clock insts to increase delay.
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     PRO Statistics: Fix Skew (cell sizing):
[11/09 04:55:41    181s]     =======================================
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Cell changes by Net Type:
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     top                0            0           0            0                    0                0
[11/09 04:55:41    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:41    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:41    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     PRO Statistics: Fix Skew (cell sizing):
[11/09 04:55:41    181s]     =======================================
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Cell changes by Net Type:
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     top                0            0           0            0                    0                0
[11/09 04:55:41    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:41    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:41    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Fixing skew (MostUnder)...
[11/09 04:55:41    181s]       Fixing skew: ...20% ...40% ...60% ...80% ...100% 
[11/09 04:55:41    181s]       Upsized 0 drivers. Failed on 0 drivers
[11/09 04:55:41    181s]     Fixing skew (MostUnder) done.
[11/09 04:55:41    181s]     Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
[11/09 04:55:41    181s]     Skew fixing added: 0 driver cells (0um^2)
[11/09 04:55:41    181s] Path optimization required 0 stage delay updates 
[11/09 04:55:41    181s]     Resized 0 clock insts to decrease delay.
[11/09 04:55:41    181s] Fixing short paths with downsize only
[11/09 04:55:41    181s] Path optimization required 0 stage delay updates 
[11/09 04:55:41    181s]     Resized 0 clock insts to increase delay.
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     PRO Statistics: Fix Skew (cell sizing):
[11/09 04:55:41    181s]     =======================================
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Cell changes by Net Type:
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     top                0            0           0            0                    0                0
[11/09 04:55:41    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:41    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:41    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     PRO Statistics: Fix Skew (cell sizing):
[11/09 04:55:41    181s]     =======================================
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Cell changes by Net Type:
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     top                0            0           0            0                    0                0
[11/09 04:55:41    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:41    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:41    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     PRO Statistics: Fix Skew (cell sizing):
[11/09 04:55:41    181s]     =======================================
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Cell changes by Net Type:
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     top                0            0           0            0                    0                0
[11/09 04:55:41    181s]     trunk              0            0           0            0                    0                0
[11/09 04:55:41    181s]     leaf               0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     Total              0            0           0            0                    0                0
[11/09 04:55:41    181s]     -------------------------------------------------------------------------------------------------
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/09 04:55:41    181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Clock DAG stats after 'PostConditioning Buffering to fix skew':
[11/09 04:55:41    181s]       cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:41    181s]       cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:41    181s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:41    181s]       sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:41    181s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:41    181s]       wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:41    181s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:41    181s]     Clock DAG net violations after 'PostConditioning Buffering to fix skew': none
[11/09 04:55:41    181s]     Clock DAG primary half-corner transition distribution after 'PostConditioning Buffering to fix skew':
[11/09 04:55:41    181s]       Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:41    181s]       Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:41    181s]     Clock DAG library cell distribution after 'PostConditioning Buffering to fix skew' {count}:
[11/09 04:55:41    181s]        Bufs: CLKBUFX16: 2 
[11/09 04:55:41    181s]     Primary reporting skew groups after 'PostConditioning Buffering to fix skew':
[11/09 04:55:41    181s]       skew_group default.clk/sdc1: unconstrained
[11/09 04:55:41    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:41    181s]       max path sink: distance_travelled_reg[27]/CK
[11/09 04:55:41    181s]     Skew group summary after 'PostConditioning Buffering to fix skew':
[11/09 04:55:41    181s]       skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:41    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 04:55:41    181s]   PostConditioning Buffering to fix skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    181s]   Reconnecting optimized routes...
[11/09 04:55:41    181s]   Reset timing graph...
[11/09 04:55:41    181s] Ignoring AAE DB Resetting ...
[11/09 04:55:41    181s]   Reset timing graph done.
[11/09 04:55:41    181s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    181s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/09 04:55:41    181s]   Set dirty flag on 0 instances, 0 nets
[11/09 04:55:41    181s] Skipping ECO: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[11/09 04:55:41    181s]   Leaving CCOpt scope - extractRC...
[11/09 04:55:41    181s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 04:55:41    181s] Extraction called for design 'collision_avoidance_car' of instances=736 and nets=845 using extraction engine 'preRoute' .
[11/09 04:55:41    181s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:55:41    181s] RC Extraction called in multi-corner(1) mode.
[11/09 04:55:41    181s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:55:41    181s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:55:41    181s] RCMode: PreRoute
[11/09 04:55:41    181s]       RC Corner Indexes            0   
[11/09 04:55:41    181s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:55:41    181s] Resistance Scaling Factor    : 1.00000 
[11/09 04:55:41    181s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:55:41    181s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:55:41    181s] Shrink Factor                : 1.00000
[11/09 04:55:41    181s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:55:41    181s] LayerId::1 widthSet size::1
[11/09 04:55:41    181s] LayerId::2 widthSet size::1
[11/09 04:55:41    181s] LayerId::3 widthSet size::1
[11/09 04:55:41    181s] LayerId::4 widthSet size::1
[11/09 04:55:41    181s] LayerId::5 widthSet size::1
[11/09 04:55:41    181s] LayerId::6 widthSet size::1
[11/09 04:55:41    181s] LayerId::7 widthSet size::1
[11/09 04:55:41    181s] LayerId::8 widthSet size::1
[11/09 04:55:41    181s] LayerId::9 widthSet size::1
[11/09 04:55:41    181s] Updating RC grid for preRoute extraction ...
[11/09 04:55:41    181s] Initializing multi-corner resistance tables ...
[11/09 04:55:41    181s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:55:41    181s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:41    181s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.057789 ; aWlH: 0.000000 ; Pmax: 0.807900 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:55:41    181s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1497.555M)
[11/09 04:55:41    181s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 04:55:41    181s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    181s]   Clock tree timing engine global stage delay update for delay1:both.late...
[11/09 04:55:41    181s] End AAE Lib Interpolated Model. (MEM=1497.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:41    181s]   Clock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    181s]   Clock DAG stats PostConditioning final:
[11/09 04:55:41    181s]     cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
[11/09 04:55:41    181s]     cell areas       : b=42.386um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.386um^2
[11/09 04:55:41    181s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[11/09 04:55:41    181s]     sink capacitance : count=189, total=0.331pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[11/09 04:55:41    181s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.143pF, total=0.158pF
[11/09 04:55:41    181s]     wire lengths     : top=0.000um, trunk=130.355um, leaf=1255.990um, total=1386.345um
[11/09 04:55:41    181s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=316.970um, total=316.970um
[11/09 04:55:41    181s]   Clock DAG net violations PostConditioning final: none
[11/09 04:55:41    181s]   Clock DAG primary half-corner transition distribution PostConditioning final:
[11/09 04:55:41    181s]     Trunk : target=0.196ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:41    181s]     Leaf  : target=0.196ns count=2 avg=0.146ns sd=0.002ns min=0.144ns max=0.147ns {0 <= 0.118ns, 2 <= 0.157ns, 0 <= 0.176ns, 0 <= 0.186ns, 0 <= 0.196ns}
[11/09 04:55:41    181s]   Clock DAG library cell distribution PostConditioning final {count}:
[11/09 04:55:41    181s]      Bufs: CLKBUFX16: 2 
[11/09 04:55:41    181s]   Primary reporting skew groups PostConditioning final:
[11/09 04:55:41    181s]     skew_group default.clk/sdc1: unconstrained
[11/09 04:55:41    181s]       min path sink: distance_travelled_reg[5]/CK
[11/09 04:55:41    181s]       max path sink: distance_travelled_reg[26]/CK
[11/09 04:55:41    181s]   Skew group summary PostConditioning final:
[11/09 04:55:41    181s]     skew_group clk/sdc1: insertion delay [min=0.191, max=0.199, avg=0.196, sd=0.002], skew [0.008 vs 0.135], 100% {0.191, 0.199} (wid=0.007 ws=0.006) (gid=0.192 gs=0.002)
[11/09 04:55:41    181s] PostConditioning done.
[11/09 04:55:41    181s] Setting CTS place status to fixed for clock tree and sinks.
[11/09 04:55:41    181s] numClockCells = 4, numClockCellsFixed = 4, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/09 04:55:41    181s] Net route status summary:
[11/09 04:55:41    181s]   Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:55:41    181s]   Non-clock:   842 (unrouted=21, trialRouted=811, noStatus=10, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 04:55:41    181s] Updating timing...
[11/09 04:55:41    181s] Ignoring AAE DB Resetting ...
[11/09 04:55:41    181s]   Updating timing graph...
[11/09 04:55:41    181s]     
[11/09 04:55:41    181s]     Leaving CCOpt scope - BuildTimeGraph...
[11/09 04:55:41    181s] #################################################################################
[11/09 04:55:41    181s] # Design Stage: PreRoute
[11/09 04:55:41    181s] # Design Name: collision_avoidance_car
[11/09 04:55:41    181s] # Design Mode: 90nm
[11/09 04:55:41    181s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:41    181s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:41    181s] # Signoff Settings: SI Off 
[11/09 04:55:41    181s] #################################################################################
[11/09 04:55:41    181s] Calculate delays in Single mode...
[11/09 04:55:41    181s] Topological Sorting (REAL = 0:00:00.0, MEM = 1509.1M, InitMEM = 1509.1M)
[11/09 04:55:41    181s] Start delay calculation (fullDC) (1 T). (MEM=1509.11)
[11/09 04:55:41    181s] End AAE Lib Interpolated Model. (MEM=1525.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:41    182s] Total number of fetched objects 824
[11/09 04:55:41    182s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:41    182s] End delay calculation. (MEM=1541 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:55:41    182s] End delay calculation (fullDC). (MEM=1541 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 04:55:41    182s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1541.0M) ***
[11/09 04:55:41    182s]     Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 04:55:41    182s]   Updating timing graph done.
[11/09 04:55:41    182s]   Updating latch analysis...
[11/09 04:55:41    182s]     Leaving CCOpt scope - Updating latch analysis...
[11/09 04:55:41    182s]     Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 04:55:41    182s]   Updating latch analysis done.
[11/09 04:55:41    182s] Updating timing done.
[11/09 04:55:41    182s] PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.5)
[11/09 04:55:41    182s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.5M
[11/09 04:55:41    182s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1531.5M
[11/09 04:55:41    182s] All LLGs are deleted
[11/09 04:55:41    182s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.5M
[11/09 04:55:41    182s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1531.5M
[11/09 04:55:41    182s] <CMD> saveDesign ./db/06_cts_drc_fixed
[11/09 04:55:41    182s] #% Begin save design ... (date=11/09 04:55:41, mem=1048.2M)
[11/09 04:55:41    182s] % Begin Save ccopt configuration ... (date=11/09 04:55:41, mem=1048.2M)
[11/09 04:55:41    182s] % End Save ccopt configuration ... (date=11/09 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.2M, current mem=1047.2M)
[11/09 04:55:41    182s] % Begin Save netlist data ... (date=11/09 04:55:41, mem=1047.2M)
[11/09 04:55:41    182s] Writing Binary DB to ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
[11/09 04:55:41    182s] % End Save netlist data ... (date=11/09 04:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.2M, current mem=1047.2M)
[11/09 04:55:41    182s] Saving symbol-table file ...
[11/09 04:55:42    182s] Saving congestion map file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.route.congmap.gz ...
[11/09 04:55:42    182s] % Begin Save AAE data ... (date=11/09 04:55:42, mem=1047.3M)
[11/09 04:55:42    182s] Saving AAE Data ...
[11/09 04:55:42    182s] % End Save AAE data ... (date=11/09 04:55:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.3M, current mem=1047.3M)
[11/09 04:55:42    182s] Saving preference file ./db/06_cts_drc_fixed.dat.tmp/gui.pref.tcl ...
[11/09 04:55:42    182s] Saving mode setting ...
[11/09 04:55:42    182s] Saving global file ...
[11/09 04:55:43    182s] % Begin Save floorplan data ... (date=11/09 04:55:43, mem=1047.5M)
[11/09 04:55:43    182s] Saving floorplan file ...
[11/09 04:55:43    182s] % End Save floorplan data ... (date=11/09 04:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.5M, current mem=1047.5M)
[11/09 04:55:43    182s] Saving PG file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:55:43 2025)
[11/09 04:55:43    182s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1446.0M) ***
[11/09 04:55:43    182s] Saving Drc markers ...
[11/09 04:55:43    182s] ... No Drc file written since there is no markers found.
[11/09 04:55:43    182s] % Begin Save placement data ... (date=11/09 04:55:43, mem=1047.5M)
[11/09 04:55:43    182s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 04:55:43    182s] Save Adaptive View Pruning View Names to Binary file
[11/09 04:55:43    182s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1449.0M) ***
[11/09 04:55:43    182s] % End Save placement data ... (date=11/09 04:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.5M, current mem=1047.5M)
[11/09 04:55:43    182s] % Begin Save routing data ... (date=11/09 04:55:43, mem=1047.5M)
[11/09 04:55:43    182s] Saving route file ...
[11/09 04:55:43    182s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1446.0M) ***
[11/09 04:55:43    182s] % End Save routing data ... (date=11/09 04:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.6M, current mem=1047.6M)
[11/09 04:55:43    182s] Saving property file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.prop
[11/09 04:55:43    182s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1449.0M) ***
[11/09 04:55:44    182s] #Saving pin access data to file ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.apa ...
[11/09 04:55:44    182s] #
[11/09 04:55:44    182s] Saving rc congestion map ./db/06_cts_drc_fixed.dat.tmp/collision_avoidance_car.congmap.gz ...
[11/09 04:55:44    182s] % Begin Save power constraints data ... (date=11/09 04:55:44, mem=1047.6M)
[11/09 04:55:44    182s] % End Save power constraints data ... (date=11/09 04:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.6M, current mem=1047.6M)
[11/09 04:55:47    185s] Generated self-contained design 06_cts_drc_fixed.dat.tmp
[11/09 04:55:47    185s] #% End save design ... (date=11/09 04:55:47, total cpu=0:00:03.1, real=0:00:06.0, peak res=1048.2M, current mem=1047.7M)
[11/09 04:55:47    185s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:55:47    185s] 
[11/09 04:55:47    185s] <CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_cts/timing_setup_post_cts.rpt
[11/09 04:55:47    185s] #################################################################################
[11/09 04:55:47    185s] # Design Stage: PreRoute
[11/09 04:55:47    185s] # Design Name: collision_avoidance_car
[11/09 04:55:47    185s] # Design Mode: 90nm
[11/09 04:55:47    185s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:47    185s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:47    185s] # Signoff Settings: SI Off 
[11/09 04:55:47    185s] #################################################################################
[11/09 04:55:47    185s] Calculate delays in Single mode...
[11/09 04:55:47    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1429.8M, InitMEM = 1429.8M)
[11/09 04:55:47    185s] Start delay calculation (fullDC) (1 T). (MEM=1429.81)
[11/09 04:55:47    185s] End AAE Lib Interpolated Model. (MEM=1446.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:47    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] Total number of fetched objects 824
[11/09 04:55:48    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:48    186s] End delay calculation. (MEM=1493.71 CPU=0:00:00.8 REAL=0:00:01.0)
[11/09 04:55:48    186s] End delay calculation (fullDC). (MEM=1493.71 CPU=0:00:00.8 REAL=0:00:01.0)
[11/09 04:55:48    186s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1493.7M) ***
[11/09 04:55:48    186s] <CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_post_cts/timing_hold_post_cts.rpt
[11/09 04:55:48    186s] #################################################################################
[11/09 04:55:48    186s] # Design Stage: PreRoute
[11/09 04:55:48    186s] # Design Name: collision_avoidance_car
[11/09 04:55:48    186s] # Design Mode: 90nm
[11/09 04:55:48    186s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:55:48    186s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:55:48    186s] # Signoff Settings: SI Off 
[11/09 04:55:48    186s] #################################################################################
[11/09 04:55:48    186s] Calculate delays in Single mode...
[11/09 04:55:48    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 1477.5M, InitMEM = 1477.5M)
[11/09 04:55:48    186s] Start delay calculation (fullDC) (1 T). (MEM=1477.5)
[11/09 04:55:48    186s] End AAE Lib Interpolated Model. (MEM=1493.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:48    186s] Total number of fetched objects 824
[11/09 04:55:48    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:48    186s] End delay calculation. (MEM=1493.71 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 04:55:48    186s] End delay calculation (fullDC). (MEM=1493.71 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 04:55:48    186s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1493.7M) ***
[11/09 04:55:48    186s] <CMD> report_area -detail > ./reports/post_cts/area_post_cts.rpt
[11/09 04:55:48    186s] <CMD> report_power -outfile ./reports/post_cts/power_post_cts.rpt
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Power Analysis
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s]              0V	    VSS
[11/09 04:55:48    186s]            0.9V	    VDD
[11/09 04:55:48    186s] Begin Processing Timing Library for Power Calculation
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Processing Timing Library for Power Calculation
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Processing Power Net/Grid for Power Calculation
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Processing Timing Window Data for Power Calculation
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Processing User Attributes
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Processing Signal Activity
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Power Computation
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s]       ----------------------------------------------------------
[11/09 04:55:48    186s]       # of cell(s) missing both power/leakage table: 0
[11/09 04:55:48    186s]       # of cell(s) missing power table: 0
[11/09 04:55:48    186s]       # of cell(s) missing leakage table: 0
[11/09 04:55:48    186s]       # of MSMV cell(s) missing power_level: 0
[11/09 04:55:48    186s]       ----------------------------------------------------------
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Begin Processing User Attributes
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1052.15MB/2661.61MB/1116.98MB)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] *
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Total Power
[11/09 04:55:48    186s] -----------------------------------------------------------------------------------------
%
%
%
[11/09 04:55:48    186s] Total Power:                 0.92138992
[11/09 04:55:48    186s] -----------------------------------------------------------------------------------------
[11/09 04:55:48    186s] Processing average sequential pin duty cycle 
[11/09 04:55:48    186s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 04:55:48    186s] Summary for sequential cells identification: 
[11/09 04:55:48    186s]   Identified SBFF number: 112
[11/09 04:55:48    186s]   Identified MBFF number: 0
[11/09 04:55:48    186s]   Identified SB Latch number: 0
[11/09 04:55:48    186s]   Identified MB Latch number: 0
[11/09 04:55:48    186s]   Not identified SBFF number: 8
[11/09 04:55:48    186s]   Not identified MBFF number: 0
[11/09 04:55:48    186s]   Not identified SB Latch number: 0
[11/09 04:55:48    186s]   Not identified MB Latch number: 0
[11/09 04:55:48    186s]   Number of sequential cells which are not FFs: 32
[11/09 04:55:48    186s]  Visiting view : view1
[11/09 04:55:48    186s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:48    186s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:48    186s]  Visiting view : view1
[11/09 04:55:48    186s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[11/09 04:55:48    186s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/09 04:55:48    186s]  Setting StdDelay to 35.80
[11/09 04:55:48    186s] Creating Cell Server, finished. 
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix true
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/09 04:55:48    186s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/09 04:55:48    186s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/09 04:55:48    186s] <CMD> routeDesign -globalDetail
[11/09 04:55:48    186s] #% Begin routeDesign (date=11/09 04:55:48, mem=1049.3M)
[11/09 04:55:48    186s] ### Time Record (routeDesign) is installed.
[11/09 04:55:48    186s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.28 (MB), peak = 1145.05 (MB)
[11/09 04:55:48    186s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/09 04:55:48    186s] **INFO: User settings:
[11/09 04:55:48    186s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/09 04:55:48    186s] setNanoRouteMode -grouteExpTdStdDelay                           35.8
[11/09 04:55:48    186s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/09 04:55:48    186s] setNanoRouteMode -routeWithSiDriven                             true
[11/09 04:55:48    186s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[11/09 04:55:48    186s] setNanoRouteMode -routeWithTimingDriven                         true
[11/09 04:55:48    186s] setNanoRouteMode -timingEngine                                  {}
[11/09 04:55:48    186s] setDesignMode -flowEffort                                       standard
[11/09 04:55:48    186s] setDesignMode -process                                          90
[11/09 04:55:48    186s] setExtractRCMode -coupling_c_th                                 0.2
[11/09 04:55:48    186s] setExtractRCMode -engine                                        preRoute
[11/09 04:55:48    186s] setExtractRCMode -relative_c_th                                 1
[11/09 04:55:48    186s] setExtractRCMode -total_c_th                                    0
[11/09 04:55:48    186s] setDelayCalMode -enable_high_fanout                             true
[11/09 04:55:48    186s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/09 04:55:48    186s] setDelayCalMode -engine                                         aae
[11/09 04:55:48    186s] setDelayCalMode -ignoreNetLoad                                  false
[11/09 04:55:48    186s] setSIMode -separate_delta_delay_on_data                         true
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] #default_rc_corner has no qx tech file defined
[11/09 04:55:48    186s] #No active RC corner or QRC tech file is missing.
[11/09 04:55:48    186s] #**INFO: setDesignMode -flowEffort standard
[11/09 04:55:48    186s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/09 04:55:48    186s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/09 04:55:48    186s] OPERPROF: Starting checkPlace at level 1, MEM:1449.7M
[11/09 04:55:48    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1449.7M
[11/09 04:55:48    186s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1449.7M
[11/09 04:55:48    186s] Core basic site is gsclib090site
[11/09 04:55:48    186s] SiteArray: non-trimmed site array dimensions = 40 x 368
[11/09 04:55:48    186s] SiteArray: use 81,920 bytes
[11/09 04:55:48    186s] SiteArray: current memory after site array memory allocation 1481.7M
[11/09 04:55:48    186s] SiteArray: FP blocked sites are writable
[11/09 04:55:48    186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:1481.7M
[11/09 04:55:48    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1481.7M
[11/09 04:55:48    186s] Begin checking placement ... (start mem=1449.7M, init mem=1481.7M)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] Running CheckPlace using 1 thread in normal mode...
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] ...checkPlace normal is done!
[11/09 04:55:48    186s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1481.7M
[11/09 04:55:48    186s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1481.7M
[11/09 04:55:48    186s] *info: Placed = 736            (Fixed = 2)
[11/09 04:55:48    186s] *info: Unplaced = 0           
[11/09 04:55:48    186s] Placement Density:81.36%(9065/11142)
[11/09 04:55:48    186s] Placement Density (including fixed std cells):81.36%(9065/11142)
[11/09 04:55:48    186s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1481.7M
[11/09 04:55:48    186s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1481.7M
[11/09 04:55:48    186s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1481.7M)
[11/09 04:55:48    186s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.026, MEM:1481.7M
[11/09 04:55:48    186s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/09 04:55:48    186s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/09 04:55:48    186s] *** Changed status on (3) nets in Clock.
[11/09 04:55:48    186s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1481.7M) ***
[11/09 04:55:48    186s] % Begin globalDetailRoute (date=11/09 04:55:48, mem=1053.3M)
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] globalDetailRoute
[11/09 04:55:48    186s] 
[11/09 04:55:48    186s] ### Time Record (globalDetailRoute) is installed.
[11/09 04:55:48    186s] #Start globalDetailRoute on Sun Nov  9 04:55:48 2025
[11/09 04:55:48    186s] #
[11/09 04:55:48    186s] ### Time Record (Pre Callback) is installed.
[11/09 04:55:48    186s] RC Grid backup saved.
[11/09 04:55:48    186s] ### Time Record (Pre Callback) is uninstalled.
[11/09 04:55:48    186s] ### Time Record (DB Import) is installed.
[11/09 04:55:48    186s] ### Time Record (Timing Data Generation) is installed.
[11/09 04:55:48    186s] #Generating timing data, please wait...
[11/09 04:55:48    186s] #824 total nets, 824 already routed, 824 will ignore in trialRoute
[11/09 04:55:48    186s] ### run_trial_route starts on Sun Nov  9 04:55:48 2025 with memory = 1039.06 (MB), peak = 1145.05 (MB)
[11/09 04:55:48    186s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:55:48    186s] ### dump_timing_file starts on Sun Nov  9 04:55:48 2025 with memory = 1039.20 (MB), peak = 1145.05 (MB)
[11/09 04:55:48    186s] ### extractRC starts on Sun Nov  9 04:55:48 2025 with memory = 1039.20 (MB), peak = 1145.05 (MB)
[11/09 04:55:48    186s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:55:48    186s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:55:48    186s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:55:48    186s] #Dump tif for version 2.1
[11/09 04:55:48    186s] End AAE Lib Interpolated Model. (MEM=1481.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:55:49    186s] Total number of fetched objects 824
[11/09 04:55:49    187s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:55:49    187s] End delay calculation. (MEM=1497.4 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:55:49    187s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.54 (MB), peak = 1145.05 (MB)
[11/09 04:55:49    187s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1021.5 MB, peak:1.1 GB
[11/09 04:55:49    187s] #Done generating timing data.
[11/09 04:55:49    187s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 04:55:49    187s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[7] of net current_speed_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[6] of net current_speed_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[5] of net current_speed_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[4] of net current_speed_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[3] of net current_speed_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[2] of net current_speed_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[1] of net current_speed_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/current_speed_out[0] of net current_speed_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[31] of net distance_travelled_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[30] of net distance_travelled_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[29] of net distance_travelled_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[28] of net distance_travelled_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[27] of net distance_travelled_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[26] of net distance_travelled_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[25] of net distance_travelled_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[24] of net distance_travelled_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[23] of net distance_travelled_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[22] of net distance_travelled_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[21] of net distance_travelled_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/distance_travelled_out[20] of net distance_travelled_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/09 04:55:49    187s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/09 04:55:49    187s] #To increase the message display limit, refer to the product command reference manual.
[11/09 04:55:49    187s] ### Net info: total nets: 845
[11/09 04:55:49    187s] ### Net info: dirty nets: 10
[11/09 04:55:49    187s] ### Net info: marked as disconnected nets: 0
[11/09 04:55:49    187s] #num needed restored net=0
[11/09 04:55:49    187s] #need_extraction net=0 (total=845)
[11/09 04:55:49    187s] ### Net info: fully routed nets: 3
[11/09 04:55:49    187s] ### Net info: trivial (< 2 pins) nets: 21
[11/09 04:55:49    187s] ### Net info: unrouted nets: 821
[11/09 04:55:49    187s] ### Net info: re-extraction nets: 0
[11/09 04:55:49    187s] ### Net info: ignored nets: 0
[11/09 04:55:49    187s] ### Net info: skip routing nets: 0
[11/09 04:55:49    187s] #Start reading timing information from file .timing_file_25926.tif.gz ...
[11/09 04:55:49    187s] #Read in timing information for 93 ports, 736 instances from timing file .timing_file_25926.tif.gz.
[11/09 04:55:49    187s] ### import design signature (22): route=808803882 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=695328799 dirty_area=1503269597, del_dirty_area=0 cell=1430501403 placement=1761051735 pin_access=1461921990
[11/09 04:55:49    187s] ### Time Record (DB Import) is uninstalled.
[11/09 04:55:49    187s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[11/09 04:55:49    187s] #RTESIG:78da8dce4b0b82401405e0d6fd8acbe8c2206d9e396e83b615526d65c2f10136c6ccf8ff
[11/09 04:55:49    187s] #       33daa6765617cec7e504e1fd9803a23821387e61cc0b02a79c8e076131a68cef282ec6ea
[11/09 04:55:49    187s] #       7640eb203c5fae2c9380216a8dd7b5b65b189cb6e0b4f7ada9375f2205854a754e43f4e8
[11/09 04:55:49    187s] #       fbeea7218c11602291f81388aaae577e420ab1fc8e53b68c04a5809ab66e1044cedbb199
[11/09 04:55:49    187s] #       701903e4bc32a5b2e568b5199e53920332bdd1b32a9504bc1d66b749c1ff30fb3f4c3a63
[11/09 04:55:49    187s] #       566f7d7a93c5
[11/09 04:55:49    187s] #
[11/09 04:55:49    187s] ### Time Record (Data Preparation) is installed.
[11/09 04:55:49    187s] #RTESIG:78da8dcfc90ac230100660cf3ec5103d44704926491baf82571551af52315da0a692a4ef
[11/09 04:55:49    187s] #       6fd4ab6d9dd3c0ff31cb647ad91e81205b72b6783226af1c76478c0d170b8642ae905d63
[11/09 04:55:49    187s] #       74de90f164ba3f9cc45a03035ad9600ae3e6d07ae3c09b102a5bccbe442b843cabbd017a
[11/09 04:55:49    187s] #       6b9afaa7e14270106aa9d9bb80e67593850ea9d4f03889621829442065559404a80f2e26
[11/09 04:55:49    187s] #       1d6e2d80f890d97be6eed11adb3ebaa404621b6b7a55821ac8e7ba81c5a9e6105cdbfb84
[11/09 04:55:49    187s] #       56f20f93fc61d21e337a01205da07a
[11/09 04:55:49    187s] #
[11/09 04:55:49    187s] ### Time Record (Data Preparation) is uninstalled.
[11/09 04:55:49    187s] ### Time Record (Data Preparation) is installed.
[11/09 04:55:49    187s] #Start routing data preparation on Sun Nov  9 04:55:49 2025
[11/09 04:55:49    187s] #
[11/09 04:55:49    187s] #Minimum voltage of a net in the design = 0.000.
[11/09 04:55:49    187s] #Maximum voltage of a net in the design = 0.900.
[11/09 04:55:49    187s] #Voltage range [0.000 - 0.900] has 842 nets.
[11/09 04:55:49    187s] #Voltage range [0.000 - 0.000] has 2 nets.
[11/09 04:55:49    187s] #Voltage range [0.900 - 0.900] has 1 net.
[11/09 04:55:49    187s] ### Time Record (Cell Pin Access) is installed.
[11/09 04:56:11    193s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 04:56:11    193s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/09 04:56:11    193s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:56:11    193s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:56:11    193s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:56:11    193s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:56:11    193s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:56:11    193s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/09 04:56:11    193s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/09 04:56:11    193s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/09 04:56:11    193s] #Monitoring time of adding inner blkg by smac
[11/09 04:56:11    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.81 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #Regenerating Ggrids automatically.
[11/09 04:56:11    193s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/09 04:56:11    193s] #Using automatically generated G-grids.
[11/09 04:56:11    193s] #Done routing data preparation.
[11/09 04:56:11    193s] #cpu time = 00:00:06, elapsed time = 00:00:22, memory = 1028.50 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #Found 0 nets for post-route si or timing fixing.
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Finished routing data preparation on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Cpu time = 00:00:06
[11/09 04:56:11    193s] #Elapsed time = 00:00:22
[11/09 04:56:11    193s] #Increased memory = 5.63 (MB)
[11/09 04:56:11    193s] #Total memory = 1028.53 (MB)
[11/09 04:56:11    193s] #Peak memory = 1145.05 (MB)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### Time Record (Data Preparation) is uninstalled.
[11/09 04:56:11    193s] ### Time Record (Global Routing) is installed.
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Start global routing on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Start global routing initialization on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Number of eco nets is 2
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Start global routing data preparation on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### build_merged_routing_blockage_rect_list starts on Sun Nov  9 04:56:11 2025 with memory = 1028.64 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] #Start routing resource analysis on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### init_is_bin_blocked starts on Sun Nov  9 04:56:11 2025 with memory = 1028.64 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Nov  9 04:56:11 2025 with memory = 1028.64 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### adjust_flow_cap starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### adjust_partial_route_blockage starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### set_via_blocked starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### copy_flow starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] #Routing resource analysis is done on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### report_flow_cap starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #  Resource Analysis:
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 04:56:11    193s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 04:56:11    193s] #  --------------------------------------------------------------
[11/09 04:56:11    193s] #  Metal1         H         430           0         841    64.92%
[11/09 04:56:11    193s] #  Metal2         V         438           0         841     0.00%
[11/09 04:56:11    193s] #  Metal3         H         430           0         841     0.00%
[11/09 04:56:11    193s] #  Metal4         V         438           0         841     0.00%
[11/09 04:56:11    193s] #  Metal5         H         430           0         841     0.00%
[11/09 04:56:11    193s] #  Metal6         V         438           0         841     0.00%
[11/09 04:56:11    193s] #  Metal7         H         430           0         841     0.00%
[11/09 04:56:11    193s] #  Metal8         V         145           0         841     9.63%
[11/09 04:56:11    193s] #  Metal9         H         143           0         841    14.98%
[11/09 04:56:11    193s] #  --------------------------------------------------------------
[11/09 04:56:11    193s] #  Total                   3322       0.00%        7569     9.95%
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #  3 nets (0.36%) with 1 preferred extra spacing.
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### analyze_m2_tracks starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### report_initial_resource starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### mark_pg_pins_accessibility starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### set_net_region starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Global routing data preparation is done on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### prepare_level starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### init level 1 starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### Level 1 hgrid = 29 X 29
[11/09 04:56:11    193s] ### prepare_level_flow starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Global routing initialization is done on Sun Nov  9 04:56:11 2025
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #start global routing iteration 1...
[11/09 04:56:11    193s] ### init_flow_edge starts on Sun Nov  9 04:56:11 2025 with memory = 1028.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### routing at level 1 (topmost level) iter 0
[11/09 04:56:11    193s] ### measure_qor starts on Sun Nov  9 04:56:11 2025 with memory = 1032.45 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### measure_congestion starts on Sun Nov  9 04:56:11 2025 with memory = 1032.45 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.41 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #start global routing iteration 2...
[11/09 04:56:11    193s] ### routing at level 1 (topmost level) iter 1
[11/09 04:56:11    193s] ### measure_qor starts on Sun Nov  9 04:56:11 2025 with memory = 1032.41 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### measure_congestion starts on Sun Nov  9 04:56:11 2025 with memory = 1032.41 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:11    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.41 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] ### route_end starts on Sun Nov  9 04:56:11 2025 with memory = 1032.41 (MB), peak = 1145.05 (MB)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[11/09 04:56:11    193s] #Total number of routable nets = 824.
[11/09 04:56:11    193s] #Total number of nets in the design = 845.
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #823 routable nets have only global wires.
[11/09 04:56:11    193s] #1 routable net has only detail routed wires.
[11/09 04:56:11    193s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 04:56:11    193s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Routed nets constraints summary:
[11/09 04:56:11    193s] #------------------------------------------------
[11/09 04:56:11    193s] #        Rules   Pref Extra Space   Unconstrained  
[11/09 04:56:11    193s] #------------------------------------------------
[11/09 04:56:11    193s] #      Default                  2             821  
[11/09 04:56:11    193s] #------------------------------------------------
[11/09 04:56:11    193s] #        Total                  2             821  
[11/09 04:56:11    193s] #------------------------------------------------
[11/09 04:56:11    193s] #
[11/09 04:56:11    193s] #Routing constraints summary of the whole design:
[11/09 04:56:11    193s] #------------------------------------------------
[11/09 04:56:12    193s] #        Rules   Pref Extra Space   Unconstrained  
[11/09 04:56:12    193s] #------------------------------------------------
[11/09 04:56:12    193s] #      Default                  3             821  
[11/09 04:56:12    193s] #------------------------------------------------
[11/09 04:56:12    193s] #        Total                  3             821  
[11/09 04:56:12    193s] #------------------------------------------------
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] ### cal_base_flow starts on Sun Nov  9 04:56:12 2025 with memory = 1032.43 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### init_flow_edge starts on Sun Nov  9 04:56:12 2025 with memory = 1032.43 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### cal_flow starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### report_overcon starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #                 OverCon          
[11/09 04:56:12    193s] #                  #Gcell    %Gcell
[11/09 04:56:12    193s] #     Layer           (1)   OverCon  Flow/Cap
[11/09 04:56:12    193s] #  ----------------------------------------------
[11/09 04:56:12    193s] #  Metal1        0(0.00%)   (0.00%)     0.47  
[11/09 04:56:12    193s] #  Metal2        0(0.00%)   (0.00%)     0.39  
[11/09 04:56:12    193s] #  Metal3        0(0.00%)   (0.00%)     0.32  
[11/09 04:56:12    193s] #  Metal4        0(0.00%)   (0.00%)     0.15  
[11/09 04:56:12    193s] #  Metal5        0(0.00%)   (0.00%)     0.11  
[11/09 04:56:12    193s] #  Metal6        0(0.00%)   (0.00%)     0.13  
[11/09 04:56:12    193s] #  Metal7        0(0.00%)   (0.00%)     0.18  
[11/09 04:56:12    193s] #  Metal8        0(0.00%)   (0.00%)     0.32  
[11/09 04:56:12    193s] #  Metal9        0(0.00%)   (0.00%)     0.17  
[11/09 04:56:12    193s] #  ----------------------------------------------
[11/09 04:56:12    193s] #     Total      0(0.00%)   (0.00%)
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 04:56:12    193s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### cal_base_flow starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### init_flow_edge starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### cal_flow starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### export_cong_map starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### PDZT_Export::export_cong_map starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### import_cong_map starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] #Hotspot report including placement blocked areas
[11/09 04:56:12    193s] OPERPROF: Starting HotSpotCal at level 1, MEM:1456.0M
[11/09 04:56:12    193s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 04:56:12    193s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/09 04:56:12    193s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 04:56:12    193s] [hotspot] |   Metal1(H)    |             71.00 |             71.00 |    10.37    20.80   114.77   104.33 |
[11/09 04:56:12    193s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 04:56:12    193s] [hotspot] |   Metal9(H)    |             10.00 |             10.00 |   125.20    10.37   127.09   114.77 |
[11/09 04:56:12    193s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 04:56:12    193s] [hotspot] |      worst     | (Metal1)    71.00 | (Metal1)    71.00 |                                     |
[11/09 04:56:12    193s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 04:56:12    193s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/09 04:56:12    193s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 04:56:12    193s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:56:12    193s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/09 04:56:12    193s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 04:56:12    193s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1456.0M
[11/09 04:56:12    193s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### update starts on Sun Nov  9 04:56:12 2025 with memory = 1032.84 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] #Complete Global Routing.
[11/09 04:56:12    193s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:12    193s] #Total wire length = 14525 um.
[11/09 04:56:12    193s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal1 = 75 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal2 = 6292 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal3 = 6913 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal4 = 1196 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal5 = 50 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:12    193s] #Total number of vias = 5112
[11/09 04:56:12    193s] #Up-Via Summary (total 5112):
[11/09 04:56:12    193s] #           
[11/09 04:56:12    193s] #-----------------------
[11/09 04:56:12    193s] # Metal1           2999
[11/09 04:56:12    193s] # Metal2           1867
[11/09 04:56:12    193s] # Metal3            238
[11/09 04:56:12    193s] # Metal4              8
[11/09 04:56:12    193s] #-----------------------
[11/09 04:56:12    193s] #                  5112 
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] ### update cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### report_overcon starts on Sun Nov  9 04:56:12 2025 with memory = 1033.26 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### report_overcon starts on Sun Nov  9 04:56:12 2025 with memory = 1033.26 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] #Max overcon = 0 track.
[11/09 04:56:12    193s] #Total overcon = 0.00%.
[11/09 04:56:12    193s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 04:56:12    193s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### global_route design signature (25): route=1550173528 net_attr=1890232978
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #Global routing statistics:
[11/09 04:56:12    193s] #Cpu time = 00:00:00
[11/09 04:56:12    193s] #Elapsed time = 00:00:00
[11/09 04:56:12    193s] #Increased memory = 4.28 (MB)
[11/09 04:56:12    193s] #Total memory = 1032.80 (MB)
[11/09 04:56:12    193s] #Peak memory = 1145.05 (MB)
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #Finished global routing on Sun Nov  9 04:56:12 2025
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] ### Time Record (Global Routing) is uninstalled.
[11/09 04:56:12    193s] ### Time Record (Data Preparation) is installed.
[11/09 04:56:12    193s] ### Time Record (Data Preparation) is uninstalled.
[11/09 04:56:12    193s] ### track-assign external-init starts on Sun Nov  9 04:56:12 2025 with memory = 1032.81 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### Time Record (Track Assignment) is installed.
[11/09 04:56:12    193s] ### Time Record (Track Assignment) is uninstalled.
[11/09 04:56:12    193s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### track-assign engine-init starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] ### Time Record (Track Assignment) is installed.
[11/09 04:56:12    193s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### track-assign core-engine starts on Sun Nov  9 04:56:12 2025 with memory = 1032.82 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] #Start Track Assignment.
[11/09 04:56:12    193s] #Done with 1193 horizontal wires in 1 hboxes and 1236 vertical wires in 1 hboxes.
[11/09 04:56:12    193s] #Done with 263 horizontal wires in 1 hboxes and 310 vertical wires in 1 hboxes.
[11/09 04:56:12    193s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #Track assignment summary:
[11/09 04:56:12    193s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/09 04:56:12    193s] #------------------------------------------------------------------------
[11/09 04:56:12    193s] # Metal1        82.20 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal2      6207.17 	  0.08%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal3      6284.13 	  0.14%  	  0.00% 	  0.01%
[11/09 04:56:12    193s] # Metal4       564.28 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal5        13.48 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 04:56:12    193s] #------------------------------------------------------------------------
[11/09 04:56:12    193s] # All       13151.26  	  0.11% 	  0.00% 	  0.00%
[11/09 04:56:12    193s] #Complete Track Assignment.
[11/09 04:56:12    193s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:12    193s] #Total wire length = 15840 um.
[11/09 04:56:12    193s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal1 = 876 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal2 = 6210 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal3 = 7472 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal4 = 1228 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal5 = 54 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:12    193s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:12    193s] #Total number of vias = 5112
[11/09 04:56:12    193s] #Up-Via Summary (total 5112):
[11/09 04:56:12    193s] #           
[11/09 04:56:12    193s] #-----------------------
[11/09 04:56:12    193s] # Metal1           2999
[11/09 04:56:12    193s] # Metal2           1867
[11/09 04:56:12    193s] # Metal3            238
[11/09 04:56:12    193s] # Metal4              8
[11/09 04:56:12    193s] #-----------------------
[11/09 04:56:12    193s] #                  5112 
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] ### track_assign design signature (28): route=255949474
[11/09 04:56:12    193s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:12    193s] ### Time Record (Track Assignment) is uninstalled.
[11/09 04:56:12    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.84 (MB), peak = 1145.05 (MB)
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #number of short segments in preferred routing layers
[11/09 04:56:12    193s] #	Metal3    Total 
[11/09 04:56:12    193s] #	43        43        
[11/09 04:56:12    193s] #
[11/09 04:56:12    193s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/09 04:56:12    193s] #Cpu time = 00:00:06
[11/09 04:56:12    193s] #Elapsed time = 00:00:23
[11/09 04:56:12    193s] #Increased memory = 9.95 (MB)
[11/09 04:56:12    193s] #Total memory = 1032.84 (MB)
[11/09 04:56:12    193s] #Peak memory = 1145.05 (MB)
[11/09 04:56:12    193s] ### Time Record (Detail Routing) is installed.
[11/09 04:56:12    193s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 10080 ( 5.04000 um)
[11/09 04:56:12    194s] #
[11/09 04:56:12    194s] #Start Detail Routing..
[11/09 04:56:12    194s] #start initial detail routing ...
[11/09 04:56:12    194s] ### Design has 0 dirty nets, 1213 dirty-areas)
[11/09 04:56:31    204s] #   number of violations = 4
[11/09 04:56:31    204s] #
[11/09 04:56:31    204s] #    By Layer and Type :
[11/09 04:56:31    204s] #	         MetSpc    Short   Totals
[11/09 04:56:31    204s] #	Metal1        1        0        1
[11/09 04:56:31    204s] #	Metal2        1        2        3
[11/09 04:56:31    204s] #	Totals        2        2        4
[11/09 04:56:31    204s] #286 out of 736 instances (38.9%) need to be verified(marked ipoed), dirty area = 38.3%.
[11/09 04:56:32    205s] #   number of violations = 4
[11/09 04:56:32    205s] #
[11/09 04:56:32    205s] #    By Layer and Type :
[11/09 04:56:32    205s] #	         MetSpc    Short   Totals
[11/09 04:56:32    205s] #	Metal1        1        0        1
[11/09 04:56:32    205s] #	Metal2        1        2        3
[11/09 04:56:32    205s] #	Totals        2        2        4
[11/09 04:56:32    205s] #cpu time = 00:00:12, elapsed time = 00:00:20, memory = 1039.55 (MB), peak = 1145.05 (MB)
[11/09 04:56:32    205s] #start 1st optimization iteration ...
[11/09 04:56:32    205s] #   number of violations = 3
[11/09 04:56:32    205s] #
[11/09 04:56:32    205s] #    By Layer and Type :
[11/09 04:56:32    205s] #	         MetSpc   Totals
[11/09 04:56:32    205s] #	Metal1        0        0
[11/09 04:56:32    205s] #	Metal2        3        3
[11/09 04:56:32    205s] #	Totals        3        3
[11/09 04:56:32    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.34 (MB), peak = 1145.05 (MB)
[11/09 04:56:32    205s] #start 2nd optimization iteration ...
[11/09 04:56:32    205s] #   number of violations = 2
[11/09 04:56:32    205s] #
[11/09 04:56:32    205s] #    By Layer and Type :
[11/09 04:56:32    205s] #	         MetSpc    Short   Totals
[11/09 04:56:32    205s] #	Metal1        0        0        0
[11/09 04:56:32    205s] #	Metal2        1        1        2
[11/09 04:56:32    205s] #	Totals        1        1        2
[11/09 04:56:32    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.89 (MB), peak = 1145.05 (MB)
[11/09 04:56:32    206s] #start 3rd optimization iteration ...
[11/09 04:56:32    206s] #   number of violations = 0
[11/09 04:56:32    206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.51 (MB), peak = 1145.05 (MB)
[11/09 04:56:32    206s] #Complete Detail Routing.
[11/09 04:56:32    206s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:32    206s] #Total wire length = 16489 um.
[11/09 04:56:32    206s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal1 = 678 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal2 = 6890 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal3 = 7000 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal4 = 1849 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal5 = 72 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:32    206s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:32    206s] #Total number of vias = 5765
[11/09 04:56:32    206s] #Up-Via Summary (total 5765):
[11/09 04:56:32    206s] #           
[11/09 04:56:32    206s] #-----------------------
[11/09 04:56:32    206s] # Metal1           3062
[11/09 04:56:32    206s] # Metal2           2277
[11/09 04:56:32    206s] # Metal3            416
[11/09 04:56:32    206s] # Metal4             10
[11/09 04:56:32    206s] #-----------------------
[11/09 04:56:32    206s] #                  5765 
[11/09 04:56:32    206s] #
[11/09 04:56:32    206s] #Total number of DRC violations = 0
[11/09 04:56:32    206s] ### Time Record (Detail Routing) is uninstalled.
[11/09 04:56:32    206s] #Cpu time = 00:00:12
[11/09 04:56:32    206s] #Elapsed time = 00:00:21
[11/09 04:56:32    206s] #Increased memory = 6.75 (MB)
[11/09 04:56:32    206s] #Total memory = 1039.59 (MB)
[11/09 04:56:32    206s] #Peak memory = 1145.05 (MB)
[11/09 04:56:32    206s] ### Time Record (Antenna Fixing) is installed.
[11/09 04:56:32    206s] #
[11/09 04:56:32    206s] #start routing for process antenna violation fix ...
[11/09 04:56:32    206s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 10080 ( 5.04000 um)
[11/09 04:56:33    206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.55 (MB), peak = 1145.05 (MB)
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:33    206s] #Total wire length = 16489 um.
[11/09 04:56:33    206s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal1 = 678 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal2 = 6890 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal3 = 7000 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal4 = 1849 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal5 = 72 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:33    206s] #Total number of vias = 5765
[11/09 04:56:33    206s] #Up-Via Summary (total 5765):
[11/09 04:56:33    206s] #           
[11/09 04:56:33    206s] #-----------------------
[11/09 04:56:33    206s] # Metal1           3062
[11/09 04:56:33    206s] # Metal2           2277
[11/09 04:56:33    206s] # Metal3            416
[11/09 04:56:33    206s] # Metal4             10
[11/09 04:56:33    206s] #-----------------------
[11/09 04:56:33    206s] #                  5765 
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #Total number of DRC violations = 0
[11/09 04:56:33    206s] #Total number of process antenna violations = 0
[11/09 04:56:33    206s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:33    206s] #Total wire length = 16489 um.
[11/09 04:56:33    206s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal1 = 678 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal2 = 6890 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal3 = 7000 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal4 = 1849 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal5 = 72 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:33    206s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:33    206s] #Total number of vias = 5765
[11/09 04:56:33    206s] #Up-Via Summary (total 5765):
[11/09 04:56:33    206s] #           
[11/09 04:56:33    206s] #-----------------------
[11/09 04:56:33    206s] # Metal1           3062
[11/09 04:56:33    206s] # Metal2           2277
[11/09 04:56:33    206s] # Metal3            416
[11/09 04:56:33    206s] # Metal4             10
[11/09 04:56:33    206s] #-----------------------
[11/09 04:56:33    206s] #                  5765 
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #Total number of DRC violations = 0
[11/09 04:56:33    206s] #Total number of process antenna violations = 0
[11/09 04:56:33    206s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] ### Time Record (Antenna Fixing) is uninstalled.
[11/09 04:56:33    206s] ### Time Record (Post Route Wire Spreading) is installed.
[11/09 04:56:33    206s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 10080 ( 5.04000 um)
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #Start Post Route wire spreading..
[11/09 04:56:33    206s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 10080 ( 5.04000 um)
[11/09 04:56:33    206s] #
[11/09 04:56:33    206s] #Start DRC checking..
[11/09 04:56:35    207s] #   number of violations = 0
[11/09 04:56:35    207s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1040.90 (MB), peak = 1145.05 (MB)
[11/09 04:56:35    207s] #CELL_VIEW collision_avoidance_car,init has no DRC violation.
[11/09 04:56:35    207s] #Total number of DRC violations = 0
[11/09 04:56:35    207s] #Total number of process antenna violations = 0
[11/09 04:56:35    207s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] #Start data preparation for wire spreading...
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] #Data preparation is done on Sun Nov  9 04:56:35 2025
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] ### track-assign engine-init starts on Sun Nov  9 04:56:35 2025 with memory = 1040.90 (MB), peak = 1145.05 (MB)
[11/09 04:56:35    207s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] #Start Post Route Wire Spread.
[11/09 04:56:35    207s] #Done with 161 horizontal wires in 2 hboxes and 141 vertical wires in 2 hboxes.
[11/09 04:56:35    207s] #Complete Post Route Wire Spread.
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:35    207s] #Total wire length = 16624 um.
[11/09 04:56:35    207s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal1 = 678 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal2 = 6939 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal3 = 7076 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal4 = 1860 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal5 = 72 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:35    207s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:35    207s] #Total number of vias = 5765
[11/09 04:56:35    207s] #Up-Via Summary (total 5765):
[11/09 04:56:35    207s] #           
[11/09 04:56:35    207s] #-----------------------
[11/09 04:56:35    207s] # Metal1           3062
[11/09 04:56:35    207s] # Metal2           2277
[11/09 04:56:35    207s] # Metal3            416
[11/09 04:56:35    207s] # Metal4             10
[11/09 04:56:35    207s] #-----------------------
[11/09 04:56:35    207s] #                  5765 
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 10080 ( 5.04000 um)
[11/09 04:56:35    207s] #
[11/09 04:56:35    207s] #Start DRC checking..
[11/09 04:56:43    211s] #   number of violations = 0
[11/09 04:56:43    211s] #cpu time = 00:00:04, elapsed time = 00:00:09, memory = 1039.27 (MB), peak = 1145.05 (MB)
[11/09 04:56:43    211s] #CELL_VIEW collision_avoidance_car,init has no DRC violation.
[11/09 04:56:43    211s] #Total number of DRC violations = 0
[11/09 04:56:43    211s] #Total number of process antenna violations = 0
[11/09 04:56:43    211s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/09 04:56:43    211s] #   number of violations = 0
[11/09 04:56:43    211s] #cpu time = 00:00:04, elapsed time = 00:00:09, memory = 1039.27 (MB), peak = 1145.05 (MB)
[11/09 04:56:43    211s] #CELL_VIEW collision_avoidance_car,init has no DRC violation.
[11/09 04:56:43    211s] #Total number of DRC violations = 0
[11/09 04:56:43    211s] #Total number of process antenna violations = 0
[11/09 04:56:43    211s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/09 04:56:43    211s] #Post Route wire spread is done.
[11/09 04:56:43    211s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/09 04:56:43    211s] #Total number of nets with non-default rule or having extra spacing = 3
[11/09 04:56:43    211s] #Total wire length = 16624 um.
[11/09 04:56:43    211s] #Total half perimeter of net bounding box = 13739 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal1 = 678 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal2 = 6939 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal3 = 7076 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal4 = 1860 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal5 = 72 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 04:56:43    211s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 04:56:43    211s] #Total number of vias = 5765
[11/09 04:56:43    211s] #Up-Via Summary (total 5765):
[11/09 04:56:43    211s] #           
[11/09 04:56:43    211s] #-----------------------
[11/09 04:56:43    211s] # Metal1           3062
[11/09 04:56:43    211s] # Metal2           2277
[11/09 04:56:43    211s] # Metal3            416
[11/09 04:56:43    211s] # Metal4             10
[11/09 04:56:43    211s] #-----------------------
[11/09 04:56:43    211s] #                  5765 
[11/09 04:56:43    211s] #
[11/09 04:56:43    211s] #detailRoute Statistics:
[11/09 04:56:43    211s] #Cpu time = 00:00:18
[11/09 04:56:43    211s] #Elapsed time = 00:00:31
[11/09 04:56:43    211s] #Increased memory = 4.50 (MB)
[11/09 04:56:43    211s] #Total memory = 1037.34 (MB)
[11/09 04:56:43    211s] #Peak memory = 1145.05 (MB)
[11/09 04:56:43    211s] ### global_detail_route design signature (57): route=24445987 flt_obj=0 vio=1905142130 shield_wire=1
[11/09 04:56:43    211s] ### Time Record (DB Export) is installed.
[11/09 04:56:43    211s] ### export design design signature (58): route=24445987 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=800544244 dirty_area=0, del_dirty_area=0 cell=1430501403 placement=1761051735 pin_access=1491123191
[11/09 04:56:43    211s] ### Time Record (DB Export) is uninstalled.
[11/09 04:56:43    211s] ### Time Record (Post Callback) is installed.
[11/09 04:56:43    211s] ### Time Record (Post Callback) is uninstalled.
[11/09 04:56:43    211s] #
[11/09 04:56:43    211s] #globalDetailRoute statistics:
[11/09 04:56:43    211s] #Cpu time = 00:00:25
[11/09 04:56:43    211s] #Elapsed time = 00:00:55
[11/09 04:56:43    211s] #Increased memory = -18.59 (MB)
[11/09 04:56:43    211s] #Total memory = 1034.67 (MB)
[11/09 04:56:43    211s] #Peak memory = 1145.05 (MB)
[11/09 04:56:43    211s] #Number of warnings = 22
[11/09 04:56:43    211s] #Total number of warnings = 58
[11/09 04:56:43    211s] #Number of fails = 0
[11/09 04:56:43    211s] #Total number of fails = 0
[11/09 04:56:43    211s] #Complete globalDetailRoute on Sun Nov  9 04:56:43 2025
[11/09 04:56:43    211s] #
[11/09 04:56:43    211s] ### import design signature (59): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1491123191
[11/09 04:56:43    211s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 04:56:43    211s] % End globalDetailRoute (date=11/09 04:56:43, total cpu=0:00:24.8, real=0:00:55.0, peak res=1055.5M, current mem=1034.5M)
[11/09 04:56:43    211s] #Default setup view is reset to view1.
[11/09 04:56:43    211s] #Default setup view is reset to view1.
[11/09 04:56:43    211s] #routeDesign: cpu time = 00:00:25, elapsed time = 00:00:55, memory = 1029.97 (MB), peak = 1145.05 (MB)
[11/09 04:56:43    211s] 
[11/09 04:56:43    211s] *** Summary of all messages that are not suppressed in this session:
[11/09 04:56:43    211s] Severity  ID               Count  Summary                                  
[11/09 04:56:43    211s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[11/09 04:56:43    211s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/09 04:56:43    211s] WARNING   IMPESI-3014         71  The RC network is incomplete for net %s....
[11/09 04:56:43    211s] *** Message Summary: 73 warning(s), 0 error(s)
[11/09 04:56:43    211s] 
[11/09 04:56:43    211s] ### Time Record (routeDesign) is uninstalled.
[11/09 04:56:43    211s] ### 
[11/09 04:56:43    211s] ###   Scalability Statistics
[11/09 04:56:43    211s] ### 
[11/09 04:56:43    211s] ### --------------------------------+----------------+----------------+----------------+
[11/09 04:56:43    211s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/09 04:56:43    211s] ### --------------------------------+----------------+----------------+----------------+
[11/09 04:56:43    211s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:43    211s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   Cell Pin Access               |        00:00:06|        00:00:22|             0.3|
[11/09 04:56:44    211s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   Detail Routing                |        00:00:12|        00:00:21|             0.6|
[11/09 04:56:44    211s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[11/09 04:56:44    211s] ###   Post Route Wire Spreading     |        00:00:05|        00:00:10|             0.5|
[11/09 04:56:44    211s] ###   Entire Command                |        00:00:25|        00:00:55|             0.5|
[11/09 04:56:44    211s] ### --------------------------------+----------------+----------------+----------------+
[11/09 04:56:44    211s] ### 
[11/09 04:56:44    211s] #% End routeDesign (date=11/09 04:56:44, total cpu=0:00:25.0, real=0:00:56.0, peak res=1055.5M, current mem=1030.0M)
[11/09 04:56:44    211s] <CMD> saveDesign ./db/07_routed
[11/09 04:56:44    211s] #% Begin save design ... (date=11/09 04:56:44, mem=1030.0M)
[11/09 04:56:44    211s] % Begin Save ccopt configuration ... (date=11/09 04:56:44, mem=1030.0M)
[11/09 04:56:44    211s] % End Save ccopt configuration ... (date=11/09 04:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.1M, current mem=1030.1M)
[11/09 04:56:44    211s] % Begin Save netlist data ... (date=11/09 04:56:44, mem=1030.1M)
[11/09 04:56:44    211s] Writing Binary DB to ./db/07_routed.dat.tmp/collision_avoidance_car.v.bin in single-threaded mode...
[11/09 04:56:44    211s] % End Save netlist data ... (date=11/09 04:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.1M, current mem=1030.1M)
[11/09 04:56:44    211s] Saving symbol-table file ...
[11/09 04:56:44    211s] Saving congestion map file ./db/07_routed.dat.tmp/collision_avoidance_car.route.congmap.gz ...
[11/09 04:56:44    211s] % Begin Save AAE data ... (date=11/09 04:56:44, mem=1030.4M)
[11/09 04:56:44    211s] Saving AAE Data ...
[11/09 04:56:44    211s] AAE DB initialization (MEM=1452.98 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 04:56:44    211s] % End Save AAE data ... (date=11/09 04:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.9M, current mem=1030.9M)
[11/09 04:56:44    211s] Saving preference file ./db/07_routed.dat.tmp/gui.pref.tcl ...
[11/09 04:56:44    211s] Saving mode setting ...
[11/09 04:56:44    211s] Saving global file ...
[11/09 04:56:44    211s] % Begin Save floorplan data ... (date=11/09 04:56:44, mem=1031.3M)
[11/09 04:56:44    211s] Saving floorplan file ...
[11/09 04:56:45    211s] % End Save floorplan data ... (date=11/09 04:56:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=1031.3M, current mem=1031.3M)
[11/09 04:56:45    211s] Saving PG file ./db/07_routed.dat.tmp/collision_avoidance_car.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Nov  9 04:56:45 2025)
[11/09 04:56:45    211s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1453.5M) ***
[11/09 04:56:45    211s] Saving Drc markers ...
[11/09 04:56:45    211s] ... No Drc file written since there is no markers found.
[11/09 04:56:45    211s] % Begin Save placement data ... (date=11/09 04:56:45, mem=1031.3M)
[11/09 04:56:45    211s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 04:56:45    211s] Save Adaptive View Pruning View Names to Binary file
[11/09 04:56:45    211s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
[11/09 04:56:45    211s] % End Save placement data ... (date=11/09 04:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.3M, current mem=1031.3M)
[11/09 04:56:45    211s] % Begin Save routing data ... (date=11/09 04:56:45, mem=1031.3M)
[11/09 04:56:45    211s] Saving route file ...
[11/09 04:56:46    212s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1453.5M) ***
[11/09 04:56:46    212s] % End Save routing data ... (date=11/09 04:56:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1031.5M, current mem=1031.5M)
[11/09 04:56:46    212s] Saving property file ./db/07_routed.dat.tmp/collision_avoidance_car.prop
[11/09 04:56:46    212s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
[11/09 04:56:46    212s] #Saving pin access data to file ./db/07_routed.dat.tmp/collision_avoidance_car.apa ...
[11/09 04:56:46    212s] #
[11/09 04:56:46    212s] % Begin Save power constraints data ... (date=11/09 04:56:46, mem=1031.5M)
[11/09 04:56:46    212s] % End Save power constraints data ... (date=11/09 04:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.5M, current mem=1031.5M)
[11/09 04:56:49    214s] Generated self-contained design 07_routed.dat.tmp
[11/09 04:56:49    214s] #% End save design ... (date=11/09 04:56:49, total cpu=0:00:03.1, real=0:00:05.0, peak res=1031.5M, current mem=1029.7M)
[11/09 04:56:49    214s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 04:56:49    214s] 
[11/09 04:56:49    214s] <CMD> report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_routing/timing_setup_post_routing.rpt
[11/09 04:56:49    214s] #################################################################################
[11/09 04:56:49    214s] # Design Stage: PostRoute
[11/09 04:56:49    214s] # Design Name: collision_avoidance_car
[11/09 04:56:49    214s] # Design Mode: 90nm
[11/09 04:56:49    214s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:56:49    214s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:56:49    214s] # Signoff Settings: SI Off 
[11/09 04:56:49    214s] #################################################################################
[11/09 04:56:49    214s] Extraction called for design 'collision_avoidance_car' of instances=736 and nets=845 using extraction engine 'preRoute' .
[11/09 04:56:49    214s] PreRoute RC Extraction called for design collision_avoidance_car.
[11/09 04:56:49    214s] RC Extraction called in multi-corner(1) mode.
[11/09 04:56:49    214s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/09 04:56:49    214s] Type 'man IMPEXT-6197' for more detail.
[11/09 04:56:49    214s] RCMode: PreRoute
[11/09 04:56:49    214s]       RC Corner Indexes            0   
[11/09 04:56:49    214s] Capacitance Scaling Factor   : 1.00000 
[11/09 04:56:49    214s] Resistance Scaling Factor    : 1.00000 
[11/09 04:56:49    214s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 04:56:49    214s] Clock Res. Scaling Factor    : 1.00000 
[11/09 04:56:49    214s] Shrink Factor                : 1.00000
[11/09 04:56:49    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 04:56:49    214s] LayerId::1 widthSet size::1
[11/09 04:56:49    214s] LayerId::2 widthSet size::1
[11/09 04:56:49    214s] LayerId::3 widthSet size::1
[11/09 04:56:49    214s] LayerId::4 widthSet size::1
[11/09 04:56:49    214s] LayerId::5 widthSet size::1
[11/09 04:56:49    214s] LayerId::6 widthSet size::1
[11/09 04:56:49    214s] LayerId::7 widthSet size::1
[11/09 04:56:49    214s] LayerId::8 widthSet size::1
[11/09 04:56:49    214s] LayerId::9 widthSet size::1
[11/09 04:56:49    214s] Updating RC grid for preRoute extraction ...
[11/09 04:56:49    214s] Initializing multi-corner resistance tables ...
[11/09 04:56:49    214s] **Info: Trial Route has Max Route Layer 15/9.
[11/09 04:56:49    214s] {RT default_rc_corner 0 9 9 {8 0} 1}
[11/09 04:56:49    214s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.078166 ; aWlH: 0.000000 ; Pmax: 0.809000 ; wcR: 0.700000 ; newSi: 0.095200 ; pMod: 80 ; 
[11/09 04:56:49    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1451.520M)
[11/09 04:56:49    214s] Calculate delays in Single mode...
[11/09 04:56:49    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 1458.3M, InitMEM = 1458.3M)
[11/09 04:56:49    214s] Start delay calculation (fullDC) (1 T). (MEM=1458.3)
[11/09 04:56:49    215s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 04:56:49    215s] Start AAE Lib Loading. (MEM=1475.51)
[11/09 04:56:49    215s] End AAE Lib Loading. (MEM=1485.05 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 04:56:49    215s] End AAE Lib Interpolated Model. (MEM=1485.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:56:49    215s] First Iteration Infinite Tw... 
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] Total number of fetched objects 824
[11/09 04:56:50    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:56:50    216s] End delay calculation. (MEM=1531.29 CPU=0:00:00.8 REAL=0:00:01.0)
[11/09 04:56:50    216s] End delay calculation (fullDC). (MEM=1504.21 CPU=0:00:01.3 REAL=0:00:01.0)
[11/09 04:56:50    216s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1504.2M) ***
[11/09 04:56:50    216s] <CMD> report_timing -max_paths 100 -early -view {view1} > $rpt_dir_post_routing/timing_hold_post_routing.rpt
[11/09 04:56:50    216s] #################################################################################
[11/09 04:56:50    216s] # Design Stage: PostRoute
[11/09 04:56:50    216s] # Design Name: collision_avoidance_car
[11/09 04:56:50    216s] # Design Mode: 90nm
[11/09 04:56:50    216s] # Analysis Mode: MMMC Non-OCV 
[11/09 04:56:50    216s] # Parasitics Mode: No SPEF/RCDB
[11/09 04:56:50    216s] # Signoff Settings: SI Off 
[11/09 04:56:50    216s] #################################################################################
[11/09 04:56:50    216s] Calculate delays in Single mode...
[11/09 04:56:50    216s] Topological Sorting (REAL = 0:00:00.0, MEM = 1488.0M, InitMEM = 1488.0M)
[11/09 04:56:50    216s] Start delay calculation (fullDC) (1 T). (MEM=1488)
[11/09 04:56:50    216s] End AAE Lib Interpolated Model. (MEM=1504.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net distance_travelled_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net total_power_consumed_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] **WARN: (IMPESI-3014):	The RC network is incomplete for net current_speed_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[11/09 04:56:50    216s] Total number of fetched objects 824
[11/09 04:56:51    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 04:56:51    216s] End delay calculation. (MEM=1504.21 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:56:51    216s] End delay calculation (fullDC). (MEM=1504.21 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 04:56:51    216s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1504.2M) ***
[11/09 04:56:51    216s] <CMD> report_area -detail > ./reports/post_routing/area_post_routing.rpt
[11/09 04:56:51    216s] <CMD> report_power -outfile ./reports/post_routing/power_post_routing.rpt
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Power Analysis
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]              0V	    VSS
[11/09 04:56:51    216s]            0.9V	    VDD
[11/09 04:56:51    216s] Begin Processing Timing Library for Power Calculation
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Processing Timing Library for Power Calculation
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Processing Power Net/Grid for Power Calculation
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Processing Timing Window Data for Power Calculation
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Processing User Attributes
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Processing Signal Activity
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Power Computation
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]       ----------------------------------------------------------
[11/09 04:56:51    216s]       # of cell(s) missing both power/leakage table: 0
[11/09 04:56:51    216s]       # of cell(s) missing power table: 0
[11/09 04:56:51    216s]       # of cell(s) missing leakage table: 0
[11/09 04:56:51    216s]       # of MSMV cell(s) missing power_level: 0
[11/09 04:56:51    216s]       ----------------------------------------------------------
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Begin Processing User Attributes
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1072.09MB/2672.11MB/1116.98MB)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] *
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Total Power
[11/09 04:56:51    216s] -----------------------------------------------------------------------------------------
%
%
%
[11/09 04:56:51    216s] Total Power:                 0.92218593
[11/09 04:56:51    216s] -----------------------------------------------------------------------------------------
[11/09 04:56:51    216s] Processing average sequential pin duty cycle 
[11/09 04:56:51    216s] <CMD> reportWire > ./reports/post_routing/wire_post_routing.rpt
[11/09 04:56:51    216s] <CMD> reportRoute > ./reports/post_routing/route_post_routing.rpt
[11/09 04:56:51    216s] *** Statistics for net list collision_avoidance_car ***
[11/09 04:56:51    216s] Number of cells      = 736
[11/09 04:56:51    216s] Number of nets       = 824
[11/09 04:56:51    216s] Number of tri-nets   = 0
[11/09 04:56:51    216s] Number of degen nets = 0
[11/09 04:56:51    216s] Number of pins       = 3135
[11/09 04:56:51    216s] Number of i/os       = 93
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Number of nets with    2 terms = 392 (47.6%)
[11/09 04:56:51    216s] Number of nets with    3 terms = 205 (24.9%)
[11/09 04:56:51    216s] Number of nets with    4 terms = 132 (16.0%)
[11/09 04:56:51    216s] Number of nets with    5 terms = 51 (6.2%)
[11/09 04:56:51    216s] Number of nets with    6 terms = 5 (0.6%)
[11/09 04:56:51    216s] Number of nets with    7 terms = 3 (0.4%)
[11/09 04:56:51    216s] Number of nets with    8 terms = 4 (0.5%)
[11/09 04:56:51    216s] Number of nets with    9 terms = 5 (0.6%)
[11/09 04:56:51    216s] Number of nets with >=10 terms = 27 (3.3%)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] *** 67 Primitives used:
[11/09 04:56:51    216s] Primitive MXI2XL (6 insts)
[11/09 04:56:51    216s] Primitive NAND4XL (1 insts)
[11/09 04:56:51    216s] Primitive SDFFRHQX8 (71 insts)
[11/09 04:56:51    216s] Primitive DLY1X1 (3 insts)
[11/09 04:56:51    216s] Primitive OAI2BB1XL (1 insts)
[11/09 04:56:51    216s] Primitive NOR3BXL (1 insts)
[11/09 04:56:51    216s] Primitive OR3X1 (2 insts)
[11/09 04:56:51    216s] Primitive AOI21XL (1 insts)
[11/09 04:56:51    216s] Primitive AOI22X1 (1 insts)
[11/09 04:56:51    216s] Primitive NOR2BXL (1 insts)
[11/09 04:56:51    216s] Primitive NOR2XL (48 insts)
[11/09 04:56:51    216s] Primitive INVX1 (16 insts)
[11/09 04:56:51    216s] Primitive SDFFSHQX1 (2 insts)
[11/09 04:56:51    216s] Primitive NOR4X1 (3 insts)
[11/09 04:56:51    216s] Primitive CLKBUFX4 (1 insts)
[11/09 04:56:51    216s] Primitive OR3XL (1 insts)
[11/09 04:56:51    216s] Primitive SDFFRXL (1 insts)
[11/09 04:56:51    216s] Primitive NOR4BX1 (2 insts)
[11/09 04:56:51    216s] Primitive NOR3X1 (11 insts)
[11/09 04:56:51    216s] Primitive AO21X1 (3 insts)
[11/09 04:56:51    216s] Primitive NAND3BX1 (5 insts)
[11/09 04:56:51    216s] Primitive ADDFXL (34 insts)
[11/09 04:56:51    216s] Primitive INVXL (13 insts)
[11/09 04:56:51    216s] Primitive NOR3BX1 (3 insts)
[11/09 04:56:51    216s] Primitive AOI21X1 (33 insts)
[11/09 04:56:51    216s] Primitive OAI32X1 (1 insts)
[11/09 04:56:51    216s] Primitive OAI21XL (2 insts)
[11/09 04:56:51    216s] Primitive OAI22X1 (4 insts)
[11/09 04:56:51    216s] Primitive NOR2BX1 (30 insts)
[11/09 04:56:51    216s] Primitive ADDHX1 (1 insts)
[11/09 04:56:51    216s] Primitive OA21XL (16 insts)
[11/09 04:56:51    216s] Primitive SDFFRHQX1 (115 insts)
[11/09 04:56:51    216s] Primitive NAND2XL (95 insts)
[11/09 04:56:51    216s] Primitive NAND3X1 (7 insts)
[11/09 04:56:51    216s] Primitive ADDFX1 (39 insts)
[11/09 04:56:51    216s] Primitive XNOR2XL (2 insts)
[11/09 04:56:51    216s] Primitive OAI211XL (1 insts)
[11/09 04:56:51    216s] Primitive NAND2BX1 (12 insts)
[11/09 04:56:51    216s] Primitive AOI211X1 (4 insts)
[11/09 04:56:51    216s] Primitive CLKINVX1 (41 insts)
[11/09 04:56:51    216s] Primitive OA21X1 (5 insts)
[11/09 04:56:51    216s] Primitive OAI31X1 (1 insts)
[11/09 04:56:51    216s] Primitive OAI221X1 (2 insts)
[11/09 04:56:51    216s] Primitive CLKBUFX16 (2 insts)
[11/09 04:56:51    216s] Primitive OAI21X1 (26 insts)
[11/09 04:56:51    216s] Primitive AOI222XL (1 insts)
[11/09 04:56:51    216s] Primitive CLKBUFX6 (2 insts)
[11/09 04:56:51    216s] Primitive CLKBUFX3 (2 insts)
[11/09 04:56:51    216s] Primitive OR4XL (1 insts)
[11/09 04:56:51    216s] Primitive DLY1X4 (1 insts)
[11/09 04:56:51    216s] Primitive XNOR2X1 (3 insts)
[11/09 04:56:51    216s] Primitive INVX4 (1 insts)
[11/09 04:56:51    216s] Primitive OAI211X1 (9 insts)
[11/09 04:56:51    216s] Primitive AOI33XL (1 insts)
[11/09 04:56:51    216s] Primitive AND2X1 (16 insts)
[11/09 04:56:51    216s] Primitive AOI2BB1X1 (4 insts)
[11/09 04:56:51    216s] Primitive OR2X1 (3 insts)
[11/09 04:56:51    216s] Primitive OAI222XL (1 insts)
[11/09 04:56:51    216s] Primitive CLKXOR2X1 (3 insts)
[11/09 04:56:51    216s] Primitive INVX12 (2 insts)
[11/09 04:56:51    216s] Primitive CLKBUFX12 (4 insts)
[11/09 04:56:51    216s] Primitive NAND4BXL (2 insts)
[11/09 04:56:51    216s] Primitive AOI2BB1XL (1 insts)
[11/09 04:56:51    216s] Primitive OR2XL (1 insts)
[11/09 04:56:51    216s] Primitive NAND3X2 (1 insts)
[11/09 04:56:51    216s] Primitive CLKBUFX2 (3 insts)
[11/09 04:56:51    216s] Primitive OAI2BB1X1 (4 insts)
[11/09 04:56:51    216s] ************
[11/09 04:56:51    216s] *** Net length and connection length statistics (cell collision_avoidance_car) ***
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Total net length = 1.291e+04 (6.650e+03 6.263e+03)
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Avg net length = 1.567e+01 (sigma = 1.993e+01)
[11/09 04:56:51    216s] Sqrt of avg square net length = 2.536e+01
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Avg connection length = 5.588e+00 (sigma = 4.842e+00)
[11/09 04:56:51    216s] Sqrt of avg square connection length = 7.393e+00
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Net and connection length distribution:
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] [length   range   ]      #net #connection
[11/09 04:56:51    216s] [0.00e+00 5.80e+00]:      156      413
[11/09 04:56:51    216s] [5.80e+00 1.16e+01]:      329      293
[11/09 04:56:51    216s] [1.16e+01 1.74e+01]:      155       77
[11/09 04:56:51    216s] [1.74e+01 2.32e+01]:       81       23
[11/09 04:56:51    216s] [2.32e+01 2.90e+01]:       28        9
[11/09 04:56:51    216s] [2.90e+01 3.48e+01]:       18        4
[11/09 04:56:51    216s] [3.48e+01 4.06e+01]:        8        1
[11/09 04:56:51    216s] [4.06e+01 4.64e+01]:       11        0
[11/09 04:56:51    216s] [4.64e+01 5.22e+01]:        4        0
[11/09 04:56:51    216s] [5.22e+01 5.80e+01]:        4        2
[11/09 04:56:51    216s] [5.80e+01 6.38e+01]:        6        1
[11/09 04:56:51    216s] [6.38e+01 6.96e+01]:        3        1
[11/09 04:56:51    216s] [7.54e+01 8.12e+01]:        1        0
[11/09 04:56:51    216s] [8.70e+01 9.28e+01]:        3        0
[11/09 04:56:51    216s] [9.28e+01 9.86e+01]:        4        0
[11/09 04:56:51    216s] [9.86e+01 1.04e+02]:        2        0
[11/09 04:56:51    216s] [1.04e+02 1.10e+02]:        2        0
[11/09 04:56:51    216s] [1.22e+02 1.28e+02]:        1        0
[11/09 04:56:51    216s] [1.28e+02 1.33e+02]:        1        0
[11/09 04:56:51    216s] [1.33e+02 1.39e+02]:        1        0
[11/09 04:56:51    216s] [1.39e+02 1.45e+02]:        1        0
[11/09 04:56:51    216s] [1.45e+02 1.51e+02]:        1        0
[11/09 04:56:51    216s] [1.57e+02 1.62e+02]:        4        0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Total number of long connections = 0
[11/09 04:56:51    216s] Io: nrCon=0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Total length: 1.663e+04um, number of vias: 5765
[11/09 04:56:51    216s] M1(H) length: 6.829e+02um, number of vias: 3062
[11/09 04:56:51    216s] M2(V) length: 6.943e+03um, number of vias: 2277
[11/09 04:56:51    216s] M3(H) length: 7.076e+03um, number of vias: 416
[11/09 04:56:51    216s] M4(V) length: 1.860e+03um, number of vias: 10
[11/09 04:56:51    216s] M5(H) length: 7.192e+01um, number of vias: 0
[11/09 04:56:51    216s] M6(V) length: 0.000e+00um, number of vias: 0
[11/09 04:56:51    216s] M7(H) length: 0.000e+00um, number of vias: 0
[11/09 04:56:51    216s] M8(V) length: 0.000e+00um, number of vias: 0
[11/09 04:56:51    216s] M9(H) length: 0.000e+00um
[11/09 04:56:51    216s] *** Report route (0:00:00.0 1504.2M) ***
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] <CMD> streamOut ./gds/cac_high_util.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[11/09 04:56:51    216s] Parse flat map file...
[11/09 04:56:51    216s] Writing GDSII file ...
[11/09 04:56:51    216s] 	****** db unit per micron = 2000 ******
[11/09 04:56:51    216s] 	****** output gds2 file unit per micron = 2000 ******
[11/09 04:56:51    216s] 	****** unit scaling factor = 1 ******
[11/09 04:56:51    216s] Output for instance
[11/09 04:56:51    216s] Output for bump
[11/09 04:56:51    216s] Output for physical terminals
[11/09 04:56:51    216s] Output for logical terminals
[11/09 04:56:51    216s] Output for regular nets
[11/09 04:56:51    216s] Output for special nets and metal fills
[11/09 04:56:51    216s] Output for via structure generation total number 32
[11/09 04:56:51    216s] Statistics for GDS generated (version 3)
[11/09 04:56:51    216s] ----------------------------------------
[11/09 04:56:51    216s] Stream Out Layer Mapping Information:
[11/09 04:56:51    216s] GDS Layer Number          GDS Layer Name
[11/09 04:56:51    216s] ----------------------------------------
[11/09 04:56:51    216s]     191                             COMP
[11/09 04:56:51    216s]     192                          DIEAREA
[11/09 04:56:51    216s]     181                           Metal9
[11/09 04:56:51    216s]     179                           Metal9
[11/09 04:56:51    216s]     178                           Metal9
[11/09 04:56:51    216s]     177                           Metal9
[11/09 04:56:51    216s]     176                           Metal9
[11/09 04:56:51    216s]     175                             Via8
[11/09 04:56:51    216s]     174                             Via8
[11/09 04:56:51    216s]     170                             Via8
[11/09 04:56:51    216s]     160                           Metal8
[11/09 04:56:51    216s]     158                           Metal8
[11/09 04:56:51    216s]     157                           Metal8
[11/09 04:56:51    216s]     156                           Metal8
[11/09 04:56:51    216s]     155                           Metal8
[11/09 04:56:51    216s]     154                             Via7
[11/09 04:56:51    216s]     153                             Via7
[11/09 04:56:51    216s]     149                             Via7
[11/09 04:56:51    216s]     139                           Metal7
[11/09 04:56:51    216s]     137                           Metal7
[11/09 04:56:51    216s]     136                           Metal7
[11/09 04:56:51    216s]     135                           Metal7
[11/09 04:56:51    216s]     134                           Metal7
[11/09 04:56:51    216s]     133                             Via6
[11/09 04:56:51    216s]     132                             Via6
[11/09 04:56:51    216s]     131                             Via6
[11/09 04:56:51    216s]     130                             Via6
[11/09 04:56:51    216s]     129                             Via6
[11/09 04:56:51    216s]     128                             Via6
[11/09 04:56:51    216s]     127                             Via6
[11/09 04:56:51    216s]     122                           Metal6
[11/09 04:56:51    216s]     121                           Metal6
[11/09 04:56:51    216s]     120                           Metal6
[11/09 04:56:51    216s]     119                           Metal6
[11/09 04:56:51    216s]     118                           Metal6
[11/09 04:56:51    216s]     117                           Metal6
[11/09 04:56:51    216s]     53                            Metal3
[11/09 04:56:51    216s]     52                            Metal3
[11/09 04:56:51    216s]     185                           Metal9
[11/09 04:56:51    216s]     48                              Via2
[11/09 04:56:51    216s]     29                            Metal2
[11/09 04:56:51    216s]     180                           Metal9
[11/09 04:56:51    216s]     47                              Via2
[11/09 04:56:51    216s]     182                           Metal9
[11/09 04:56:51    216s]     44                              Via2
[11/09 04:56:51    216s]     43                              Via2
[11/09 04:56:51    216s]     172                             Via8
[11/09 04:56:51    216s]     38                            Metal2
[11/09 04:56:51    216s]     95                            Metal5
[11/09 04:56:51    216s]     36                            Metal2
[11/09 04:56:51    216s]     93                            Metal5
[11/09 04:56:51    216s]     112                             Via5
[11/09 04:56:51    216s]     32                            Metal2
[11/09 04:56:51    216s]     54                            Metal3
[11/09 04:56:51    216s]     31                            Metal2
[11/09 04:56:51    216s]     107                             Via5
[11/09 04:56:51    216s]     30                            Metal2
[11/09 04:56:51    216s]     49                              Via2
[11/09 04:56:51    216s]     106                             Via5
[11/09 04:56:51    216s]     164                           Metal8
[11/09 04:56:51    216s]     27                              Via1
[11/09 04:56:51    216s]     8                             Metal1
[11/09 04:56:51    216s]     33                            Metal2
[11/09 04:56:51    216s]     109                             Via5
[11/09 04:56:51    216s]     10                            Metal1
[11/09 04:56:51    216s]     86                              Via4
[11/09 04:56:51    216s]     50                            Metal3
[11/09 04:56:51    216s]     69                              Via3
[11/09 04:56:51    216s]     143                           Metal7
[11/09 04:56:51    216s]     6                               Cont
[11/09 04:56:51    216s]     169                             Via8
[11/09 04:56:51    216s]     35                            Metal2
[11/09 04:56:51    216s]     141                           Metal7
[11/09 04:56:51    216s]     3                               Cont
[11/09 04:56:51    216s]     51                            Metal3
[11/09 04:56:51    216s]     70                              Via3
[11/09 04:56:51    216s]     7                               Cont
[11/09 04:56:51    216s]     64                              Via3
[11/09 04:56:51    216s]     173                             Via8
[11/09 04:56:51    216s]     34                            Metal2
[11/09 04:56:51    216s]     92                            Metal5
[11/09 04:56:51    216s]     111                             Via5
[11/09 04:56:51    216s]     11                            Metal1
[11/09 04:56:51    216s]     9                             Metal1
[11/09 04:56:51    216s]     28                              Via1
[11/09 04:56:51    216s]     85                              Via4
[11/09 04:56:51    216s]     142                           Metal7
[11/09 04:56:51    216s]     4                               Cont
[11/09 04:56:51    216s]     138                           Metal7
[11/09 04:56:51    216s]     5                               Cont
[11/09 04:56:51    216s]     12                            Metal1
[11/09 04:56:51    216s]     88                              Via4
[11/09 04:56:51    216s]     183                           Metal9
[11/09 04:56:51    216s]     45                              Via2
[11/09 04:56:51    216s]     22                              Via1
[11/09 04:56:51    216s]     152                             Via7
[11/09 04:56:51    216s]     13                            Metal1
[11/09 04:56:51    216s]     71                            Metal4
[11/09 04:56:51    216s]     90                              Via4
[11/09 04:56:51    216s]     184                           Metal9
[11/09 04:56:51    216s]     46                              Via2
[11/09 04:56:51    216s]     161                           Metal8
[11/09 04:56:51    216s]     23                              Via1
[11/09 04:56:51    216s]     171                             Via8
[11/09 04:56:51    216s]     37                            Metal2
[11/09 04:56:51    216s]     94                            Metal5
[11/09 04:56:51    216s]     148                             Via7
[11/09 04:56:51    216s]     14                            Metal1
[11/09 04:56:51    216s]     15                            Metal1
[11/09 04:56:51    216s]     72                            Metal4
[11/09 04:56:51    216s]     91                              Via4
[11/09 04:56:51    216s]     150                             Via7
[11/09 04:56:51    216s]     16                            Metal1
[11/09 04:56:51    216s]     73                            Metal4
[11/09 04:56:51    216s]     159                           Metal8
[11/09 04:56:51    216s]     26                              Via1
[11/09 04:56:51    216s]     151                             Via7
[11/09 04:56:51    216s]     17                            Metal1
[11/09 04:56:51    216s]     74                            Metal4
[11/09 04:56:51    216s]     1                               Cont
[11/09 04:56:51    216s]     162                           Metal8
[11/09 04:56:51    216s]     24                              Via1
[11/09 04:56:51    216s]     140                           Metal7
[11/09 04:56:51    216s]     2                               Cont
[11/09 04:56:51    216s]     163                           Metal8
[11/09 04:56:51    216s]     25                              Via1
[11/09 04:56:51    216s]     55                            Metal3
[11/09 04:56:51    216s]     113                           Metal6
[11/09 04:56:51    216s]     56                            Metal3
[11/09 04:56:51    216s]     57                            Metal3
[11/09 04:56:51    216s]     114                           Metal6
[11/09 04:56:51    216s]     58                            Metal3
[11/09 04:56:51    216s]     115                           Metal6
[11/09 04:56:51    216s]     59                            Metal3
[11/09 04:56:51    216s]     116                           Metal6
[11/09 04:56:51    216s]     65                              Via3
[11/09 04:56:51    216s]     66                              Via3
[11/09 04:56:51    216s]     67                              Via3
[11/09 04:56:51    216s]     68                              Via3
[11/09 04:56:51    216s]     75                            Metal4
[11/09 04:56:51    216s]     76                            Metal4
[11/09 04:56:51    216s]     77                            Metal4
[11/09 04:56:51    216s]     78                            Metal4
[11/09 04:56:51    216s]     79                            Metal4
[11/09 04:56:51    216s]     80                            Metal4
[11/09 04:56:51    216s]     87                              Via4
[11/09 04:56:51    216s]     89                              Via4
[11/09 04:56:51    216s]     96                            Metal5
[11/09 04:56:51    216s]     97                            Metal5
[11/09 04:56:51    216s]     98                            Metal5
[11/09 04:56:51    216s]     99                            Metal5
[11/09 04:56:51    216s]     100                           Metal5
[11/09 04:56:51    216s]     101                           Metal5
[11/09 04:56:51    216s]     108                             Via5
[11/09 04:56:51    216s]     110                             Via5
[11/09 04:56:51    216s]     189                           Metal9
[11/09 04:56:51    216s]     188                           Metal9
[11/09 04:56:51    216s]     187                           Metal9
[11/09 04:56:51    216s]     186                           Metal9
[11/09 04:56:51    216s]     168                           Metal8
[11/09 04:56:51    216s]     167                           Metal8
[11/09 04:56:51    216s]     166                           Metal8
[11/09 04:56:51    216s]     165                           Metal8
[11/09 04:56:51    216s]     147                           Metal7
[11/09 04:56:51    216s]     146                           Metal7
[11/09 04:56:51    216s]     145                           Metal7
[11/09 04:56:51    216s]     144                           Metal7
[11/09 04:56:51    216s]     63                            Metal3
[11/09 04:56:51    216s]     62                            Metal3
[11/09 04:56:51    216s]     39                            Metal2
[11/09 04:56:51    216s]     105                           Metal5
[11/09 04:56:51    216s]     103                           Metal5
[11/09 04:56:51    216s]     42                            Metal2
[11/09 04:56:51    216s]     41                            Metal2
[11/09 04:56:51    216s]     40                            Metal2
[11/09 04:56:51    216s]     18                            Metal1
[11/09 04:56:51    216s]     20                            Metal1
[11/09 04:56:51    216s]     60                            Metal3
[11/09 04:56:51    216s]     61                            Metal3
[11/09 04:56:51    216s]     102                           Metal5
[11/09 04:56:51    216s]     21                            Metal1
[11/09 04:56:51    216s]     19                            Metal1
[11/09 04:56:51    216s]     81                            Metal4
[11/09 04:56:51    216s]     104                           Metal5
[11/09 04:56:51    216s]     82                            Metal4
[11/09 04:56:51    216s]     83                            Metal4
[11/09 04:56:51    216s]     84                            Metal4
[11/09 04:56:51    216s]     123                           Metal6
[11/09 04:56:51    216s]     124                           Metal6
[11/09 04:56:51    216s]     125                           Metal6
[11/09 04:56:51    216s]     126                           Metal6
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Stream Out Information Processed for GDS version 3:
[11/09 04:56:51    216s] Units: 2000 DBU
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Object                             Count
[11/09 04:56:51    216s] ----------------------------------------
[11/09 04:56:51    216s] Instances                            736
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Ports/Pins                            21
[11/09 04:56:51    216s]     metal layer Metal2                11
[11/09 04:56:51    216s]     metal layer Metal3                10
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Nets                                8757
[11/09 04:56:51    216s]     metal layer Metal1               600
[11/09 04:56:51    216s]     metal layer Metal2              5216
[11/09 04:56:51    216s]     metal layer Metal3              2562
[11/09 04:56:51    216s]     metal layer Metal4               370
[11/09 04:56:51    216s]     metal layer Metal5                 9
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]     Via Instances                   5765
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Special Nets                         171
[11/09 04:56:51    216s]     metal layer Metal1               123
[11/09 04:56:51    216s]     metal layer Metal8                24
[11/09 04:56:51    216s]     metal layer Metal9                24
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]     Via Instances                   3574
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Metal Fills                            0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]     Via Instances                      0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Metal FillOPCs                         0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]     Via Instances                      0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Metal FillDRCs                         0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s]     Via Instances                      0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Text                                 918
[11/09 04:56:51    216s]     metal layer Metal1               126
[11/09 04:56:51    216s]     metal layer Metal2               581
[11/09 04:56:51    216s]     metal layer Metal3               203
[11/09 04:56:51    216s]     metal layer Metal4                 5
[11/09 04:56:51    216s]     metal layer Metal5                 1
[11/09 04:56:51    216s]     metal layer Metal9                 2
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Blockages                              0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Custom Text                            0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Custom Box                             0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] Trim Metal                             0
[11/09 04:56:51    216s] 
[11/09 04:56:51    216s] ######Streamout is finished!
[11/09 04:57:26    221s] <CMD> fit
[11/09 04:57:32    222s] 
[11/09 04:57:32    222s] *** Memory Usage v#1 (Current mem = 1517.219M, initial mem = 273.969M) ***
[11/09 04:57:32    222s] 
[11/09 04:57:32    222s] *** Summary of all messages that are not suppressed in this session:
[11/09 04:57:32    222s] Severity  ID               Count  Summary                                  
[11/09 04:57:32    222s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[11/09 04:57:32    222s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/09 04:57:32    222s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[11/09 04:57:32    222s] WARNING   IMPFP-710            1  File version %s is too old.              
[11/09 04:57:32    222s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/09 04:57:32    222s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/09 04:57:32    222s] WARNING   IMPEXT-6197         12  The Cap table file is not specified. Thi...
[11/09 04:57:32    222s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[11/09 04:57:32    222s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[11/09 04:57:32    222s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[11/09 04:57:32    222s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/09 04:57:32    222s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 04:57:32    222s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/09 04:57:32    222s] WARNING   IMPESI-3014        710  The RC network is incomplete for net %s....
[11/09 04:57:32    222s] WARNING   IMPPP-4022           4  Option "-%s" is obsolete and has been re...
[11/09 04:57:32    222s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[11/09 04:57:32    222s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[11/09 04:57:32    222s] WARNING   IMPOPT-576           3  %d nets have unplaced terms.             
[11/09 04:57:32    222s] WARNING   IMPOPT-665         213  %s : Net has unplaced terms or is connec...
[11/09 04:57:32    222s] WARNING   IMPCCOPT-1285       10  The lib cell '%s' specified in %s %s. %s...
[11/09 04:57:32    222s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[11/09 04:57:32    222s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[11/09 04:57:32    222s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/09 04:57:32    222s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[11/09 04:57:32    222s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[11/09 04:57:32    222s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[11/09 04:57:32    222s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/09 04:57:32    222s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/09 04:57:32    222s] *** Message Summary: 1969 warning(s), 0 error(s)
[11/09 04:57:32    222s] 
[11/09 04:57:32    222s] --- Ending "Innovus" (totcpu=0:03:47, real=0:06:17, mem=1517.2M) ---
