<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\ISE14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Greedy_snake.twx Greedy_snake.ncd -o Greedy_snake.twr
Greedy_snake.pcf -ucf snake.ucf

</twCmdLine><twDesign>Greedy_snake.ncd</twDesign><twDesignPath>Greedy_snake.ncd</twDesignPath><twPCF>Greedy_snake.pcf</twPCF><twPcfPath>Greedy_snake.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clkfx = PERIOD TIMEGRP &quot;U1_clkfx&quot; TS_sys_clk_pin * 0.8 HIGH 50%;</twConstName><twItemCnt>3342</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>350</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.081</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA10), 19 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.919</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_6</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.710</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_6</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>U7/start_top/x_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/x_word1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U7/end_top/x_word131</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U7/end_top/x_word11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U7/end_top/rom_addra&lt;4&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra91</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>U7/end_top/rom_addra&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>4.813</twRouteDel><twTotDel>6.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.147</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_4</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.482</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_4</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>U7/start_top/x_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/x_word1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U7/end_top/x_word131</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U7/end_top/x_word11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U7/end_top/rom_addra&lt;4&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra91</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>U7/end_top/rom_addra&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>4.585</twRouteDel><twTotDel>6.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.272</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_5</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.357</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_5</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>U7/start_top/x_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U7/end_top/x_word12</twComp><twBEL>U7/end_top/x_word12</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>U7/end_top/x_word12</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U7/end_top/rom_addra&lt;4&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra91</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>U7/end_top/rom_addra&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>4.733</twRouteDel><twTotDel>6.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA8), 19 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.935</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_6</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.694</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_6</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>U7/start_top/x_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/x_word1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U7/end_top/x_word131</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U7/end_top/x_word11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U7/end_top/rom_addra&lt;4&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>U7/end_top/rom_addra&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.975</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>6.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.163</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_4</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.466</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_4</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>U7/start_top/x_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/x_word1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U7/end_top/x_word131</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U7/end_top/x_word11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U7/end_top/rom_addra&lt;4&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>U7/end_top/rom_addra&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.975</twLogDel><twRouteDel>4.491</twRouteDel><twTotDel>6.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.288</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_5</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.341</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_5</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>U7/start_top/x_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U7/end_top/x_word12</twComp><twBEL>U7/end_top/x_word12</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>U7/end_top/x_word12</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U7/end_top/rom_addra&lt;4&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>U7/end_top/rom_addra&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>6.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA4), 19 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.145</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_6</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.484</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_6</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>U7/start_top/x_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/x_word1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U7/end_top/x_word131</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U7/end_top/x_word11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U7/end_top/rom_addra&lt;2&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>U7/end_top/rom_addra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.975</twLogDel><twRouteDel>4.509</twRouteDel><twTotDel>6.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.373</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_4</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.256</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_4</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>U7/start_top/x_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/x_word1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U7/end_top/x_word131</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U7/end_top/x_word11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U7/end_top/rom_addra&lt;2&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>U7/end_top/rom_addra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.975</twLogDel><twRouteDel>4.281</twRouteDel><twTotDel>6.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.498</twSlack><twSrc BELType="FF">U7/start_top/x_cnt_5</twSrc><twDest BELType="RAM">U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.131</twTotPathDel><twClkSkew dest = "0.333" src = "0.319">-0.014</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U7/start_top/x_cnt_5</twSrc><twDest BELType='RAM'>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U7/start_top/x_cnt&lt;7&gt;</twComp><twBEL>U7/start_top/x_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>U7/start_top/x_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U7/end_top/x_word12</twComp><twBEL>U7/end_top/x_word12</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>U7/end_top/x_word12</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/end_top/x_word13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>U7/end_top/x_word1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U7/end_top/rom_addra&lt;2&gt;</twComp><twBEL>U7/start_top/Mmux_rom_addra31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>U7/end_top/rom_addra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.429</twRouteDel><twTotDel>6.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clkfx = PERIOD TIMEGRP &quot;U1_clkfx&quot; TS_sys_clk_pin * 0.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/start_top/word1_rom_addra_10 (SLICE_X26Y36.CE), 38 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_2</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_10</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_2</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_10</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.556</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_1</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_10</twDest><twTotPathDel>0.560</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_1</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U7/start_top/word1_is_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_10</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_0</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_10</twDest><twTotPathDel>0.810</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_0</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U7/start_top/word1_is_8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_10</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.560</twRouteDel><twTotDel>0.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/start_top/word1_rom_addra_9 (SLICE_X26Y36.CE), 38 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_2</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_9</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_2</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_9</twBEL></twPathDel><twLogDel>0.252</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.558</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_1</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_9</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_1</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U7/start_top/word1_is_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_9</twBEL></twPathDel><twLogDel>0.252</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.808</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_0</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_9</twDest><twTotPathDel>0.812</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_0</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U7/start_top/word1_is_8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_9</twBEL></twPathDel><twLogDel>0.252</twLogDel><twRouteDel>0.560</twRouteDel><twTotDel>0.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/start_top/word1_rom_addra_8 (SLICE_X26Y36.CE), 38 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_2</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_8</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_2</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_8</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_1</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_8</twDest><twTotPathDel>0.572</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_1</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U7/start_top/word1_is_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_8</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.818</twSlack><twSrc BELType="FF">U7/start_top/word1_is_8_0</twSrc><twDest BELType="FF">U7/start_top/word1_rom_addra_8</twDest><twTotPathDel>0.822</twTotPathDel><twClkSkew dest = "0.039" src = "0.035">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/start_top/word1_is_8_0</twSrc><twDest BELType='FF'>U7/start_top/word1_rom_addra_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U7/start_top/word1_is_8&lt;2&gt;</twComp><twBEL>U7/start_top/word1_is_8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U7/start_top/word1_is_8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U7/end_top/x_word131</twComp><twBEL>U7/start_top/_n0221_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U7/start_top/_n0221_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>U7/start_top/word1_rom_addra&lt;10&gt;</twComp><twBEL>U7/start_top/word1_rom_addra_8</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.560</twRouteDel><twTotDel>0.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk_40mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clkfx = PERIOD TIMEGRP &quot;U1_clkfx&quot; TS_sys_clk_pin * 0.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="U7/end_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="U7/end_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="Clk_40mhz"/><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="U7/start_top/U1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="Clk_40mhz"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tbcper_I" slack="22.334" period="25.000" constraintValue="25.000" deviceLimit="2.666" freqLimit="375.094" physResource="U1/clkout3_buf/I0" logResource="U1/clkout3_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="U1/clkfx"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>5278</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>177</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.636</twMinPer></twConstHead><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_1 (SLICE_X12Y28.C5), 1103 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.182</twSlack><twSrc BELType="FF">U4/Body_y_0_12</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.070</twTotPathDel><twClkSkew dest = "1.831" src = "2.234">0.403</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_12</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X3Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;12&gt;</twComp><twBEL>U4/Body_y_0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>U4/Body_y_0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N238</twComp><twBEL>U4/Mmux_Object21123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>N238</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Mmux_Object2112</twComp><twBEL>U4/Mmux_Object21123</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>U4/Mmux_Object21123</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object2112</twComp><twBEL>U4/Mmux_Object21127</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>U4/Mmux_Object2112</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object232</twComp><twBEL>U4/Mmux_Object233</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>U4/Mmux_Object232</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object237</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>U4/Mmux_Object236</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>5.766</twRouteDel><twTotDel>8.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.258</twSlack><twSrc BELType="FF">U4/Body_y_0_50</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.005</twTotPathDel><twClkSkew dest = "1.831" src = "2.223">0.392</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_50</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;50&gt;</twComp><twBEL>U4/Body_y_0_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>U4/Body_y_0&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211123</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U4/Mmux_Object211123</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object233</twComp><twBEL>U4/Mmux_Object211127</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U4/Mmux_Object21112</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object233</twComp><twBEL>U4/Mmux_Object234</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U4/Mmux_Object233</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object237</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>U4/Mmux_Object236</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>5.604</twRouteDel><twTotDel>8.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.380</twSlack><twSrc BELType="FF">U4/Body_y_0_18</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.865</twTotPathDel><twClkSkew dest = "1.831" src = "2.241">0.410</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_18</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>U4/Body_y_0&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211134_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211134</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U4/Mmux_Object211134</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object211136</twComp><twBEL>U4/Mmux_Object211138</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>U4/Mmux_Object21113</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object235</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U4/Mmux_Object234</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object237</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>U4/Mmux_Object236</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>5.524</twRouteDel><twTotDel>7.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_1 (SLICE_X12Y28.C1), 1103 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.286</twSlack><twSrc BELType="FF">U4/Body_y_0_50</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.977</twTotPathDel><twClkSkew dest = "1.831" src = "2.223">0.392</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_50</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;50&gt;</twComp><twBEL>U4/Body_y_0_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>U4/Body_y_0&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211123</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U4/Mmux_Object211123</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object233</twComp><twBEL>U4/Mmux_Object211127</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>U4/Mmux_Object21112</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object213</twComp><twBEL>U4/Mmux_Object213</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object212</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object213</twComp><twBEL>U4/Mmux_Object216</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U4/Mmux_Object215</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>5.590</twRouteDel><twTotDel>7.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.388</twSlack><twSrc BELType="FF">U4/Body_x_0_74</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.884</twTotPathDel><twClkSkew dest = "1.831" src = "2.214">0.383</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_74</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X8Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;75&gt;</twComp><twBEL>U4/Body_x_0_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>U4/Body_x_0&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Snake_light_sig_12</twComp><twBEL>U4/Mmux_Object21173_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Snake_light_sig_12</twComp><twBEL>U4/Mmux_Object21173</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>U4/Mmux_Object21173</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2117</twComp><twBEL>U4/Mmux_Object21178</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>U4/Mmux_Object2117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object28</twComp><twBEL>U4/Mmux_Object29</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U4/Mmux_Object28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object28</twComp><twBEL>U4/Mmux_Object210</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>U4/Mmux_Object29</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.321</twLogDel><twRouteDel>5.563</twRouteDel><twTotDel>7.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.426</twSlack><twSrc BELType="FF">U4/Body_y_0_72</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.824</twTotPathDel><twClkSkew dest = "1.831" src = "2.236">0.405</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_72</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_y_0&lt;72&gt;</twComp><twBEL>U4/Body_y_0_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>U4/Body_y_0&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U4/Mmux_Object2117</twComp><twBEL>U4/Mmux_Object21174_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>N226</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2117</twComp><twBEL>U4/Mmux_Object21174</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U4/Mmux_Object21174</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2117</twComp><twBEL>U4/Mmux_Object21178</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>U4/Mmux_Object2117</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object28</twComp><twBEL>U4/Mmux_Object29</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U4/Mmux_Object28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object28</twComp><twBEL>U4/Mmux_Object210</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>U4/Mmux_Object29</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>5.429</twRouteDel><twTotDel>7.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_0 (SLICE_X10Y28.A5), 1103 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.378</twSlack><twSrc BELType="FF">U4/Body_y_0_12</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>7.878</twTotPathDel><twClkSkew dest = "1.835" src = "2.234">0.399</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_12</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X3Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;12&gt;</twComp><twBEL>U4/Body_y_0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>U4/Body_y_0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N238</twComp><twBEL>U4/Mmux_Object21123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>N238</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Mmux_Object2112</twComp><twBEL>U4/Mmux_Object21123</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>U4/Mmux_Object21123</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object2112</twComp><twBEL>U4/Mmux_Object21127</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>U4/Mmux_Object2112</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object232</twComp><twBEL>U4/Mmux_Object233</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>U4/Mmux_Object232</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object237</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>U4/Mmux_Object236</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.294</twLogDel><twRouteDel>5.584</twRouteDel><twTotDel>7.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.454</twSlack><twSrc BELType="FF">U4/Body_y_0_50</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>7.813</twTotPathDel><twClkSkew dest = "1.835" src = "2.223">0.388</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_50</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;50&gt;</twComp><twBEL>U4/Body_y_0_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>U4/Body_y_0&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211123</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U4/Mmux_Object211123</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object233</twComp><twBEL>U4/Mmux_Object211127</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U4/Mmux_Object21112</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object233</twComp><twBEL>U4/Mmux_Object234</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U4/Mmux_Object233</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object237</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>U4/Mmux_Object236</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>5.422</twRouteDel><twTotDel>7.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.576</twSlack><twSrc BELType="FF">U4/Body_y_0_18</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>7.673</twTotPathDel><twClkSkew dest = "1.835" src = "2.241">0.406</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_18</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>U4/Body_y_0&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211134_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>U4/Mmux_Object211134</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U4/Mmux_Object211134</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object211136</twComp><twBEL>U4/Mmux_Object211138</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>U4/Mmux_Object21113</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object235</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U4/Mmux_Object234</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object237</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>U4/Mmux_Object236</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>5.342</twRouteDel><twTotDel>7.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Row_count_7 (SLICE_X15Y32.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">U5/Row_count_7</twSrc><twDest BELType="FF">U5/Row_count_7</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Row_count_7</twSrc><twDest BELType='FF'>U5/Row_count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U5/Row_count&lt;7&gt;</twComp><twBEL>U5/Row_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>U5/Row_count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U5/Row_count&lt;7&gt;</twComp><twBEL>U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT81</twBEL><twBEL>U5/Row_count_7</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Column_count_3 (SLICE_X15Y31.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">U5/Column_count_3</twSrc><twDest BELType="FF">U5/Column_count_3</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Column_count_3</twSrc><twDest BELType='FF'>U5/Column_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U5/Column_count&lt;3&gt;</twComp><twBEL>U5/Column_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.055</twDelInfo><twComp>U5/Column_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U5/Column_count&lt;3&gt;</twComp><twBEL>U5/Mmux_Column_count[9]_Column_count[9]_mux_20_OUT41</twBEL><twBEL>U5/Column_count_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.055</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>88.2</twPctLog><twPctRoute>11.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Row_count_4 (SLICE_X19Y32.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">U5/Row_count_4</twSrc><twDest BELType="FF">U5/Row_count_4</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Row_count_4</twSrc><twDest BELType='FF'>U5/Row_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X19Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U5/Row_count&lt;4&gt;</twComp><twBEL>U5/Row_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U5/Row_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U5/Row_count&lt;4&gt;</twComp><twBEL>U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT51</twBEL><twBEL>U5/Row_count_4</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>87.5</twPctLog><twPctRoute>12.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="U1/clkout2_buf/I0" logResource="U1/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="U1/clkdv"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U5/Vga_rgb&lt;0&gt;/CLK" logResource="U5/Vga_rgb_0/CK" locationPin="SLICE_X10Y28.CLK" clockNet="Clk_25mhz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U5/Pixel_x&lt;3&gt;/CLK" logResource="U5/Pixel_x_0/CK" locationPin="SLICE_X14Y30.CLK" clockNet="Clk_25mhz"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>324271</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1947</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.015</twMinPer></twConstHead><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Hit_body_sig (SLICE_X0Y14.C3), 1670 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.985</twSlack><twSrc BELType="FF">U4/Body_y_0_19</twSrc><twDest BELType="FF">U4/Hit_body_sig</twDest><twTotPathDel>10.857</twTotPathDel><twClkSkew dest = "0.466" src = "0.489">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_19</twSrc><twDest BELType='FF'>U4/Hit_body_sig</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>U4/Body_y_0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Snake_light_sig_3</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19186</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19186</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o17</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19187</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1918</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1917</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y_0&lt;85&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U4/Hit_body_sig</twComp><twBEL>U4/Hit_body_sig_rstpot1</twBEL><twBEL>U4/Hit_body_sig</twBEL></twPathDel><twLogDel>2.063</twLogDel><twRouteDel>8.794</twRouteDel><twTotDel>10.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.004</twSlack><twSrc BELType="FF">U4/Body_x_0_5</twSrc><twDest BELType="FF">U4/Hit_body_sig</twDest><twTotPathDel>10.867</twTotPathDel><twClkSkew dest = "0.466" src = "0.460">-0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_5</twSrc><twDest BELType='FF'>U4/Hit_body_sig</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;7&gt;</twComp><twBEL>U4/Body_x_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>U4/Body_x_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>N260</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1915</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1916</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y_0&lt;85&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U4/Hit_body_sig</twComp><twBEL>U4/Hit_body_sig_rstpot1</twBEL><twBEL>U4/Hit_body_sig</twBEL></twPathDel><twLogDel>2.309</twLogDel><twRouteDel>8.558</twRouteDel><twTotDel>10.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.127</twSlack><twSrc BELType="FF">U4/Body_y_0_1</twSrc><twDest BELType="FF">U4/Hit_body_sig</twDest><twTotPathDel>10.724</twTotPathDel><twClkSkew dest = "0.466" src = "0.480">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_1</twSrc><twDest BELType='FF'>U4/Hit_body_sig</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>U4/Body_y_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>N260</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1915</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1916</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y_0&lt;85&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U4/Hit_body_sig</twComp><twBEL>U4/Hit_body_sig_rstpot1</twBEL><twBEL>U4/Hit_body_sig</twBEL></twPathDel><twLogDel>2.309</twLogDel><twRouteDel>8.415</twRouteDel><twTotDel>10.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_x_0_89 (SLICE_X3Y30.C4), 1670 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.104</twSlack><twSrc BELType="FF">U4/Body_y_0_19</twSrc><twDest BELType="FF">U4/Body_x_0_89</twDest><twTotPathDel>10.744</twTotPathDel><twClkSkew dest = "0.345" src = "0.362">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_19</twSrc><twDest BELType='FF'>U4/Body_x_0_89</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>U4/Body_y_0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Snake_light_sig_3</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19186</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19186</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o17</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19187</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1918</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1917</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;82&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o373</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_x_0&lt;90&gt;</twComp><twBEL>U4/Body_x_0_89_dpot</twBEL><twBEL>U4/Body_x_0_89</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>10.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.123</twSlack><twSrc BELType="FF">U4/Body_x_0_5</twSrc><twDest BELType="FF">U4/Body_x_0_89</twDest><twTotPathDel>10.754</twTotPathDel><twClkSkew dest = "0.345" src = "0.333">-0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_5</twSrc><twDest BELType='FF'>U4/Body_x_0_89</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;7&gt;</twComp><twBEL>U4/Body_x_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>U4/Body_x_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>N260</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1915</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1916</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;82&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o373</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_x_0&lt;90&gt;</twComp><twBEL>U4/Body_x_0_89_dpot</twBEL><twBEL>U4/Body_x_0_89</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>8.397</twRouteDel><twTotDel>10.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.246</twSlack><twSrc BELType="FF">U4/Body_y_0_1</twSrc><twDest BELType="FF">U4/Body_x_0_89</twDest><twTotPathDel>10.611</twTotPathDel><twClkSkew dest = "0.345" src = "0.353">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_1</twSrc><twDest BELType='FF'>U4/Body_x_0_89</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>U4/Body_y_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>N260</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1915</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1916</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;82&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o373</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_x_0&lt;90&gt;</twComp><twBEL>U4/Body_x_0_89_dpot</twBEL><twBEL>U4/Body_x_0_89</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>8.254</twRouteDel><twTotDel>10.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_x_0_90 (SLICE_X3Y30.D4), 1670 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.134</twSlack><twSrc BELType="FF">U4/Body_y_0_19</twSrc><twDest BELType="FF">U4/Body_x_0_90</twDest><twTotPathDel>10.714</twTotPathDel><twClkSkew dest = "0.345" src = "0.362">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_19</twSrc><twDest BELType='FF'>U4/Body_x_0_90</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>U4/Body_y_0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Snake_light_sig_3</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19186</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19186</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o17</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19187</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1918</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1917</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;82&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o373</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_x_0&lt;90&gt;</twComp><twBEL>U4/Body_x_0_90_dpot</twBEL><twBEL>U4/Body_x_0_90</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>8.603</twRouteDel><twTotDel>10.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.153</twSlack><twSrc BELType="FF">U4/Body_x_0_5</twSrc><twDest BELType="FF">U4/Body_x_0_90</twDest><twTotPathDel>10.724</twTotPathDel><twClkSkew dest = "0.345" src = "0.333">-0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_5</twSrc><twDest BELType='FF'>U4/Body_x_0_90</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;7&gt;</twComp><twBEL>U4/Body_x_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>U4/Body_x_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>N260</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1915</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1916</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;82&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o373</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_x_0&lt;90&gt;</twComp><twBEL>U4/Body_x_0_90_dpot</twBEL><twBEL>U4/Body_x_0_90</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>8.367</twRouteDel><twTotDel>10.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.276</twSlack><twSrc BELType="FF">U4/Body_y_0_1</twSrc><twDest BELType="FF">U4/Body_x_0_90</twDest><twTotPathDel>10.581</twTotPathDel><twClkSkew dest = "0.345" src = "0.353">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_1</twSrc><twDest BELType='FF'>U4/Body_x_0_90</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>U4/Body_y_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19154</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>N260</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o14</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19155</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1915</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1916</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;82&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o373</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_x_0&lt;90&gt;</twComp><twBEL>U4/Body_x_0_90_dpot</twBEL><twBEL>U4/Body_x_0_90</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>8.224</twRouteDel><twTotDel>10.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_18 (SLICE_X0Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">U4/Body_y_0_18</twSrc><twDest BELType="FF">U4/Body_y_0_18</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Body_y_0_18</twSrc><twDest BELType='FF'>U4/Body_y_0_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>U4/Body_y_0&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_18_dpot</twBEL><twBEL>U4/Body_y_0_18</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_x_0_65 (SLICE_X8Y27.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">U4/Body_x_0_65</twSrc><twDest BELType="FF">U4/Body_x_0_65</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Body_x_0_65</twSrc><twDest BELType='FF'>U4/Body_x_0_65</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X8Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Body_x_0&lt;68&gt;</twComp><twBEL>U4/Body_x_0_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>U4/Body_x_0&lt;65&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Body_x_0&lt;68&gt;</twComp><twBEL>U4/Body_x_0_65_dpot</twBEL><twBEL>U4/Body_x_0_65</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Hit_wall_sig (SLICE_X4Y20.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">U4/Hit_wall_sig</twSrc><twDest BELType="FF">U4/Hit_wall_sig</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Hit_wall_sig</twSrc><twDest BELType='FF'>U4/Hit_wall_sig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Hit_wall_sig</twComp><twBEL>U4/Hit_wall_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>U4/Hit_wall_sig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Hit_wall_sig</twComp><twBEL>U4/Hit_wall_sig_dpot</twBEL><twBEL>U4/Hit_wall_sig</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="U1/clkout1_buf/I0" logResource="U1/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="U1/clk0"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U4/Body_y_0&lt;46&gt;/CLK" logResource="U4/Body_y_0_43/CK" locationPin="SLICE_X2Y18.CLK" clockNet="Clk_50mhz"/><twPinLimit anchorID="108" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="U4/Body_y_0&lt;46&gt;/SR" logResource="U4/Body_y_0_43/SR" locationPin="SLICE_X2Y18.SR" clockNet="Rst_n_inv"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="109"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="11.015" errors="0" errorRollup="0" items="0" itemsRollup="332891"/><twConstRollup name="TS_U1_clkfx" fullName="TS_U1_clkfx = PERIOD TIMEGRP &quot;U1_clkfx&quot; TS_sys_clk_pin * 0.8 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="7.081" actualRollup="N/A" errors="0" errorRollup="0" items="3342" itemsRollup="0"/><twConstRollup name="TS_U1_clkdv" fullName="TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="17.636" actualRollup="N/A" errors="0" errorRollup="0" items="5278" itemsRollup="0"/><twConstRollup name="TS_U1_clk0" fullName="TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.015" actualRollup="N/A" errors="0" errorRollup="0" items="324271" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="110">0</twUnmetConstCnt><twDataSheet anchorID="111" twNameLen="15"><twClk2SUList anchorID="112" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>11.141</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="113"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>332891</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4721</twConnCnt></twConstCov><twStats anchorID="114"><twMinPer>17.636</twMinPer><twFootnote number="1" /><twMaxFreq>56.702</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 20 17:24:44 2019 </twTimestamp></twFoot><twClientInfo anchorID="115"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4595 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
