{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479511718823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479511718823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 23:28:38 2016 " "Processing started: Fri Nov 18 23:28:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479511718823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511718823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511718824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479511719001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ir_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ir_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Latch-Behave " "Found design unit 1: IR_Latch-Behave" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731629 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Latch " "Found entity 1: IR_Latch" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-Structure " "Found design unit 1: Shifter-Structure" {  } { { "Shifter.vhd" "" { Text "/home/krishna/GIT/Toplevel/Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/home/krishna/GIT/Toplevel/Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-Behave " "Found design unit 1: DataRegister-Behave" {  } { { "DataRegister.vhd" "" { Text "/home/krishna/GIT/Toplevel/DataRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731630 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "DataRegister.vhd" "" { Text "/home/krishna/GIT/Toplevel/DataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_nand-Formula " "Found design unit 1: sixteen_bit_nand-Formula" {  } { { "sixteen_bit_nand.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_nand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731630 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_nand " "Found entity 1: sixteen_bit_nand" {  } { { "sixteen_bit_nand.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Final-Structf " "Found design unit 1: Final-Structf" {  } { { "final.vhd" "" { Text "/home/krishna/GIT/Toplevel/final.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "final.vhd" "" { Text "/home/krishna/GIT/Toplevel/final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extender_by_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sign_Extender_by_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender_by_7-Structure " "Found design unit 1: Sign_Extender_by_7-Structure" {  } { { "Sign_Extender_by_7.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender_by_7 " "Found entity 1: Sign_Extender_by_7" {  } { { "Sign_Extender_by_7.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Structure " "Found design unit 1: memory-Structure" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731632 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_subtracter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_subtracter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_subtracter-formula " "Found design unit 1: sixteen_bit_subtracter-formula" {  } { { "sixteen_bit_subtracter.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_subtracter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731632 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_subtracter " "Found entity 1: sixteen_bit_subtracter" {  } { { "sixteen_bit_subtracter.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_subtracter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behave " "Found design unit 1: controller-Behave" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731634 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731634 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1479511731634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-Struct2 " "Found design unit 1: mux41-Struct2" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731634 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731635 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhd" "" { Text "/home/krishna/GIT/Toplevel/Components.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structure " "Found design unit 1: RegFile-Structure" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731636 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-Structure " "Found design unit 1: PriorityEncoder-Structure" {  } { { "PriorityEncoder.vhd" "" { Text "/home/krishna/GIT/Toplevel/PriorityEncoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731636 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/krishna/GIT/Toplevel/PriorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-Struct3 " "Found design unit 1: mux81-Struct3" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731637 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extender_by_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sign_Extender_by_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender_by_10-Structure " "Found design unit 1: Sign_Extender_by_10-Structure" {  } { { "Sign_Extender_by_10.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender_by_10 " "Found entity 1: Sign_Extender_by_10" {  } { { "Sign_Extender_by_10.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-Formula " "Found design unit 1: sixteen_bit_adder-Formula" {  } { { "sixteen_bit_adder.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731638 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-dataflow " "Found design unit 1: datapath-dataflow" {  } { { "Datapath.vhd" "" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731639 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Struct1 " "Found design unit 1: mux21-Struct1" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag-Behave " "Found design unit 1: flag-Behave" {  } { { "flag.vhd" "" { Text "/home/krishna/GIT/Toplevel/flag.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731641 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.vhd" "" { Text "/home/krishna/GIT/Toplevel/flag.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479511731641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479511731685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CP " "Elaborating entity \"controller\" for hierarchy \"controller:CP\"" {  } { { "final.vhd" "CP" { Text "/home/krishna/GIT/Toplevel/final.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731688 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"Mem_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731695 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_a_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"ALU_a_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731695 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_b_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"ALU_b_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T5_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"T5_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T6_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"T6_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"A1_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"A2_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A3_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"A3_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"D3_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_opcode controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"ALU_opcode\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flagset controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"flagset\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731696 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagset controller.vhd(31) " "Inferred latch for \"flagset\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731702 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[0\] controller.vhd(31) " "Inferred latch for \"ALU_opcode\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[1\] controller.vhd(31) " "Inferred latch for \"ALU_opcode\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_mux\[0\] controller.vhd(31) " "Inferred latch for \"D3_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_mux\[1\] controller.vhd(31) " "Inferred latch for \"D3_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_mux\[0\] controller.vhd(31) " "Inferred latch for \"A3_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_mux\[1\] controller.vhd(31) " "Inferred latch for \"A3_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_mux\[2\] controller.vhd(31) " "Inferred latch for \"A3_mux\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_mux\[0\] controller.vhd(31) " "Inferred latch for \"A2_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_mux\[1\] controller.vhd(31) " "Inferred latch for \"A2_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_mux controller.vhd(31) " "Inferred latch for \"A1_mux\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T6_mux controller.vhd(31) " "Inferred latch for \"T6_mux\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731703 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_mux\[0\] controller.vhd(31) " "Inferred latch for \"T5_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_mux\[1\] controller.vhd(31) " "Inferred latch for \"T5_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_b_mux\[0\] controller.vhd(31) " "Inferred latch for \"ALU_b_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_b_mux\[1\] controller.vhd(31) " "Inferred latch for \"ALU_b_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_b_mux\[2\] controller.vhd(31) " "Inferred latch for \"ALU_b_mux\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_a_mux\[0\] controller.vhd(31) " "Inferred latch for \"ALU_a_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_a_mux\[1\] controller.vhd(31) " "Inferred latch for \"ALU_a_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_a_mux\[2\] controller.vhd(31) " "Inferred latch for \"ALU_a_mux\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_mux\[0\] controller.vhd(31) " "Inferred latch for \"Mem_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_mux\[1\] controller.vhd(31) " "Inferred latch for \"Mem_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731704 "|Final|controller:CP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "final.vhd" "DP" { Text "/home/krishna/GIT/Toplevel/final.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:DUT_ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\"" {  } { { "Datapath.vhd" "DUT_ALU" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731736 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU.vhd(17) " "Inferred latch for \"c\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z ALU.vhd(17) " "Inferred latch for \"z\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] ALU.vhd(17) " "Inferred latch for \"s\[0\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] ALU.vhd(17) " "Inferred latch for \"s\[1\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] ALU.vhd(17) " "Inferred latch for \"s\[2\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] ALU.vhd(17) " "Inferred latch for \"s\[3\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ALU.vhd(17) " "Inferred latch for \"s\[4\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ALU.vhd(17) " "Inferred latch for \"s\[5\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ALU.vhd(17) " "Inferred latch for \"s\[6\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ALU.vhd(17) " "Inferred latch for \"s\[7\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] ALU.vhd(17) " "Inferred latch for \"s\[8\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] ALU.vhd(17) " "Inferred latch for \"s\[9\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] ALU.vhd(17) " "Inferred latch for \"s\[10\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] ALU.vhd(17) " "Inferred latch for \"s\[11\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] ALU.vhd(17) " "Inferred latch for \"s\[12\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] ALU.vhd(17) " "Inferred latch for \"s\[13\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] ALU.vhd(17) " "Inferred latch for \"s\[14\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] ALU.vhd(17) " "Inferred latch for \"s\[15\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder datapath:DP\|ALU:DUT_ALU\|sixteen_bit_adder:DUT1 " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\|sixteen_bit_adder:DUT1\"" {  } { { "ALU.vhd" "DUT1" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_subtracter datapath:DP\|ALU:DUT_ALU\|sixteen_bit_subtracter:DUT3 " "Elaborating entity \"sixteen_bit_subtracter\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\|sixteen_bit_subtracter:DUT3\"" {  } { { "ALU.vhd" "DUT3" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_nand datapath:DP\|ALU:DUT_ALU\|sixteen_bit_nand:DUT4 " "Elaborating entity \"sixteen_bit_nand\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\|sixteen_bit_nand:DUT4\"" {  } { { "ALU.vhd" "DUT4" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile datapath:DP\|RegFile:DUT_RegFile " "Elaborating entity \"RegFile\" for hierarchy \"datapath:DP\|RegFile:DUT_RegFile\"" {  } { { "Datapath.vhd" "DUT_RegFile" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731743 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 RegFile.vhd(16) " "VHDL Process Statement warning at RegFile.vhd(16): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 RegFile.vhd(16) " "VHDL Process Statement warning at RegFile.vhd(16): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] RegFile.vhd(16) " "Inferred latch for \"D2\[0\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] RegFile.vhd(16) " "Inferred latch for \"D2\[1\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] RegFile.vhd(16) " "Inferred latch for \"D2\[2\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] RegFile.vhd(16) " "Inferred latch for \"D2\[3\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] RegFile.vhd(16) " "Inferred latch for \"D2\[4\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] RegFile.vhd(16) " "Inferred latch for \"D2\[5\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] RegFile.vhd(16) " "Inferred latch for \"D2\[6\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] RegFile.vhd(16) " "Inferred latch for \"D2\[7\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] RegFile.vhd(16) " "Inferred latch for \"D2\[8\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] RegFile.vhd(16) " "Inferred latch for \"D2\[9\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731744 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] RegFile.vhd(16) " "Inferred latch for \"D2\[10\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] RegFile.vhd(16) " "Inferred latch for \"D2\[11\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] RegFile.vhd(16) " "Inferred latch for \"D2\[12\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] RegFile.vhd(16) " "Inferred latch for \"D2\[13\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] RegFile.vhd(16) " "Inferred latch for \"D2\[14\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] RegFile.vhd(16) " "Inferred latch for \"D2\[15\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] RegFile.vhd(16) " "Inferred latch for \"D1\[0\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] RegFile.vhd(16) " "Inferred latch for \"D1\[1\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] RegFile.vhd(16) " "Inferred latch for \"D1\[2\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] RegFile.vhd(16) " "Inferred latch for \"D1\[3\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] RegFile.vhd(16) " "Inferred latch for \"D1\[4\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] RegFile.vhd(16) " "Inferred latch for \"D1\[5\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] RegFile.vhd(16) " "Inferred latch for \"D1\[6\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] RegFile.vhd(16) " "Inferred latch for \"D1\[7\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] RegFile.vhd(16) " "Inferred latch for \"D1\[8\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] RegFile.vhd(16) " "Inferred latch for \"D1\[9\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] RegFile.vhd(16) " "Inferred latch for \"D1\[10\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] RegFile.vhd(16) " "Inferred latch for \"D1\[11\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] RegFile.vhd(16) " "Inferred latch for \"D1\[12\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] RegFile.vhd(16) " "Inferred latch for \"D1\[13\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] RegFile.vhd(16) " "Inferred latch for \"D1\[14\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] RegFile.vhd(16) " "Inferred latch for \"D1\[15\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731745 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extender_by_7 datapath:DP\|Sign_Extender_by_7:DUT_SE7 " "Elaborating entity \"Sign_Extender_by_7\" for hierarchy \"datapath:DP\|Sign_Extender_by_7:DUT_SE7\"" {  } { { "Datapath.vhd" "DUT_SE7" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extender_by_10 datapath:DP\|Sign_Extender_by_10:DUT_SE10 " "Elaborating entity \"Sign_Extender_by_10\" for hierarchy \"datapath:DP\|Sign_Extender_by_10:DUT_SE10\"" {  } { { "Datapath.vhd" "DUT_SE10" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter datapath:DP\|Shifter:DUT_Shifter " "Elaborating entity \"Shifter\" for hierarchy \"datapath:DP\|Shifter:DUT_Shifter\"" {  } { { "Datapath.vhd" "DUT_Shifter" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder datapath:DP\|PriorityEncoder:DUT_PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"datapath:DP\|PriorityEncoder:DUT_PE\"" {  } { { "Datapath.vhd" "DUT_PE" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:DP\|memory:DUT_Mem " "Elaborating entity \"memory\" for hierarchy \"datapath:DP\|memory:DUT_Mem\"" {  } { { "Datapath.vhd" "DUT_Mem" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731748 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout memory.vhd(50) " "VHDL Process Statement warning at memory.vhd(50): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] memory.vhd(50) " "Inferred latch for \"Dout\[0\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] memory.vhd(50) " "Inferred latch for \"Dout\[1\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] memory.vhd(50) " "Inferred latch for \"Dout\[2\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] memory.vhd(50) " "Inferred latch for \"Dout\[3\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] memory.vhd(50) " "Inferred latch for \"Dout\[4\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] memory.vhd(50) " "Inferred latch for \"Dout\[5\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] memory.vhd(50) " "Inferred latch for \"Dout\[6\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] memory.vhd(50) " "Inferred latch for \"Dout\[7\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] memory.vhd(50) " "Inferred latch for \"Dout\[8\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] memory.vhd(50) " "Inferred latch for \"Dout\[9\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] memory.vhd(50) " "Inferred latch for \"Dout\[10\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] memory.vhd(50) " "Inferred latch for \"Dout\[11\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] memory.vhd(50) " "Inferred latch for \"Dout\[12\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] memory.vhd(50) " "Inferred latch for \"Dout\[13\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] memory.vhd(50) " "Inferred latch for \"Dout\[14\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] memory.vhd(50) " "Inferred latch for \"Dout\[15\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731749 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Latch datapath:DP\|IR_Latch:DUT_IRlatch " "Elaborating entity \"IR_Latch\" for hierarchy \"datapath:DP\|IR_Latch:DUT_IRlatch\"" {  } { { "Datapath.vhd" "DUT_IRlatch" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout Ir_latch.vhd(15) " "VHDL Process Statement warning at Ir_latch.vhd(15): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[0\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[1\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[2\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[3\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[4\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[5\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[6\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[7\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[8\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[9\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[10\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[11\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[12\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[13\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[14\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731750 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[15\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731751 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister datapath:DP\|DataRegister:DUT_T1latch " "Elaborating entity \"DataRegister\" for hierarchy \"datapath:DP\|DataRegister:DUT_T1latch\"" {  } { { "Datapath.vhd" "DUT_T1latch" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag datapath:DP\|flag:DUT_T6flag " "Elaborating entity \"flag\" for hierarchy \"datapath:DP\|flag:DUT_T6flag\"" {  } { { "Datapath.vhd" "DUT_T6flag" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister datapath:DP\|DataRegister:DUT_T10_latch " "Elaborating entity \"DataRegister\" for hierarchy \"datapath:DP\|DataRegister:DUT_T10_latch\"" {  } { { "Datapath.vhd" "DUT_T10_latch" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 datapath:DP\|mux81:DUT_ALU_a_mux_device " "Elaborating entity \"mux81\" for hierarchy \"datapath:DP\|mux81:DUT_ALU_a_mux_device\"" {  } { { "Datapath.vhd" "DUT_ALU_a_mux_device" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731754 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux81.vhd(14) " "VHDL Process Statement warning at mux81.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux81.vhd(17) " "Inferred latch for \"x\[0\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux81.vhd(17) " "Inferred latch for \"x\[1\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux81.vhd(17) " "Inferred latch for \"x\[2\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mux81.vhd(17) " "Inferred latch for \"x\[3\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mux81.vhd(17) " "Inferred latch for \"x\[4\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mux81.vhd(17) " "Inferred latch for \"x\[5\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mux81.vhd(17) " "Inferred latch for \"x\[6\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mux81.vhd(17) " "Inferred latch for \"x\[7\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731755 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] mux81.vhd(17) " "Inferred latch for \"x\[8\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] mux81.vhd(17) " "Inferred latch for \"x\[9\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] mux81.vhd(17) " "Inferred latch for \"x\[10\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] mux81.vhd(17) " "Inferred latch for \"x\[11\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] mux81.vhd(17) " "Inferred latch for \"x\[12\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] mux81.vhd(17) " "Inferred latch for \"x\[13\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] mux81.vhd(17) " "Inferred latch for \"x\[14\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] mux81.vhd(17) " "Inferred latch for \"x\[15\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731756 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 datapath:DP\|mux41:DUT_Mem_mux " "Elaborating entity \"mux41\" for hierarchy \"datapath:DP\|mux41:DUT_Mem_mux\"" {  } { { "Datapath.vhd" "DUT_Mem_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux41.vhd(16) " "VHDL Process Statement warning at mux41.vhd(16): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux41.vhd(19) " "Inferred latch for \"x\[0\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux41.vhd(19) " "Inferred latch for \"x\[1\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux41.vhd(19) " "Inferred latch for \"x\[2\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mux41.vhd(19) " "Inferred latch for \"x\[3\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mux41.vhd(19) " "Inferred latch for \"x\[4\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mux41.vhd(19) " "Inferred latch for \"x\[5\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mux41.vhd(19) " "Inferred latch for \"x\[6\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mux41.vhd(19) " "Inferred latch for \"x\[7\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] mux41.vhd(19) " "Inferred latch for \"x\[8\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] mux41.vhd(19) " "Inferred latch for \"x\[9\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] mux41.vhd(19) " "Inferred latch for \"x\[10\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] mux41.vhd(19) " "Inferred latch for \"x\[11\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] mux41.vhd(19) " "Inferred latch for \"x\[12\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] mux41.vhd(19) " "Inferred latch for \"x\[13\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731757 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] mux41.vhd(19) " "Inferred latch for \"x\[14\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] mux41.vhd(19) " "Inferred latch for \"x\[15\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 datapath:DP\|mux21:DUT_A1_mux " "Elaborating entity \"mux21\" for hierarchy \"datapath:DP\|mux21:DUT_A1_mux\"" {  } { { "Datapath.vhd" "DUT_A1_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux21.vhd(14) " "VHDL Process Statement warning at mux21.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux21.vhd(17) " "Inferred latch for \"x\[0\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux21.vhd(17) " "Inferred latch for \"x\[1\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux21.vhd(17) " "Inferred latch for \"x\[2\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731758 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 datapath:DP\|mux41:DUT_A2_mux " "Elaborating entity \"mux41\" for hierarchy \"datapath:DP\|mux41:DUT_A2_mux\"" {  } { { "Datapath.vhd" "DUT_A2_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731759 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux41.vhd(16) " "VHDL Process Statement warning at mux41.vhd(16): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731759 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux41.vhd(19) " "Inferred latch for \"x\[0\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731759 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux41.vhd(19) " "Inferred latch for \"x\[1\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731759 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux41.vhd(19) " "Inferred latch for \"x\[2\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731759 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 datapath:DP\|mux81:DUT_A3_mux " "Elaborating entity \"mux81\" for hierarchy \"datapath:DP\|mux81:DUT_A3_mux\"" {  } { { "Datapath.vhd" "DUT_A3_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731760 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux81.vhd(14) " "VHDL Process Statement warning at mux81.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731760 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux81.vhd(17) " "Inferred latch for \"x\[0\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731760 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux81.vhd(17) " "Inferred latch for \"x\[1\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731760 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux81.vhd(17) " "Inferred latch for \"x\[2\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731760 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 datapath:DP\|mux21:DUT_T6_mux " "Elaborating entity \"mux21\" for hierarchy \"datapath:DP\|mux21:DUT_T6_mux\"" {  } { { "Datapath.vhd" "DUT_T6_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511731761 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux21.vhd(14) " "VHDL Process Statement warning at mux21.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479511731761 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux21.vhd(17) " "Inferred latch for \"x\[0\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731761 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux21.vhd(17) " "Inferred latch for \"x\[1\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731761 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux21.vhd(17) " "Inferred latch for \"x\[2\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mux21.vhd(17) " "Inferred latch for \"x\[3\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mux21.vhd(17) " "Inferred latch for \"x\[4\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mux21.vhd(17) " "Inferred latch for \"x\[5\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mux21.vhd(17) " "Inferred latch for \"x\[6\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mux21.vhd(17) " "Inferred latch for \"x\[7\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] mux21.vhd(17) " "Inferred latch for \"x\[8\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] mux21.vhd(17) " "Inferred latch for \"x\[9\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] mux21.vhd(17) " "Inferred latch for \"x\[10\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] mux21.vhd(17) " "Inferred latch for \"x\[11\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] mux21.vhd(17) " "Inferred latch for \"x\[12\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] mux21.vhd(17) " "Inferred latch for \"x\[13\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] mux21.vhd(17) " "Inferred latch for \"x\[14\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] mux21.vhd(17) " "Inferred latch for \"x\[15\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511731762 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[0\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[1\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[2\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[3\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[4\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[5\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[6\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[7\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[8\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[9\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[10\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[11\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[12\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[13\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[14\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[15\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[0\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[1\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[2\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[3\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[4\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[5\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[6\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[7\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[8\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[9\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[10\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[11\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[12\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[13\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[14\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[15\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[0\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[0\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[0\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[1\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[2\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[3\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[4\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[5\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[6\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[7\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[8\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[9\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[10\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[11\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[12\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[13\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[14\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[15\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[15\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[15\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[14\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[14\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[13\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[13\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[12\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[12\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[11\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[11\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[10\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[10\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[9\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[9\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[8\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[8\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[7\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[7\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[6\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[6\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[5\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[5\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[4\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[4\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[3\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[3\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[2\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[2\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[1\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[1\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_A3_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux81:DUT_A3_mux\|x\[2\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_A3_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux81:DUT_A3_mux\|x\[1\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_A3_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux81:DUT_A3_mux\|x\[0\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479511732312 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "257 " "257 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479511732544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479511732633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479511732633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "final.vhd" "" { Text "/home/krishna/GIT/Toplevel/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479511732669 "|Final|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1479511732669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479511732670 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479511732670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479511732670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479511732682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 23:28:52 2016 " "Processing ended: Fri Nov 18 23:28:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479511732682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479511732682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479511732682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479511732682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479511733507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479511733507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 23:28:53 2016 " "Processing started: Fri Nov 18 23:28:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479511733507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479511733507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479511733508 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479511733552 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1479511733552 ""}
{ "Info" "0" "" "Revision = Final" {  } {  } 0 0 "Revision = Final" 0 0 "Fitter" 0 0 1479511733553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1479511733599 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479511733604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479511733643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479511733643 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479511733790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1479511733794 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479511733845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479511733845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479511733845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479511733845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/krishna/GIT/Toplevel/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479511733848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/krishna/GIT/Toplevel/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479511733848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/krishna/GIT/Toplevel/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479511733848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/krishna/GIT/Toplevel/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479511733848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/krishna/Quartus_16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/krishna/GIT/Toplevel/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479511733848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479511733848 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479511733849 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479511734053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1479511734150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479511734151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1479511734152 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1479511734152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1479511734153 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1479511734153 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1479511734153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479511734157 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479511734157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479511734157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479511734158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479511734158 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479511734158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479511734158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479511734158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479511734158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1479511734159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479511734159 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1479511734160 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1479511734160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479511734160 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479511734160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1479511734160 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479511734160 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479511734165 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479511734167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479511734966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479511735000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479511735019 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479511735115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479511735115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479511735283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/krishna/GIT/Toplevel/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479511736135 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479511736135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479511736172 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1479511736172 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479511736172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479511736173 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479511736284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479511736288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479511736426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479511736426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479511736743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479511737022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/krishna/GIT/Toplevel/output_files/Final.fit.smsg " "Generated suppressed messages file /home/krishna/GIT/Toplevel/output_files/Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479511737154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1390 " "Peak virtual memory: 1390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479511737328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 23:28:57 2016 " "Processing ended: Fri Nov 18 23:28:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479511737328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479511737328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479511737328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479511737328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479511738185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479511738186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 23:28:58 2016 " "Processing started: Fri Nov 18 23:28:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479511738186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479511738186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479511738186 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1479511738990 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479511739019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479511739119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 23:28:59 2016 " "Processing ended: Fri Nov 18 23:28:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479511739119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479511739119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479511739119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479511739119 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479511739245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479511739901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479511739902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 23:28:59 2016 " "Processing started: Fri Nov 18 23:28:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479511739902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511739902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c Final " "Command: quartus_sta final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511739902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1479511739974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740075 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740261 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740262 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740262 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740262 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740262 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1479511740263 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740266 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479511740267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740270 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479511740272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740652 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740652 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740652 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740655 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479511740657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740720 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740720 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740720 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511740722 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511741030 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511741030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1093 " "Peak virtual memory: 1093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479511741043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 23:29:01 2016 " "Processing ended: Fri Nov 18 23:29:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479511741043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479511741043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479511741043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511741043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479511741932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479511741933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 23:29:01 2016 " "Processing started: Fri Nov 18 23:29:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479511741933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479511741933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479511741933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_85c_slow.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_85c_slow.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742238 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_0c_slow.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_0c_slow.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_min_1200mv_0c_fast.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_min_1200mv_0c_fast.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_85c_vhd_slow.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_85c_vhd_slow.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_0c_vhd_slow.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_0c_vhd_slow.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_min_1200mv_0c_vhd_fast.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_min_1200mv_0c_vhd_fast.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_vhd.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_vhd.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479511742328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479511742347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 23:29:02 2016 " "Processing ended: Fri Nov 18 23:29:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479511742347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479511742347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479511742347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479511742347 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 208 s " "Quartus Prime Full Compilation was successful. 0 errors, 208 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479511742458 ""}
