###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Mon Apr 11 16:41:08 2016
#  Design:            FreqDiv64
#  Command:           defOut -floorplan -netlist -routing FreqDiv64.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN FreqDiv64 ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 21.280 ;
    DESIGN FE_CORE_BOX_UR_X REAL 84.510 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 21.280 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 76.720 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 105790 98000 ) ;

ROW CORE_ROW_0 ams018hvSite 21280 21280 FS DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018hvSite 21280 26320 N DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018hvSite 21280 31360 FS DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018hvSite 21280 36400 N DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018hvSite 21280 41440 FS DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018hvSite 21280 46480 N DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018hvSite 21280 51520 FS DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018hvSite 21280 56560 N DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018hvSite 21280 61600 FS DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_9 ams018hvSite 21280 66640 N DO 112 BY 1 STEP 560 0
 ;
ROW CORE_ROW_10 ams018hvSite 21280 71680 FS DO 112 BY 1 STEP 560 0
 ;

TRACKS Y 280 DO 175 STEP 560 LAYER M1 ;
TRACKS X 280 DO 189 STEP 560 LAYER M1 ;
TRACKS X 280 DO 189 STEP 560 LAYER M2 ;
TRACKS Y 280 DO 175 STEP 560 LAYER M2 ;
TRACKS Y 280 DO 175 STEP 560 LAYER M3 ;
TRACKS X 280 DO 189 STEP 560 LAYER M3 ;
TRACKS X 280 DO 189 STEP 560 LAYER M4 ;
TRACKS Y 280 DO 175 STEP 560 LAYER M4 ;
TRACKS Y 280 DO 175 STEP 560 LAYER MT ;
TRACKS X 280 DO 189 STEP 560 LAYER MT ;
TRACKS X 6580 DO 11 STEP 9800 LAYER AM ;
TRACKS Y 420 DO 175 STEP 560 LAYER AM ;

GCELLGRID X -10 DO 2 STEP 8410 ;
GCELLGRID X 16800 DO 11 STEP 8400 ;
GCELLGRID X 105800 DO 1 STEP 5000 ;
GCELLGRID Y -10 DO 2 STEP 8410 ;
GCELLGRID Y 16800 DO 10 STEP 8400 ;
GCELLGRID Y 98010 DO 1 STEP 5610 ;

VIAS 3 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 180 180 180 180
 + ROWCOL 7 7
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 60 240 60
 + ROWCOL 2 5
 ;
- M1_M2_3
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 180 240 180
 + ROWCOL 7 5
 ;
END VIAS

COMPONENTS 146 ;
- g445 OA22X3_HV + PLACED ( 76720 56560 ) N
 ;
- g446 OA22X3_HV + PLACED ( 48160 41440 ) S
 ;
- g448 IMUX2XL_HV + PLACED ( 76720 41440 ) FS
 ;
- g449 IMUX2XL_HV + PLACED ( 54320 41440 ) S
 ;
- g450 IMUX2XL_HV + PLACED ( 57680 46480 ) N
 ;
- g451 IMUX2XL_HV + PLACED ( 42000 46480 ) FN
 ;
- g452 IMUX2XL_HV + PLACED ( 75600 66640 ) FN
 ;
- g453 IMUX2XL_HV + PLACED ( 30240 41440 ) S
 ;
- g454 IMUX2XL_HV + PLACED ( 46480 46480 ) FN
 ;
- g268 HAX3_HV + PLACED ( 70560 56560 ) N
 ;
- g270 HAX3_HV + PLACED ( 70560 46480 ) N
 ;
- g272 HAX3_HV + PLACED ( 76720 46480 ) FN
 ;
- g274 HAX3_HV + PLACED ( 70560 41440 ) FS
 ;
- g276 HAX3_HV + PLACED ( 54880 26320 ) N
 ;
- g278 HAX3_HV + PLACED ( 42000 31360 ) S
 ;
- g280 HAX3_HV + PLACED ( 42000 41440 ) FS
 ;
- g282 HAX3_HV + PLACED ( 24080 31360 ) FS
 ;
- g284 HAX3_HV + PLACED ( 23520 36400 ) N
 ;
- g286 HAX3_HV + PLACED ( 24080 41440 ) FS
 ;
- g288 HAX3_HV + PLACED ( 22960 56560 ) N
 ;
- g290 HAX3_HV + PLACED ( 29120 56560 ) FN
 ;
- g292 HAX3_HV + PLACED ( 42000 51520 ) S
 ;
- g266 XOR2X1_HV + PLACED ( 71120 66640 ) FN
 ;
- g444 OAI221X3_HV + PLACED ( 58800 41440 ) FS
 ;
- g447 OAI221X3_HV + PLACED ( 50960 46480 ) N
 ;
- g457 INVXL_HV + PLACED ( 57120 36400 ) N
 ;
- g460 INVXL_HV + PLACED ( 58800 61600 ) FS
 ;
- g461 INVXL_HV + PLACED ( 33600 51520 ) S
 ;
- divider_reg\[14\] DFCX1_HV + PLACED ( 50960 66640 ) FN
 ;
- divider_reg\[13\] DFCX1_HV + PLACED ( 70560 61600 ) FS
 ;
- divider_reg\[12\] DFCX1_HV + PLACED ( 70560 36400 ) N
 ;
- divider_reg\[11\] DFCX1_HV + PLACED ( 70560 51520 ) FS
 ;
- divider_reg\[10\] DFCX1_HV + PLACED ( 70560 31360 ) FS
 ;
- divider_reg\[9\] DFCX1_HV + PLACED ( 70560 26320 ) N
 ;
- divider_reg\[8\] DFCX1_HV + PLACED ( 42000 26320 ) N
 ;
- divider_reg\[7\] DFCX1_HV + PLACED ( 48160 31360 ) FS
 ;
- divider_reg\[6\] DFCX1_HV + PLACED ( 22400 26320 ) FN
 ;
- divider_reg\[4\] DFCX1_HV + PLACED ( 22400 46480 ) FN
 ;
- divider_reg\[3\] DFCX1_HV + PLACED ( 22400 61600 ) S
 ;
- divider_reg\[2\] DFCX1_HV + PLACED ( 42000 61600 ) FS
 ;
- divider_reg\[1\] DFCX1_HV + PLACED ( 42560 56560 ) N
 ;
- divider_reg\[0\] DFCX1_HV + PLACED ( 48160 51520 ) S
 ;
- FE_OFC0_Resetn CLKBUFX2_HV + SOURCE TIMING + PLACED ( 33040 31360 ) S
 ;
- g443 OAI211X3_HV + PLACED ( 55440 61600 ) S
 ;
- g455 OR2X2_HV + PLACED ( 61040 51520 ) FS
 ;
- g456 NAND2XL_HV + PLACED ( 52640 41440 ) S
 ;
- g459 NAND2XL_HV + PLACED ( 57680 56560 ) FN
 ;
- g442 MUX2X3_HV + PLACED ( 58240 36400 ) FN
 ;
- g458 NOR2XL_HV + PLACED ( 55440 46480 ) N
 ;
- divider_reg\[5\] DFCX4_HV + PLACED ( 42000 36400 ) N
 ;
- FILLERCAP_impl0_1 FILLCAPX32_HV + SOURCE DIST + PLACED ( 21840 21280 ) FS
 ;
- FILLERCAP_impl0_2 FILLCAPX32_HV + SOURCE DIST + PLACED ( 39760 21280 ) FS
 ;
- FILLERCAP_impl0_3 FILLCAPX4_HV + SOURCE DIST + PLACED ( 80640 21280 ) FS
 ;
- FILLERCAP_impl0_4 FILLCAPX4_HV + SOURCE DIST + PLACED ( 21840 31360 ) FS
 ;
- FILLERCAP_impl0_5 FILLCAPX8_HV + SOURCE DIST + PLACED ( 35280 31360 ) FS
 ;
- FILLERCAP_impl0_6 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39760 31360 ) FS
 ;
- FILLERCAP_impl0_7 FILLCAPX4_HV + SOURCE DIST + PLACED ( 61040 31360 ) FS
 ;
- FILLERCAP_impl0_8 FILLCAPX4_HV + SOURCE DIST + PLACED ( 21840 41440 ) FS
 ;
- FILLERCAP_impl0_9 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 41440 ) FS
 ;
- FILLERCAP_impl0_10 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 41440 ) FS
 ;
- FILLERCAP_impl0_11 FILLCAPX8_HV + SOURCE DIST + PLACED ( 63280 41440 ) FS
 ;
- FILLERCAP_impl0_12 FILLCAPX4_HV + SOURCE DIST + PLACED ( 67760 41440 ) FS
 ;
- FILLERCAP_impl0_13 FILLCAPX4_HV + SOURCE DIST + PLACED ( 81200 41440 ) FS
 ;
- FILLERCAP_impl0_14 FILLCAPX8_HV + SOURCE DIST + PLACED ( 63280 46480 ) N
 ;
- FILLERCAP_impl0_15 FILLCAPX4_HV + SOURCE DIST + PLACED ( 67760 46480 ) N
 ;
- FILLERCAP_impl0_16 FILLCAPX4_HV + SOURCE DIST + PLACED ( 21840 51520 ) FS
 ;
- FILLERCAP_impl0_17 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 51520 ) FS
 ;
- FILLERCAP_impl0_18 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 51520 ) FS
 ;
- FILLERCAP_impl0_19 FILLCAPX8_HV + SOURCE DIST + PLACED ( 35280 56560 ) N
 ;
- FILLERCAP_impl0_20 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39760 56560 ) N
 ;
- FILLERCAP_impl0_21 FILLCAPX4_HV + SOURCE DIST + PLACED ( 55440 56560 ) N
 ;
- FILLERCAP_impl0_22 FILLCAPX8_HV + SOURCE DIST + PLACED ( 63280 56560 ) FN
 ;
- FILLERCAP_impl0_23 FILLCAPX4_HV + SOURCE DIST + PLACED ( 67760 56560 ) N
 ;
- FILLERCAP_impl0_24 FILLCAPX4_HV + SOURCE DIST + PLACED ( 81200 56560 ) N
 ;
- FILLERCAP_impl0_25 FILLCAPX32_HV + SOURCE DIST + PLACED ( 21840 66640 ) N
 ;
- FILLERCAP_impl0_26 FILLCAPX16_HV + SOURCE DIST + PLACED ( 39760 66640 ) N
 ;
- FILLERCAP_impl0_27 FILLCAPX4_HV + SOURCE DIST + PLACED ( 48720 66640 ) N
 ;
- FILLERCAP_impl0_28 FILLCAPX4_HV + SOURCE DIST + PLACED ( 80080 66640 ) N
 ;
- FILLERCAP_impl0_29 FILLCAPX32_HV + SOURCE DIST + PLACED ( 21840 71680 ) FS
 ;
- FILLERCAP_impl0_30 FILLCAPX32_HV + SOURCE DIST + PLACED ( 39760 71680 ) FS
 ;
- FILLERCAP_impl0_31 FILLCAPX32_HV + SOURCE DIST + PLACED ( 57680 71680 ) FS
 ;
- FILLERCAP_impl0_32 FILLCAPX8_HV + SOURCE DIST + PLACED ( 75600 71680 ) FS
 ;
- FILLERCAP_impl0_33 FILLCAPX4_HV + SOURCE DIST + PLACED ( 80080 71680 ) FS
 ;
- FILLER_impl0_1 FILLCELLX32_HV + SOURCE DIST + PLACED ( 57680 21280 ) FS
 ;
- FILLER_impl0_2 FILLCELLX8_HV + SOURCE DIST + PLACED ( 75600 21280 ) FS
 ;
- FILLER_impl0_3 FILLCELLX1_HV + SOURCE DIST + PLACED ( 80080 21280 ) FS
 ;
- FILLER_impl0_4 FILLCELLX2_HV + SOURCE DIST + PLACED ( 82880 21280 ) FS
 ;
- FILLER_impl0_5 FILLCELLX1_HV + SOURCE DIST + PLACED ( 21840 26320 ) N
 ;
- FILLER_impl0_6 FILLCELLX8_HV + SOURCE DIST + PLACED ( 35280 26320 ) N
 ;
- FILLER_impl0_7 FILLCELLX4_HV + SOURCE DIST + PLACED ( 39760 26320 ) N
 ;
- FILLER_impl0_8 FILLCELLX16_HV + SOURCE DIST + PLACED ( 61040 26320 ) N
 ;
- FILLER_impl0_9 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 26320 ) N
 ;
- FILLER_impl0_10 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 26320 ) N
 ;
- FILLER_impl0_11 FILLCELLX4_HV + SOURCE DIST + PLACED ( 30240 31360 ) FS
 ;
- FILLER_impl0_12 FILLCELLX1_HV + SOURCE DIST + PLACED ( 32480 31360 ) FS
 ;
- FILLER_impl0_13 FILLCELLX8_HV + SOURCE DIST + PLACED ( 63280 31360 ) FS
 ;
- FILLER_impl0_14 FILLCELLX4_HV + SOURCE DIST + PLACED ( 67760 31360 ) FS
 ;
- FILLER_impl0_15 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 31360 ) FS
 ;
- FILLER_impl0_16 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 31360 ) FS
 ;
- FILLER_impl0_17 FILLCELLX2_HV + SOURCE DIST + PLACED ( 21840 36400 ) N
 ;
- FILLER_impl0_18 FILLCELLX1_HV + SOURCE DIST + PLACED ( 22960 36400 ) N
 ;
- FILLER_impl0_19 FILLCELLX16_HV + SOURCE DIST + PLACED ( 29680 36400 ) N
 ;
- FILLER_impl0_20 FILLCELLX4_HV + SOURCE DIST + PLACED ( 38640 36400 ) N
 ;
- FILLER_impl0_21 FILLCELLX2_HV + SOURCE DIST + PLACED ( 40880 36400 ) N
 ;
- FILLER_impl0_22 FILLCELLX8_HV + SOURCE DIST + PLACED ( 63280 36400 ) N
 ;
- FILLER_impl0_23 FILLCELLX4_HV + SOURCE DIST + PLACED ( 67760 36400 ) N
 ;
- FILLER_impl0_24 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 36400 ) N
 ;
- FILLER_impl0_25 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 36400 ) N
 ;
- FILLER_impl0_26 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 41440 ) FS
 ;
- FILLER_impl0_27 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 41440 ) FS
 ;
- FILLER_impl0_28 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 41440 ) FS
 ;
- FILLER_impl0_29 FILLCELLX1_HV + SOURCE DIST + PLACED ( 21840 46480 ) N
 ;
- FILLER_impl0_30 FILLCELLX8_HV + SOURCE DIST + PLACED ( 35280 46480 ) N
 ;
- FILLER_impl0_31 FILLCELLX4_HV + SOURCE DIST + PLACED ( 39760 46480 ) N
 ;
- FILLER_impl0_32 FILLCELLX1_HV + SOURCE DIST + PLACED ( 57120 46480 ) N
 ;
- FILLER_impl0_33 FILLCELLX2_HV + SOURCE DIST + PLACED ( 62160 46480 ) N
 ;
- FILLER_impl0_34 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 46480 ) N
 ;
- FILLER_impl0_35 FILLCELLX2_HV + SOURCE DIST + PLACED ( 82880 46480 ) N
 ;
- FILLER_impl0_36 FILLCELLX16_HV + SOURCE DIST + PLACED ( 24080 51520 ) FS
 ;
- FILLER_impl0_37 FILLCELLX1_HV + SOURCE DIST + PLACED ( 33040 51520 ) FS
 ;
- FILLER_impl0_38 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 51520 ) FS
 ;
- FILLER_impl0_39 FILLCELLX8_HV + SOURCE DIST + PLACED ( 63840 51520 ) FS
 ;
- FILLER_impl0_40 FILLCELLX4_HV + SOURCE DIST + PLACED ( 68320 51520 ) FS
 ;
- FILLER_impl0_41 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 51520 ) FS
 ;
- FILLER_impl0_42 FILLCELLX2_HV + SOURCE DIST + PLACED ( 21840 56560 ) N
 ;
- FILLER_impl0_43 FILLCELLX1_HV + SOURCE DIST + PLACED ( 42000 56560 ) N
 ;
- FILLER_impl0_44 FILLCELLX4_HV + SOURCE DIST + PLACED ( 59360 56560 ) N
 ;
- FILLER_impl0_45 FILLCELLX2_HV + SOURCE DIST + PLACED ( 61600 56560 ) N
 ;
- FILLER_impl0_46 FILLCELLX1_HV + SOURCE DIST + PLACED ( 62720 56560 ) N
 ;
- FILLER_impl0_47 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 56560 ) N
 ;
- FILLER_impl0_48 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 56560 ) N
 ;
- FILLER_impl0_49 FILLCELLX1_HV + SOURCE DIST + PLACED ( 21840 61600 ) FS
 ;
- FILLER_impl0_50 FILLCELLX8_HV + SOURCE DIST + PLACED ( 35280 61600 ) FS
 ;
- FILLER_impl0_51 FILLCELLX4_HV + SOURCE DIST + PLACED ( 39760 61600 ) FS
 ;
- FILLER_impl0_52 FILLCELLX1_HV + SOURCE DIST + PLACED ( 54880 61600 ) FS
 ;
- FILLER_impl0_53 FILLCELLX16_HV + SOURCE DIST + PLACED ( 59920 61600 ) FS
 ;
- FILLER_impl0_54 FILLCELLX2_HV + SOURCE DIST + PLACED ( 68880 61600 ) FS
 ;
- FILLER_impl0_55 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70000 61600 ) FS
 ;
- FILLER_impl0_56 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 61600 ) FS
 ;
- FILLER_impl0_57 FILLCELLX8_HV + SOURCE DIST + PLACED ( 63840 66640 ) N
 ;
- FILLER_impl0_58 FILLCELLX4_HV + SOURCE DIST + PLACED ( 68320 66640 ) N
 ;
- FILLER_impl0_59 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70560 66640 ) N
 ;
- FILLER_impl0_60 FILLCELLX2_HV + SOURCE DIST + PLACED ( 82320 66640 ) N
 ;
- FILLER_impl0_61 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 66640 ) N
 ;
- FILLER_impl0_62 FILLCELLX2_HV + SOURCE DIST + PLACED ( 82320 71680 ) FS
 ;
- FILLER_impl0_63 FILLCELLX1_HV + SOURCE DIST + PLACED ( 83440 71680 ) FS
 ;
END COMPONENTS

PINS 8 ;
- Fin + NET Fin + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 49000 ) E ;
- Fsel[3] + NET Fsel[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 105790 50680 ) W ;
- Fsel[2] + NET Fsel[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 105790 49560 ) W ;
- Fsel[1] + NET Fsel[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 105790 48440 ) W ;
- Fsel[0] + NET Fsel[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 105790 47320 ) W ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 105790 46200 ) W ;
- Fout + NET Fout + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 52360 0 ) N ;
- F_PFD + NET F_PFD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 50120 ) E ;
END PINS

BLOCKAGES 4 ;
   - LAYER M1 RECT ( 11080 10280 ) ( 21080 87720 ) ;
   - LAYER M1 RECT ( 21080 77720 ) ( 84710 87720 ) ;
   - LAYER M1 RECT ( 21080 10280 ) ( 84710 20280 ) ;
   - LAYER M1 RECT ( 84710 10280 ) ( 94710 87720 ) ;
END BLOCKAGES

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 40180 920 ) ( * 97080 )
    NEW M2 4000 + SHAPE RING ( 2880 920 ) ( * 97080 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 21280 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 31360 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 41440 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 51520 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 61600 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 71680 ) ( 84000 * )
    NEW M1 4000 + SHAPE RING ( 880 95080 ) ( 104400 * )
    NEW M1 4000 + SHAPE RING ( 880 2920 ) ( 104400 * )
    NEW M2 3000 + SHAPE STRIPE ( 65610 920 ) ( * 97080 )
    NEW M2 4000 + SHAPE RING ( 102400 920 ) ( * 97080 )
    NEW M2 0 + SHAPE RING ( 2880 2920 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 40180 41440 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 40180 31360 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 40180 21280 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 40180 2920 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 2880 95080 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 40180 71680 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 40180 61600 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 40180 51520 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 40180 95080 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 65610 41440 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 65610 31360 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 65610 21280 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 65610 2920 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 102400 2920 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 65610 71680 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 65610 61600 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 65610 51520 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 65610 95080 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 102400 95080 ) M1_M2_1
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 36780 5280 ) ( * 92720 )
    NEW M2 4000 + SHAPE RING ( 7280 5280 ) ( * 92720 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 26320 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 36400 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 46480 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 56560 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 66640 ) ( 84000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 21280 76720 ) ( 84000 * )
    NEW M1 4000 + SHAPE RING ( 5280 90720 ) ( 100000 * )
    NEW M1 4000 + SHAPE RING ( 5280 7280 ) ( 100000 * )
    NEW M2 3000 + SHAPE STRIPE ( 69010 5280 ) ( * 92720 )
    NEW M2 4000 + SHAPE RING ( 98000 5280 ) ( * 92720 )
    NEW M2 0 + SHAPE RING ( 7280 7280 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 36780 46480 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 36780 36400 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 36780 26320 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 36780 7280 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 7280 90720 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 36780 76720 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 36780 66640 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 36780 56560 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 36780 90720 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 69010 46480 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 69010 36400 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 69010 26320 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 69010 7280 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 98000 7280 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 69010 66640 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 69010 56560 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 69010 76720 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 69010 90720 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 98000 90720 ) M1_M2_1
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 84 ;
- Fin
  ( PIN Fin ) ( divider_reg\[5\] CP ) ( divider_reg\[0\] CP )
  ( divider_reg\[1\] CP ) ( divider_reg\[2\] CP ) ( divider_reg\[3\] CP )
  ( divider_reg\[4\] CP ) ( divider_reg\[6\] CP ) ( divider_reg\[7\] CP )
  ( divider_reg\[8\] CP ) ( divider_reg\[9\] CP ) ( divider_reg\[10\] CP )
  ( divider_reg\[11\] CP ) ( divider_reg\[12\] CP ) ( divider_reg\[13\] CP )
  ( divider_reg\[14\] CP ) ( g447 A1 )
  + ROUTED M3 ( 54040 48580 0 ) ( * 49000 )
    NEW M2 ( 54040 48580 0 ) ( * 49000 )
    NEW M2 ( 54040 49000 ) ( 54600 * 0 ) M1_M2_PR
    NEW M1 ( 63000 33880 0 ) ( 63560 * 0 ) M1_M2_PR
    NEW M2 ( 63000 28840 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M1 ( 63000 28840 0 ) ( 70840 * 0 )
    NEW M2 ( 42280 38360 0 ) ( * 39480 0 ) M1_M2_PR
    NEW M3 ( 42280 38360 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 42280 28280 ) ( * 28840 0 ) M1_M2_PR
    NEW M2 ( 42280 28280 ) ( 42840 * 0 ) M2_M3_PR
    NEW M3 ( 42840 28280 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 48440 28280 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M2 ( 48440 33880 0 ) ( * 38360 0 )
    NEW M1 ( 35000 28840 0 ) ( 42280 * 0 )
    NEW M2 ( 33880 40040 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M1 ( 33880 40040 0 ) ( 35000 * )
    NEW M1 ( 35000 39480 ) ( * 40040 )
    NEW M1 ( 35000 39480 ) ( 42280 * 0 )
    NEW M1 ( 41720 50120 ) ( 42840 * 0 ) M1_M2_PR
    NEW M1 ( 41720 49000 ) ( * 50120 )
    NEW M1 ( 35000 49000 0 ) ( 41720 * )
    NEW M1 ( 35000 64120 0 ) ( 42280 * 0 ) M1_M2_PR
    NEW M1 ( 42280 59080 0 ) ( 42840 * 0 ) M1_M2_PR
    NEW M2 ( 42280 59080 0 ) ( * 64120 0 )
    NEW M2 ( 42840 49000 0 ) ( * 50120 0 )
    NEW M2 ( 42840 50120 0 ) ( * 59080 0 )
    NEW M2 ( 63560 64120 0 ) ( * 69160 0 ) M1_M2_PR
    NEW M1 ( 63000 64120 0 ) ( 63560 * 0 ) M1_M2_PR
    NEW M1 ( 63560 64120 0 ) ( 70840 * 0 )
    NEW M1 ( 63560 38360 0 ) ( 64120 * )
    NEW M1 ( 64120 38360 ) ( * 38920 )
    NEW M1 ( 64120 38920 ) ( 70840 * 0 )
    NEW M1 ( 64120 54040 ) ( 70840 * 0 )
    NEW M1 ( 64120 54040 ) ( * 55720 )
    NEW M1 ( 63560 55720 0 ) ( 64120 * )
    NEW M2 ( 63000 55720 ) ( 63560 * 0 ) M1_M2_PR
    NEW M2 ( 63000 55720 ) ( * 58520 0 ) M1_M2_PR
    NEW M1 ( 60760 58520 0 ) ( 63000 * 0 )
    NEW M2 ( 63000 58520 0 ) ( * 64120 0 ) M1_M2_PR
    NEW M2 ( 71400 43960 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M3 ( 63560 43960 0 ) ( 71400 * 0 ) M2_M3_PR
    NEW M2 ( 63560 33880 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M2 ( 63560 38360 0 ) ( * 43960 0 ) M2_M3_PR
    NEW M1 ( 63560 33880 0 ) ( 70840 * 0 )
    NEW M3 ( 26600 49000 ) ( 33880 * 0 )
    NEW M3 ( 2520 48440 ) ( 26600 * )
    NEW M3 ( 26600 48440 ) ( * 49000 )
    NEW M3 ( 2520 48440 ) ( * 49000 )
    NEW M3 ( 840 49000 0 ) ( 2520 * )
    NEW M3 ( 41160 49000 ) ( 42840 * 0 ) M2_M3_PR
    NEW M3 ( 35560 48440 ) ( 41160 * )
    NEW M3 ( 41160 48440 ) ( * 49000 )
    NEW M3 ( 35560 48440 ) ( * 49000 )
    NEW M3 ( 33880 49000 0 ) ( 35560 * )
    NEW M3 ( 52360 49000 ) ( 54040 * 0 )
    NEW M3 ( 44520 48440 ) ( 52360 * )
    NEW M3 ( 52360 48440 ) ( * 49000 )
    NEW M3 ( 44520 48440 ) ( * 49000 )
    NEW M3 ( 42840 49000 0 ) ( 44520 * )
    NEW M3 ( 54040 49000 ) ( 60760 * 0 ) M2_M3_PR
    NEW M2 ( 60760 49000 0 ) ( * 54040 0 ) M1_M2_PR
    NEW M3 ( 60760 49000 0 ) ( 71400 * 0 )
    NEW M2 ( 60760 54040 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M3 ( 54040 48580 ) M2_M3_PR
    NEW M2 ( 63000 28840 ) M1_M2_PR
    NEW M3 ( 42280 38360 ) M2_M3_PR
    NEW M2 ( 33880 40040 ) M1_M2_PR
    NEW M2 ( 42280 59080 ) M1_M2_PR
 ;
- Fsel[3]
  ( PIN Fsel[3] ) ( g442 S )
  + ROUTED M2 ( 62440 38920 ) ( * 43400 ) M2_M3_PR
    NEW M3 ( 62440 43400 ) ( 64120 * )
    NEW M3 ( 64120 42840 ) ( * 43400 )
    NEW M3 ( 64120 42840 ) ( 72520 * )
    NEW M3 ( 72520 42840 ) ( * 43400 )
    NEW M3 ( 72520 43400 ) ( 77560 * ) M2_M3_PR
    NEW M2 ( 77560 43400 ) ( * 50680 ) M2_M3_PR
    NEW M3 ( 77560 50680 ) ( 79240 * )
    NEW M3 ( 79240 50680 ) ( * 51240 )
    NEW M3 ( 79240 51240 ) ( 103320 * )
    NEW M3 ( 103320 50680 ) ( * 51240 )
    NEW M3 ( 103320 50680 ) ( 105000 * 0 )
    NEW M2 ( 62440 38920 ) M1_M2_PR
 ;
- Fsel[2]
  ( PIN Fsel[2] ) ( g458 B ) ( g460 A ) ( g454 S ) ( g452 S ) ( g451 S )
  ( g450 S )
  + ROUTED M2 ( 55720 48440 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M2 ( 50680 49560 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M2 ( 79800 68600 0 ) ( * 69720 0 ) M1_M2_PR
    NEW M3 ( 76440 68600 ) ( 79800 * 0 ) M2_M3_PR
    NEW M3 ( 60760 67480 ) ( 76440 * )
    NEW M3 ( 76440 67480 ) ( * 68600 )
    NEW M3 ( 60760 67480 ) ( * 68600 )
    NEW M3 ( 59080 68600 0 ) ( 60760 * )
    NEW M3 ( 57400 60760 0 ) ( 59080 * 0 ) M2_M3_PR
    NEW M2 ( 59080 60760 0 ) ( * 65240 0 ) M1_M2_PR
    NEW M2 ( 59080 65240 0 ) ( * 68600 0 ) M2_M3_PR
    NEW M3 ( 55720 50680 0 ) ( 56840 * 0 ) M2_M3_PR
    NEW M2 ( 46200 49560 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M3 ( 46200 50680 0 ) ( 50680 * 0 )
    NEW M3 ( 50680 50680 0 ) ( 55720 * 0 )
    NEW M4 ( 57400 49560 0 ) ( * 50680 0 ) M3_M4_PR
    NEW M3 ( 57400 49560 0 ) ( 73080 * )
    NEW M3 ( 73080 49280 ) ( * 49560 )
    NEW M3 ( 73080 49280 ) ( 79800 * )
    NEW M3 ( 79800 49280 ) ( * 49560 )
    NEW M3 ( 79800 49560 ) ( 105000 * 0 )
    NEW M4 ( 57400 50680 0 ) ( * 60760 0 ) M3_M4_PR
    NEW M1 ( 56840 49560 0 ) ( 57960 * 0 )
    NEW M2 ( 56840 49560 0 ) ( * 50680 0 )
    NEW M3 ( 56840 50680 0 ) ( 57400 * 0 )
    NEW M2 ( 55720 48440 ) M1_M2_PR
    NEW M2 ( 50680 49560 ) M1_M2_PR
    NEW M2 ( 46200 49560 ) M1_M2_PR
    NEW M4 ( 57400 49560 ) M3_M4_PR
    NEW M2 ( 56840 49560 ) M1_M2_PR
 ;
- Fsel[1]
  ( PIN Fsel[1] ) ( g458 A ) ( g459 B ) ( g456 B ) ( g455 B )
  + ROUTED M2 ( 59080 57400 ) ( * 58520 0 ) M1_M2_PR
    NEW M3 ( 54040 45640 0 ) ( 56840 * 0 ) M2_M3_PR
    NEW M2 ( 54040 44520 0 ) ( * 45640 0 ) M2_M3_PR
    NEW M3 ( 73640 45640 ) ( * 46200 )
    NEW M3 ( 73640 46200 ) ( 78680 * )
    NEW M3 ( 78680 45640 ) ( * 46200 )
    NEW M3 ( 78680 45640 ) ( 81480 * 0 ) M3_M4_PR
    NEW M4 ( 81480 45640 0 ) ( * 48440 0 ) M3_M4_PR
    NEW M3 ( 81480 48440 0 ) ( 105000 * 0 )
    NEW M2 ( 56840 45640 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 56840 45640 0 ) ( 73640 * )
    NEW M2 ( 59080 55720 ) ( * 57400 )
    NEW M2 ( 59080 55720 ) ( 59640 * )
    NEW M2 ( 59640 50120 ) ( * 55720 )
    NEW M2 ( 57960 50120 ) ( 59640 * )
    NEW M2 ( 57960 48440 0 ) ( * 50120 )
    NEW M1 ( 56840 48440 0 ) ( 57960 * 0 ) M1_M2_PR
    NEW M2 ( 62440 54040 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M1 ( 59640 57400 0 ) ( 62440 * 0 )
    NEW M2 ( 59080 57400 0 ) ( 59640 * 0 ) M1_M2_PR
    NEW M2 ( 54040 44520 ) M1_M2_PR
    NEW M2 ( 62440 54040 ) M1_M2_PR
 ;
- Fsel[0]
  ( PIN Fsel[0] ) ( g459 A ) ( g461 A ) ( g447 A2 ) ( g453 S ) ( g449 S )
  ( g448 S )
  + ROUTED M2 ( 34440 51800 0 ) ( * 55160 0 ) M1_M2_PR
    NEW M2 ( 57400 51800 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M1 ( 57400 59080 0 ) ( 57960 * 0 )
    NEW M2 ( 34440 43400 0 ) ( * 51800 0 ) M2_M3_PR
    NEW M3 ( 51800 51800 ) ( 53480 * 0 ) M2_M3_PR
    NEW M3 ( 51800 51800 ) ( * 52360 )
    NEW M3 ( 45080 52360 ) ( 51800 * )
    NEW M3 ( 45080 51800 ) ( * 52360 )
    NEW M3 ( 34440 51800 0 ) ( 45080 * )
    NEW M2 ( 58520 42280 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M3 ( 77000 47320 0 ) ( 105000 * 0 )
    NEW M3 ( 60200 41720 ) ( * 42280 )
    NEW M3 ( 60200 41720 ) ( 75320 * )
    NEW M3 ( 75320 41720 ) ( * 42280 )
    NEW M3 ( 75320 42280 ) ( 77000 * 0 ) M2_M3_PR
    NEW M2 ( 77000 42280 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 77000 43400 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M4 ( 57960 42280 0 ) ( * 51800 0 ) M3_M4_PR
    NEW M3 ( 57960 42280 0 ) ( 58520 * 0 ) M2_M3_PR
    NEW M3 ( 58520 42280 0 ) ( 60200 * )
    NEW M3 ( 57400 51800 0 ) ( 57960 * 0 )
    NEW M2 ( 53480 49000 0 ) ( * 51800 0 )
    NEW M3 ( 53480 51800 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M2 ( 34440 43400 ) M1_M2_PR
    NEW M4 ( 57960 42280 ) M3_M4_PR
    NEW M2 ( 53480 49000 ) M1_M2_PR
 ;
- Resetn
  ( PIN Resetn ) ( divider_reg\[5\] RN ) ( FE_OFC0_Resetn A )
  ( divider_reg\[0\] RN ) ( divider_reg\[1\] RN ) ( divider_reg\[2\] RN )
  ( divider_reg\[7\] RN ) ( divider_reg\[8\] RN ) ( divider_reg\[9\] RN )
  ( divider_reg\[10\] RN ) ( divider_reg\[11\] RN ) ( divider_reg\[12\] RN )
  ( divider_reg\[13\] RN ) ( divider_reg\[14\] RN )
  + ROUTED M2 ( 80360 28280 0 ) ( * 34440 0 ) M1_M2_PR
    NEW M2 ( 52360 32760 ) ( * 35560 0 ) M2_M3_PR
    NEW M2 ( 51800 32760 ) ( 52360 * )
    NEW M2 ( 51800 28280 0 ) ( * 32760 )
    NEW M2 ( 57960 34440 0 ) ( * 35560 0 ) M2_M3_PR
    NEW M2 ( 52360 35560 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M2 ( 51800 63560 0 ) ( * 64680 0 ) M1_M2_PR
    NEW M2 ( 51800 58520 ) ( 52360 * 0 ) M1_M2_PR
    NEW M2 ( 54040 63560 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M2 ( 80360 63560 0 ) ( * 64680 0 ) M1_M2_PR
    NEW M2 ( 80360 34440 0 ) ( * 35560 0 ) M2_M3_PR
    NEW M2 ( 80360 46200 0 ) ( * 54600 0 ) M1_M2_PR
    NEW M2 ( 80360 54600 0 ) ( * 63560 0 ) M2_M3_PR
    NEW M3 ( 71960 63560 ) ( * 63840 )
    NEW M3 ( 71960 63840 ) ( 78680 * )
    NEW M3 ( 78680 63560 ) ( * 63840 )
    NEW M3 ( 78680 63560 ) ( 80360 * 0 )
    NEW M3 ( 51800 63560 0 ) ( 54040 * 0 ) M2_M3_PR
    NEW M3 ( 54040 63560 0 ) ( 71960 * )
    NEW M2 ( 51240 54600 0 ) ( * 58520 )
    NEW M2 ( 51240 58520 ) ( 51800 * )
    NEW M2 ( 51800 58520 0 ) ( * 63560 0 ) M2_M3_PR
    NEW M3 ( 80360 46200 0 ) ( 83160 * )
    NEW M3 ( 83160 45640 ) ( * 46200 )
    NEW M3 ( 83160 45640 ) ( 103320 * )
    NEW M3 ( 103320 45640 ) ( * 46200 )
    NEW M3 ( 103320 46200 ) ( 105000 * 0 )
    NEW M2 ( 80360 35560 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M2 ( 80360 38360 0 ) ( * 46200 0 ) M2_M3_PR
    NEW M3 ( 71960 35560 ) ( * 35840 )
    NEW M3 ( 71960 35840 ) ( 78680 * )
    NEW M3 ( 78680 35560 ) ( * 35840 )
    NEW M3 ( 78680 35560 ) ( 80360 * 0 )
    NEW M3 ( 57960 35560 0 ) ( 71960 * )
    NEW M2 ( 34440 33880 0 ) ( * 35560 0 ) M2_M3_PR
    NEW M3 ( 34440 35560 0 ) ( 52360 * 0 )
    NEW M3 ( 52360 35560 0 ) ( 57960 * 0 )
    NEW M2 ( 80360 28280 ) M1_M2_PR
    NEW M2 ( 51800 28280 ) M1_M2_PR
    NEW M2 ( 57960 34440 ) M1_M2_PR
    NEW M2 ( 51240 54600 ) M1_M2_PR
    NEW M2 ( 34440 33880 ) M1_M2_PR
 ;
- Fout
  ( PIN Fout ) ( g442 Q )
  + ROUTED M3 ( 52360 840 0 ) ( 58520 * 0 ) M2_M3_PR
    NEW M2 ( 58520 840 0 ) ( * 37800 0 ) M1_M2_PR
 ;
- F_PFD
  ( PIN F_PFD ) ( divider_reg\[5\] Q ) ( g284 B ) ( g454 B )
  + ROUTED M2 ( 46760 39480 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 26180 39480 0 ) ( 26600 * )
    NEW M2 ( 26600 38920 0 ) ( * 39480 )
    NEW M2 ( 55160 38360 0 ) ( * 39480 0 ) M2_M3_PR
    NEW M3 ( 29960 38360 ) ( * 39480 )
    NEW M3 ( 29960 38360 ) ( 40600 * )
    NEW M3 ( 40600 38360 ) ( * 39480 )
    NEW M3 ( 40600 39480 ) ( 46760 * 0 ) M2_M3_PR
    NEW M3 ( 46760 39480 0 ) ( 55160 * 0 )
    NEW M3 ( 840 50120 0 ) ( 25480 * 0 ) M3_M4_PR
    NEW M4 ( 25480 39480 0 ) ( * 50120 0 )
    NEW M3 ( 25480 39480 0 ) ( 26180 * 0 ) M2_M3_PR
    NEW M3 ( 26180 39480 0 ) ( 29960 * )
    NEW M2 ( 26600 38920 ) M1_M2_PR
    NEW M2 ( 55160 38360 ) M1_M2_PR
    NEW M4 ( 25480 39480 ) M3_M4_PR
 ;
- FE_OFN0_Resetn
  ( FE_OFC0_Resetn Q ) ( divider_reg\[3\] RN ) ( divider_reg\[4\] RN )
  ( divider_reg\[6\] RN )
  + ROUTED M2 ( 25480 28280 0 ) ( * 32760 0 ) M2_M3_PR
    NEW M3 ( 25480 32760 0 ) ( 33880 * 0 ) M2_M3_PR
    NEW M2 ( 33880 32760 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M2 ( 25480 42280 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 24920 37800 ) ( * 42280 )
    NEW M2 ( 24920 42280 ) ( 25480 * )
    NEW M2 ( 24920 37800 ) ( 25480 * )
    NEW M2 ( 25480 32760 0 ) ( * 37800 )
    NEW M2 ( 25480 48440 0 ) ( * 64680 0 ) M1_M2_PR
    NEW M2 ( 25480 28280 ) M1_M2_PR
 ;
- divider[14]
  ( divider_reg\[14\] Q ) ( g266 A ) ( g452 B )
  + ROUTED M2 ( 75180 69160 0 ) ( 75880 * )
    NEW M2 ( 75880 68600 0 ) ( * 69160 )
    NEW M3 ( 53480 69160 0 ) ( 75180 * 0 ) M2_M3_PR
    NEW M2 ( 53480 67480 0 ) ( * 69160 0 ) M2_M3_PR
    NEW M2 ( 74760 69160 0 ) ( 75180 * 0 )
    NEW M2 ( 75880 68600 ) M1_M2_PR
    NEW M2 ( 53480 67480 ) M1_M2_PR
    NEW M2 ( 74760 69160 ) M1_M2_PR
 ;
- divider[13]
  ( divider_reg\[13\] Q ) ( g268 B ) ( g450 B )
  + ROUTED M2 ( 73640 59080 0 ) ( * 64680 0 ) M2_M3_PR
    NEW M3 ( 73640 64680 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 64680 0 ) ( * 65800 0 ) M1_M2_PR
    NEW M1 ( 61880 48440 0 ) ( 63000 * 0 ) M1_M2_PR
    NEW M2 ( 63000 48440 0 ) ( * 50120 0 ) M2_M3_PR
    NEW M3 ( 63000 50120 0 ) ( 64680 * )
    NEW M3 ( 64680 50120 ) ( * 50680 )
    NEW M3 ( 64680 50680 ) ( 69720 * )
    NEW M3 ( 69720 50120 ) ( * 50680 )
    NEW M3 ( 69720 50120 ) ( 71400 * 0 ) M2_M3_PR
    NEW M2 ( 71400 50120 0 ) ( * 51800 )
    NEW M2 ( 71400 51800 ) ( 71960 * )
    NEW M2 ( 71960 51800 ) ( * 57400 )
    NEW M2 ( 71400 57400 ) ( 71960 * )
    NEW M2 ( 71400 57400 ) ( * 59080 0 ) M1_M2_PR
    NEW M1 ( 71400 59080 0 ) ( 71960 * 0 )
    NEW M2 ( 73640 59080 ) M1_M2_PR
 ;
- divider[12]
  ( divider_reg\[12\] Q ) ( g270 B ) ( g448 B )
  + ROUTED M2 ( 80920 37240 0 ) ( * 44520 0 ) M1_M2_PR
    NEW M2 ( 73640 47880 0 ) ( * 49000 0 ) M1_M2_PR
    NEW M3 ( 73640 47880 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 44520 0 ) ( * 47880 0 )
    NEW M2 ( 80920 37240 ) M1_M2_PR
    NEW M3 ( 73640 47880 ) M2_M3_PR
 ;
- divider[11]
  ( divider_reg\[11\] Q ) ( g272 B ) ( g448 A )
  + ROUTED M2 ( 81480 49000 0 ) ( * 55720 0 ) M1_M2_PR
    NEW M1 ( 79520 44340 0 ) ( 79800 * 0 ) M1_M2_PR
    NEW M2 ( 79800 44340 0 ) ( * 49000 0 ) M1_M2_PR
    NEW M2 ( 81480 49000 ) M1_M2_PR
 ;
- divider[10]
  ( divider_reg\[10\] Q ) ( g274 B ) ( g452 A )
  + ROUTED M3 ( 73640 47320 0 ) ( 74760 * 0 ) M3_M4_PR
    NEW M4 ( 74760 47320 0 ) ( * 59640 0 ) M3_M4_PR
    NEW M3 ( 74760 59640 0 ) ( 77000 * 0 ) M2_M3_PR
    NEW M2 ( 77000 59640 0 ) ( * 68740 0 ) M1_M2_PR
    NEW M1 ( 77000 68740 0 ) ( 77280 * 0 )
    NEW M2 ( 73640 36680 0 ) ( * 43960 0 ) M1_M2_PR
    NEW M3 ( 73640 36680 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 35560 0 ) ( * 36680 0 )
    NEW M2 ( 73640 43960 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M3 ( 73640 36680 ) M2_M3_PR
    NEW M2 ( 80920 35560 ) M1_M2_PR
 ;
- divider[9]
  ( divider_reg\[9\] Q ) ( g276 B ) ( g450 A )
  + ROUTED M2 ( 60200 25480 0 ) ( * 38360 )
    NEW M2 ( 59920 38360 ) ( 60200 * )
    NEW M2 ( 59920 38360 ) ( * 42840 )
    NEW M2 ( 59920 42840 ) ( 60200 * )
    NEW M2 ( 60200 42840 ) ( * 48580 0 ) M1_M2_PR
    NEW M1 ( 60200 48580 0 ) ( 60480 * 0 )
    NEW M1 ( 61320 24360 ) ( * 25480 )
    NEW M1 ( 61320 24360 ) ( 79800 * )
    NEW M1 ( 79800 24360 ) ( * 25480 )
    NEW M1 ( 79800 25480 ) ( 80920 * 0 ) M1_M2_PR
    NEW M2 ( 80920 25480 0 ) ( * 27160 0 ) M1_M2_PR
    NEW M2 ( 57960 25480 0 ) ( * 28840 0 ) M1_M2_PR
    NEW M1 ( 57960 25480 0 ) ( 60200 * 0 ) M1_M2_PR
    NEW M1 ( 60200 25480 0 ) ( 61320 * )
    NEW M2 ( 57960 25480 ) M1_M2_PR
 ;
- divider[8]
  ( divider_reg\[8\] Q ) ( g278 B ) ( g449 B )
  + ROUTED M2 ( 54040 32200 0 ) ( * 38920 )
    NEW M2 ( 54040 38920 ) ( 54600 * )
    NEW M2 ( 54600 38920 ) ( * 44520 0 ) M1_M2_PR
    NEW M2 ( 52360 27160 0 ) ( * 32200 0 ) M2_M3_PR
    NEW M2 ( 46760 32200 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M3 ( 46760 32200 0 ) ( 52360 * 0 )
    NEW M3 ( 52360 32200 0 ) ( 54040 * 0 ) M2_M3_PR
    NEW M2 ( 52360 27160 ) M1_M2_PR
    NEW M3 ( 46760 32200 ) M2_M3_PR
 ;
- divider[7]
  ( divider_reg\[7\] Q ) ( g280 B ) ( g449 A )
  + ROUTED M2 ( 55720 42840 0 ) ( * 44340 0 ) M1_M2_PR
    NEW M1 ( 55720 44340 0 ) ( 56000 * 0 )
    NEW M2 ( 59080 35560 0 ) ( * 42840 0 ) M2_M3_PR
    NEW M2 ( 45080 42840 0 ) ( * 43960 0 ) M1_M2_PR
    NEW M3 ( 45080 42840 0 ) ( 55720 * 0 ) M2_M3_PR
    NEW M3 ( 55720 42840 0 ) ( 59080 * 0 )
    NEW M2 ( 59080 35560 ) M1_M2_PR
    NEW M3 ( 45080 42840 ) M2_M3_PR
 ;
- divider[6]
  ( divider_reg\[6\] Q ) ( g282 B ) ( g451 B )
  + ROUTED M1 ( 24920 33880 0 ) ( 25480 * 0 )
    NEW M2 ( 24920 27160 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M2 ( 42280 40040 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 38920 40040 ) ( 42280 * 0 ) M2_M3_PR
    NEW M3 ( 33320 39480 ) ( 38920 * )
    NEW M3 ( 38920 39480 ) ( * 40040 )
    NEW M3 ( 33320 39480 ) ( * 40040 )
    NEW M3 ( 28280 40040 0 ) ( 33320 * )
    NEW M4 ( 28280 38920 0 ) ( * 40040 0 ) M3_M4_PR
    NEW M3 ( 27160 38920 0 ) ( 28280 * 0 ) M3_M4_PR
    NEW M2 ( 27160 33880 0 ) ( * 38920 0 ) M2_M3_PR
    NEW M2 ( 24920 27160 ) M1_M2_PR
    NEW M2 ( 27160 33880 ) M1_M2_PR
 ;
- divider[4]
  ( divider_reg\[4\] Q ) ( g286 B ) ( g453 B )
  + ROUTED M1 ( 24920 43960 0 ) ( 25480 * 0 )
    NEW M2 ( 24920 43960 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M2 ( 27160 44520 ) ( 30520 * 0 ) M1_M2_PR
    NEW M2 ( 27160 43960 0 ) ( * 44520 )
    NEW M2 ( 24920 43960 ) M1_M2_PR
    NEW M2 ( 27160 43960 ) M1_M2_PR
 ;
- divider[3]
  ( divider_reg\[3\] Q ) ( g288 B ) ( g453 A )
  + ROUTED M2 ( 24360 52360 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M1 ( 24360 52360 0 ) ( 25480 * )
    NEW M1 ( 25480 52360 ) ( * 52920 )
    NEW M1 ( 25480 52920 ) ( 30520 * )
    NEW M1 ( 30520 52360 ) ( * 52920 )
    NEW M1 ( 30520 52360 ) ( 31640 * 0 ) M1_M2_PR
    NEW M2 ( 31640 44340 0 ) ( * 52360 0 )
    NEW M1 ( 31640 44340 0 ) ( 31920 * 0 )
    NEW M2 ( 24360 59080 0 ) ( * 65800 0 ) M1_M2_PR
    NEW M2 ( 24360 52360 ) M1_M2_PR
    NEW M2 ( 31640 44340 ) M1_M2_PR
 ;
- divider[2]
  ( divider_reg\[2\] Q ) ( g290 B ) ( g451 A )
  + ROUTED M2 ( 43400 48580 0 ) ( * 57400 0 ) M2_M3_PR
    NEW M1 ( 43400 48580 0 ) ( 43680 * 0 )
    NEW M4 ( 43960 57400 0 ) ( * 64680 0 ) M3_M4_PR
    NEW M3 ( 43960 64680 0 ) ( 52360 * 0 ) M2_M3_PR
    NEW M2 ( 52360 64680 0 ) ( * 65800 0 ) M1_M2_PR
    NEW M2 ( 33880 57400 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M3 ( 33880 57400 0 ) ( 43400 * 0 )
    NEW M3 ( 43400 57400 0 ) ( 43960 * 0 ) M3_M4_PR
    NEW M2 ( 43400 48580 ) M1_M2_PR
    NEW M3 ( 33880 57400 ) M2_M3_PR
 ;
- divider[1]
  ( divider_reg\[1\] Q ) ( g292 B ) ( g454 A )
  + ROUTED M2 ( 46760 52920 ) ( * 54040 0 ) M1_M2_PR
    NEW M2 ( 46760 52920 ) ( 47880 * )
    NEW M2 ( 47880 48580 0 ) ( * 52920 )
    NEW M1 ( 47880 48580 0 ) ( 48160 * 0 )
    NEW M3 ( 46760 55160 0 ) ( 52920 * 0 ) M2_M3_PR
    NEW M2 ( 52920 55160 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M2 ( 46760 54040 0 ) ( * 55160 0 ) M2_M3_PR
    NEW M2 ( 47880 48580 ) M1_M2_PR
 ;
- divider[0]
  ( divider_reg\[0\] Q ) ( g447 B1 ) ( g292 A )
  + ROUTED M3 ( 50120 54600 0 ) ( 51800 * 0 ) M2_M3_PR
    NEW M2 ( 51800 48440 0 ) ( * 54600 0 )
    NEW M2 ( 50120 54600 0 ) ( * 55720 0 ) M1_M2_PR
    NEW M2 ( 47320 53480 0 ) ( * 54600 0 ) M2_M3_PR
    NEW M3 ( 47320 54600 0 ) ( 50120 * 0 ) M2_M3_PR
    NEW M2 ( 51800 48440 ) M1_M2_PR
    NEW M2 ( 47320 53480 ) M1_M2_PR
 ;
- UNCONNECTED
  ( divider_reg\[14\] QN )
 ;
- UNCONNECTED0
  ( divider_reg\[13\] QN )
 ;
- UNCONNECTED1
  ( divider_reg\[12\] QN )
 ;
- UNCONNECTED2
  ( divider_reg\[11\] QN )
 ;
- UNCONNECTED3
  ( divider_reg\[10\] QN )
 ;
- UNCONNECTED4
  ( divider_reg\[9\] QN )
 ;
- UNCONNECTED5
  ( divider_reg\[8\] QN )
 ;
- UNCONNECTED6
  ( divider_reg\[7\] QN )
 ;
- UNCONNECTED7
  ( divider_reg\[6\] QN )
 ;
- UNCONNECTED8
  ( divider_reg\[5\] QN )
 ;
- UNCONNECTED9
  ( divider_reg\[4\] QN )
 ;
- UNCONNECTED10
  ( divider_reg\[3\] QN )
 ;
- UNCONNECTED11
  ( divider_reg\[2\] QN )
 ;
- UNCONNECTED12
  ( divider_reg\[1\] QN )
 ;
- n_0
  ( divider_reg\[0\] D ) ( divider_reg\[0\] QN )
  + ROUTED M2 ( 58520 54040 0 ) ( * 56280 0 ) M2_M3_PR
    NEW M3 ( 49000 56280 0 ) ( 58520 * 0 )
    NEW M2 ( 49000 55160 0 ) ( * 56280 0 ) M2_M3_PR
    NEW M1 ( 48440 55160 0 ) ( 49000 * 0 ) M1_M2_PR
    NEW M2 ( 58520 54040 ) M1_M2_PR
 ;
- n_1
  ( g292 CO ) ( g290 A )
  + ROUTED M2 ( 34440 55720 0 ) ( * 59640 0 ) M1_M2_PR
    NEW M3 ( 34440 55720 0 ) ( 43960 * 0 ) M2_M3_PR
    NEW M2 ( 43960 54040 0 ) ( * 55720 0 )
    NEW M3 ( 34440 55720 ) M2_M3_PR
    NEW M2 ( 43960 54040 ) M1_M2_PR
 ;
- n_2
  ( divider_reg\[1\] D ) ( g292 SUM )
  + ROUTED M2 ( 45080 57960 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M3 ( 42280 57960 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 42280 55160 0 ) ( * 57960 0 ) M2_M3_PR
    NEW M2 ( 42280 55160 ) M1_M2_PR
 ;
- n_3
  ( g290 CO ) ( g288 A )
  + ROUTED M1 ( 23800 59640 0 ) ( 26600 * 0 ) M1_M2_PR
    NEW M2 ( 26600 59640 0 ) ( * 60200 )
    NEW M2 ( 26600 60200 ) ( 27160 * 0 ) M2_M3_PR
    NEW M3 ( 27160 60200 0 ) ( 30520 * 0 ) M2_M3_PR
    NEW M2 ( 30520 59080 0 ) ( * 60200 0 )
    NEW M1 ( 30520 59080 0 ) ( 31080 * 0 )
    NEW M2 ( 30520 59080 ) M1_M2_PR
 ;
- n_4
  ( divider_reg\[2\] D ) ( g290 SUM )
  + ROUTED M2 ( 44520 61320 0 ) ( * 64120 0 ) M1_M2_PR
    NEW M3 ( 29400 61320 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 29400 59640 0 ) ( * 61320 0 ) M2_M3_PR
    NEW M2 ( 29400 59640 ) M1_M2_PR
 ;
- n_5
  ( g288 CO ) ( g286 A )
  + ROUTED M1 ( 24920 43400 0 ) ( 26040 * 0 ) M1_M2_PR
    NEW M2 ( 26040 43400 0 ) ( * 46200 )
    NEW M2 ( 26040 46200 ) ( 26600 * )
    NEW M2 ( 26600 46200 ) ( * 54040 )
    NEW M2 ( 26040 54040 ) ( 26600 * )
    NEW M2 ( 26040 54040 ) ( * 55720 0 ) M1_M2_PR
    NEW M1 ( 26040 55720 0 ) ( 27160 * 0 ) M1_M2_PR
    NEW M2 ( 27160 55720 0 ) ( * 59080 0 ) M1_M2_PR
 ;
- n_6
  ( divider_reg\[3\] D ) ( g288 SUM )
  + ROUTED M2 ( 32760 60760 0 ) ( * 64120 0 ) M1_M2_PR
    NEW M3 ( 28840 60760 0 ) ( 32760 * 0 ) M2_M3_PR
    NEW M2 ( 28840 59640 0 ) ( * 60760 0 ) M2_M3_PR
    NEW M2 ( 28840 59640 ) M1_M2_PR
 ;
- n_7
  ( g286 CO ) ( g284 A )
  + ROUTED M1 ( 24360 39480 0 ) ( 27160 * 0 ) M1_M2_PR
    NEW M2 ( 27160 39480 0 ) ( 28280 * )
    NEW M2 ( 28280 39480 ) ( * 43960 0 ) M1_M2_PR
 ;
- n_8
  ( divider_reg\[4\] D ) ( g286 SUM )
  + ROUTED M2 ( 32760 47880 0 ) ( * 49000 0 ) M1_M2_PR
    NEW M3 ( 29960 47880 0 ) ( 32760 * 0 ) M2_M3_PR
    NEW M2 ( 29960 45080 0 ) ( * 47880 0 ) M2_M3_PR
    NEW M2 ( 29960 45080 ) M1_M2_PR
 ;
- n_9
  ( g284 CO ) ( g282 A )
  + ROUTED M1 ( 24920 33320 0 ) ( 27720 * 0 ) M1_M2_PR
    NEW M2 ( 27720 33320 0 ) ( * 38920 0 ) M1_M2_PR
 ;
- n_10
  ( divider_reg\[5\] D ) ( g284 SUM )
  + ROUTED M2 ( 45080 38920 0 ) ( * 40600 0 ) M2_M3_PR
    NEW M3 ( 43400 40600 ) ( 45080 * 0 )
    NEW M3 ( 43400 40600 ) ( * 41160 )
    NEW M3 ( 37800 41160 ) ( 43400 * )
    NEW M3 ( 37800 40600 ) ( * 41160 )
    NEW M3 ( 34440 40600 0 ) ( 37800 * )
    NEW M2 ( 34440 39480 0 ) ( * 40600 0 ) M2_M3_PR
    NEW M1 ( 29400 39480 0 ) ( 34440 * 0 ) M1_M2_PR
    NEW M2 ( 45080 38920 ) M1_M2_PR
 ;
- n_11
  ( g282 CO ) ( g280 A )
  + ROUTED M2 ( 42840 37240 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 42280 37240 0 ) ( 42840 * )
    NEW M1 ( 40600 37240 ) ( 42280 * 0 ) M1_M2_PR
    NEW M1 ( 40600 37240 ) ( * 37800 )
    NEW M1 ( 31080 37800 ) ( 40600 * )
    NEW M1 ( 31080 37240 ) ( * 37800 )
    NEW M1 ( 29960 37240 0 ) ( 31080 * )
    NEW M2 ( 28280 37240 ) ( 29960 * 0 ) M1_M2_PR
    NEW M2 ( 28280 33880 0 ) ( * 37240 )
    NEW M2 ( 28280 33880 ) M1_M2_PR
 ;
- n_12
  ( divider_reg\[6\] D ) ( g282 SUM )
  + ROUTED M2 ( 32760 28840 0 ) ( * 33320 0 ) M1_M2_PR
    NEW M1 ( 29960 33320 0 ) ( 32760 * 0 )
    NEW M2 ( 32760 28840 ) M1_M2_PR
 ;
- n_13
  ( g280 CO ) ( g278 A )
  + ROUTED M1 ( 46200 33320 0 ) ( 47320 * 0 )
    NEW M2 ( 46200 33320 0 ) ( * 43960 0 ) M1_M2_PR
    NEW M2 ( 46200 33320 ) M1_M2_PR
 ;
- n_14
  ( divider_reg\[7\] D ) ( g280 SUM )
  + ROUTED M2 ( 50680 33880 0 ) ( * 35000 0 ) M2_M3_PR
    NEW M3 ( 47880 35000 0 ) ( 50680 * 0 )
    NEW M2 ( 47880 35000 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 50680 33880 ) M1_M2_PR
    NEW M3 ( 47880 35000 ) M2_M3_PR
 ;
- n_15
  ( g278 CO ) ( g276 A )
  + ROUTED M2 ( 55720 29400 0 ) ( * 32760 0 ) M2_M3_PR
    NEW M3 ( 54040 32760 ) ( 55720 * 0 )
    NEW M3 ( 54040 32760 ) ( * 33320 )
    NEW M3 ( 45640 33320 ) ( 54040 * )
    NEW M3 ( 43960 32760 0 ) ( 45640 * )
    NEW M3 ( 45640 32760 ) ( * 33320 )
    NEW M2 ( 43960 32760 0 ) ( * 33880 0 ) M1_M2_PR
    NEW M2 ( 55720 29400 ) M1_M2_PR
    NEW M3 ( 43960 32760 ) M2_M3_PR
 ;
- n_16
  ( divider_reg\[8\] D ) ( g278 SUM )
  + ROUTED M2 ( 42840 28840 ) ( 44520 * 0 ) M1_M2_PR
    NEW M2 ( 42840 28840 ) ( * 29400 )
    NEW M2 ( 42280 29400 ) ( 42840 * )
    NEW M2 ( 42280 29400 ) ( * 33320 0 ) M1_M2_PR
 ;
- n_17
  ( g276 CO ) ( g274 A )
  + ROUTED M2 ( 71400 41720 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 71400 41720 ) ( 71960 * )
    NEW M2 ( 71960 31640 ) ( * 41720 )
    NEW M2 ( 71400 31640 ) ( 71960 * )
    NEW M2 ( 71400 29960 0 ) ( * 31640 )
    NEW M3 ( 69720 29960 ) ( 71400 * 0 ) M2_M3_PR
    NEW M3 ( 62440 29400 ) ( 69720 * )
    NEW M3 ( 69720 29400 ) ( * 29960 )
    NEW M3 ( 62440 29400 ) ( * 29960 )
    NEW M3 ( 59080 29960 0 ) ( 62440 * )
    NEW M2 ( 59080 28840 0 ) ( * 29960 0 ) M2_M3_PR
    NEW M2 ( 59080 28840 ) M1_M2_PR
 ;
- n_18
  ( divider_reg\[9\] D ) ( g276 SUM )
  + ROUTED M2 ( 73080 28840 0 ) ( * 30520 0 ) M2_M3_PR
    NEW M3 ( 71400 30520 ) ( 73080 * 0 )
    NEW M3 ( 71400 30520 ) ( * 31080 )
    NEW M3 ( 65240 31080 ) ( 71400 * )
    NEW M3 ( 65240 30520 ) ( * 31080 )
    NEW M3 ( 63560 30520 0 ) ( 65240 * )
    NEW M2 ( 63560 29400 0 ) ( * 30520 0 ) M2_M3_PR
    NEW M1 ( 60760 29400 0 ) ( 63560 * 0 ) M1_M2_PR
    NEW M2 ( 73080 28840 ) M1_M2_PR
 ;
- n_19
  ( g274 CO ) ( g272 A )
  + ROUTED M1 ( 79240 49560 0 ) ( 82040 * 0 )
    NEW M2 ( 79240 45080 0 ) ( * 49560 0 ) M1_M2_PR
    NEW M3 ( 74760 45080 0 ) ( 79240 * 0 ) M2_M3_PR
    NEW M2 ( 74760 43960 0 ) ( * 45080 0 ) M2_M3_PR
    NEW M2 ( 74760 43960 ) M1_M2_PR
 ;
- n_20
  ( divider_reg\[10\] D ) ( g274 SUM )
  + ROUTED M2 ( 73080 33880 0 ) ( * 35000 0 ) M2_M3_PR
    NEW M3 ( 73080 35000 0 ) ( 76440 * 0 ) M2_M3_PR
    NEW M2 ( 76440 35000 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 73080 33880 ) M1_M2_PR
 ;
- n_21
  ( g272 CO ) ( g270 A )
  + ROUTED M1 ( 71400 49560 0 ) ( 73080 * 0 ) M1_M2_PR
    NEW M2 ( 73080 49560 0 ) ( 73640 * )
    NEW M2 ( 73640 49560 ) ( * 50120 0 ) M2_M3_PR
    NEW M3 ( 73640 50120 0 ) ( 78680 * 0 ) M2_M3_PR
    NEW M2 ( 78680 49000 0 ) ( * 50120 0 )
    NEW M2 ( 78680 49000 ) M1_M2_PR
 ;
- n_22
  ( divider_reg\[11\] D ) ( g272 SUM )
  + ROUTED M2 ( 73080 50680 0 ) ( * 54040 0 ) M1_M2_PR
    NEW M3 ( 73080 50680 0 ) ( 77000 * 0 ) M2_M3_PR
    NEW M2 ( 77000 49560 0 ) ( * 50680 0 )
    NEW M3 ( 73080 50680 ) M2_M3_PR
    NEW M2 ( 77000 49560 ) M1_M2_PR
 ;
- n_23
  ( g270 CO ) ( g268 A )
  + ROUTED M1 ( 71400 59640 0 ) ( 74200 * 0 ) M1_M2_PR
    NEW M2 ( 74200 58520 ) ( * 59640 0 )
    NEW M2 ( 74200 58520 ) ( 74760 * )
    NEW M2 ( 74760 49000 0 ) ( * 58520 )
    NEW M2 ( 74760 49000 ) M1_M2_PR
 ;
- n_24
  ( divider_reg\[12\] D ) ( g270 SUM )
  + ROUTED M2 ( 73080 38920 0 ) ( * 40040 0 ) M2_M3_PR
    NEW M3 ( 73080 40040 0 ) ( 75880 * 0 ) M2_M3_PR
    NEW M2 ( 75880 40040 0 ) ( * 45640 )
    NEW M2 ( 75880 45640 ) ( 76440 * )
    NEW M2 ( 76440 45640 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 73080 38920 ) M1_M2_PR
 ;
- n_25
  ( g266 B ) ( g268 CO )
  + ROUTED M2 ( 73080 68600 ) ( * 69160 0 ) M1_M2_PR
    NEW M2 ( 73080 68600 ) ( 74760 * )
    NEW M2 ( 74760 59080 0 ) ( * 68600 )
    NEW M2 ( 74760 59080 ) M1_M2_PR
 ;
- n_26
  ( divider_reg\[13\] D ) ( g268 SUM )
  + ROUTED M2 ( 73080 63000 0 ) ( * 64120 0 ) M1_M2_PR
    NEW M3 ( 73080 63000 0 ) ( 76440 * 0 ) M2_M3_PR
    NEW M2 ( 76440 59640 0 ) ( * 63000 0 )
    NEW M3 ( 73080 63000 ) M2_M3_PR
    NEW M2 ( 76440 59640 ) M1_M2_PR
 ;
- n_27
  ( divider_reg\[14\] D ) ( g266 Q )
  + ROUTED M2 ( 61320 69160 0 ) ( * 70840 )
    NEW M2 ( 61320 70840 ) ( 63560 * 0 ) M1_M2_PR
    NEW M1 ( 63560 70840 0 ) ( 65240 * )
    NEW M1 ( 65240 70280 ) ( * 70840 )
    NEW M1 ( 65240 70280 ) ( 69720 * )
    NEW M1 ( 69720 70280 ) ( * 70840 )
    NEW M1 ( 69720 70840 ) ( 71960 * 0 ) M1_M2_PR
    NEW M2 ( 71960 69720 0 ) ( * 70840 0 )
    NEW M1 ( 71960 69720 0 ) ( 72520 * 0 )
    NEW M2 ( 61320 69160 ) M1_M2_PR
    NEW M2 ( 71960 69720 ) M1_M2_PR
 ;
- n_28
  ( g456 A ) ( g461 Q ) ( g447 B2 )
  + ROUTED M2 ( 51240 47880 ) ( * 49000 0 ) M1_M2_PR
    NEW M2 ( 51240 47880 ) ( 52920 * )
    NEW M2 ( 52920 43960 0 ) ( * 47880 )
    NEW M3 ( 44520 49560 ) ( 51240 * 0 ) M2_M3_PR
    NEW M3 ( 44520 49560 ) ( * 50120 )
    NEW M3 ( 35560 50120 ) ( 44520 * )
    NEW M3 ( 33880 49560 0 ) ( 35560 * )
    NEW M3 ( 35560 49560 ) ( * 50120 )
    NEW M2 ( 33880 49560 0 ) ( * 54040 0 ) M1_M2_PR
    NEW M2 ( 51240 49000 0 ) ( * 49560 0 )
    NEW M2 ( 52920 43960 ) M1_M2_PR
    NEW M3 ( 33880 49560 ) M2_M3_PR
 ;
- n_29
  ( g455 A ) ( g460 Q )
  + ROUTED M2 ( 61880 54040 0 ) ( * 64120 0 ) M1_M2_PR
    NEW M1 ( 59640 64120 0 ) ( 61880 * 0 )
    NEW M2 ( 61880 54040 ) M1_M2_PR
 ;
- n_30
  ( g459 Q ) ( g443 A2 ) ( g445 B2 )
  + ROUTED M2 ( 77000 57960 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 76440 57960 0 ) ( 77000 * )
    NEW M3 ( 63560 57960 0 ) ( 76440 * 0 ) M2_M3_PR
    NEW M2 ( 63560 57960 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M1 ( 59080 59080 0 ) ( 63560 * 0 )
    NEW M2 ( 58520 60760 0 ) ( * 64680 0 ) M1_M2_PR
    NEW M1 ( 58520 60200 0 ) ( * 60760 0 ) M1_M2_PR
    NEW M3 ( 63560 57960 ) M2_M3_PR
 ;
- n_31
  ( g458 Q ) ( g457 A ) ( g447 C1 )
  + ROUTED M2 ( 57400 37800 0 ) ( * 49000 0 ) M1_M2_PR
    NEW M1 ( 56280 49000 0 ) ( 57400 * 0 )
    NEW M2 ( 52920 48440 ) ( * 49000 0 ) M1_M2_PR
    NEW M2 ( 52920 48440 ) ( 53480 * )
    NEW M2 ( 53480 47880 ) ( * 48440 )
    NEW M2 ( 53480 47880 ) ( 55160 * )
    NEW M2 ( 55160 47880 ) ( * 49560 0 ) M1_M2_PR
    NEW M1 ( 55160 49560 0 ) ( 56280 * 0 )
    NEW M2 ( 57400 37800 ) M1_M2_PR
 ;
- n_32
  ( g457 Q ) ( g444 B2 )
  + ROUTED M2 ( 57960 43960 ) ( 59080 * 0 ) M1_M2_PR
    NEW M2 ( 57960 38920 0 ) ( * 43960 )
    NEW M2 ( 57960 38920 ) M1_M2_PR
 ;
- n_33
  ( g456 Q ) ( g444 A2 ) ( g446 A2 )
  + ROUTED M2 ( 51800 43400 ) ( 52360 * 0 ) M2_M3_PR
    NEW M2 ( 51800 43400 ) ( * 43960 0 ) M1_M2_PR
    NEW M2 ( 52360 43400 0 ) ( 52920 * 0 ) M1_M2_PR
    NEW M1 ( 52920 43400 0 ) ( 53480 * 0 )
    NEW M2 ( 61320 42980 0 ) ( * 43960 0 ) M1_M2_PR
    NEW M3 ( 61320 42980 0 ) ( * 43400 )
    NEW M3 ( 59640 43400 ) ( 61320 * )
    NEW M3 ( 59640 43400 ) ( * 43960 )
    NEW M3 ( 54040 43960 ) ( 59640 * )
    NEW M3 ( 54040 43400 ) ( * 43960 )
    NEW M3 ( 52360 43400 0 ) ( 54040 * )
    NEW M3 ( 61320 42980 ) M2_M3_PR
 ;
- n_34
  ( g455 Q ) ( g446 B2 ) ( g445 A2 )
  + ROUTED M2 ( 63560 46200 0 ) ( * 52920 0 ) M2_M3_PR
    NEW M3 ( 52360 46200 0 ) ( 63560 * 0 ) M2_M3_PR
    NEW M2 ( 52360 44520 0 ) ( * 46200 0 ) M2_M3_PR
    NEW M2 ( 63560 52920 0 ) ( * 53480 0 ) M1_M2_PR
    NEW M2 ( 77560 52920 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M3 ( 63560 52920 0 ) ( 77560 * 0 ) M2_M3_PR
    NEW M2 ( 52360 44520 ) M1_M2_PR
 ;
- n_35
  ( g454 Q ) ( g446 A1 )
  + ROUTED M2 ( 51240 44520 0 ) ( * 47320 )
    NEW M2 ( 49000 47320 ) ( 51240 * )
    NEW M2 ( 49000 47320 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 51240 44520 ) M1_M2_PR
 ;
- n_36
  ( g453 Q ) ( g446 B1 )
  + ROUTED M2 ( 49560 42280 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M3 ( 32760 42280 0 ) ( 49560 * 0 ) M2_M3_PR
    NEW M2 ( 32760 42280 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M3 ( 32760 42280 ) M2_M3_PR
 ;
- n_37
  ( g452 Q ) ( g445 B1 )
  + ROUTED M2 ( 79800 59640 0 ) ( * 61320 )
    NEW M2 ( 79240 61320 ) ( 79800 * )
    NEW M2 ( 79240 61320 ) ( * 66920 )
    NEW M2 ( 79240 66920 ) ( 79800 * )
    NEW M2 ( 79800 66920 ) ( * 68040 )
    NEW M2 ( 78120 68040 ) ( 79800 * )
    NEW M2 ( 78120 68040 ) ( * 68600 0 ) M1_M2_PR
    NEW M2 ( 79800 59640 ) M1_M2_PR
 ;
- n_38
  ( g443 A1 ) ( g451 Q )
  + ROUTED M2 ( 57400 62440 0 ) ( * 63560 0 ) M1_M2_PR
    NEW M3 ( 50120 62440 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M4 ( 50120 47320 0 ) ( * 62440 0 ) M3_M4_PR
    NEW M3 ( 44520 47320 0 ) ( 50120 * 0 ) M3_M4_PR
    NEW M2 ( 44520 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 44520 47320 ) M2_M3_PR
 ;
- n_39
  ( g444 A1 ) ( g450 Q )
  + ROUTED M2 ( 62440 43960 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M3 ( 59640 47320 0 ) ( 62440 * 0 )
    NEW M2 ( 59640 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 62440 43960 ) M1_M2_PR
    NEW M3 ( 59640 47320 ) M2_M3_PR
 ;
- n_40
  ( g444 B1 ) ( g449 Q )
  + ROUTED M2 ( 59640 44520 0 ) ( * 45080 )
    NEW M2 ( 59080 45080 0 ) ( 59640 * )
    NEW M3 ( 56280 45080 0 ) ( 59080 * 0 ) M2_M3_PR
    NEW M2 ( 56280 45080 0 ) ( 56840 * )
    NEW M2 ( 56840 44520 0 ) ( * 45080 )
    NEW M2 ( 59640 44520 ) M1_M2_PR
    NEW M3 ( 56280 45080 ) M2_M3_PR
    NEW M2 ( 56840 44520 ) M1_M2_PR
 ;
- n_41
  ( g448 Q ) ( g445 A1 )
  + ROUTED M2 ( 78120 56840 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 78120 56840 ) ( 78680 * )
    NEW M2 ( 78680 51800 ) ( * 56840 )
    NEW M2 ( 78120 48440 ) ( * 51800 )
    NEW M2 ( 78120 51800 ) ( 78680 * )
    NEW M2 ( 78120 48440 ) ( 78680 * )
    NEW M2 ( 78680 44520 0 ) ( * 48440 )
    NEW M2 ( 78680 44520 ) M1_M2_PR
 ;
- n_42
  ( g443 C1 ) ( g447 Q )
  + ROUTED M1 ( 55160 64120 0 ) ( 56280 * 0 )
    NEW M2 ( 54600 64120 ) ( 55160 * 0 ) M1_M2_PR
    NEW M2 ( 54600 49560 0 ) ( * 64120 )
    NEW M2 ( 54600 49560 ) M1_M2_PR
 ;
- n_43
  ( g443 B1 ) ( g446 Q )
  + ROUTED M2 ( 56840 59080 0 ) ( * 64680 0 ) M1_M2_PR
    NEW M3 ( 48440 59080 0 ) ( 56840 * 0 ) M2_M3_PR
    NEW M2 ( 48440 45640 0 ) ( * 59080 0 ) M2_M3_PR
    NEW M1 ( 48440 45640 0 ) ( 49000 * 0 )
    NEW M2 ( 48440 45640 ) M1_M2_PR
 ;
- n_44
  ( g444 C1 ) ( g445 Q )
  + ROUTED M2 ( 60760 43960 0 ) ( * 48440 0 ) M2_M3_PR
    NEW M3 ( 60760 48440 0 ) ( 64120 * )
    NEW M3 ( 64120 47880 ) ( * 48440 )
    NEW M3 ( 64120 47880 ) ( 71960 * )
    NEW M3 ( 71960 47880 ) ( * 48440 )
    NEW M3 ( 71960 48440 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 48440 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M1 ( 80360 57400 0 ) ( 80920 * 0 )
    NEW M2 ( 60760 43960 ) M1_M2_PR
 ;
- n_45
  ( g442 B ) ( g444 Q )
  + ROUTED M2 ( 60760 39480 0 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 60760 39480 ) M1_M2_PR
 ;
- n_46
  ( g442 A ) ( g443 Q )
  + ROUTED M2 ( 61320 38360 0 ) ( * 42280 )
    NEW M2 ( 61320 42280 ) ( 61880 * )
    NEW M2 ( 61880 42280 ) ( * 44520 )
    NEW M2 ( 61600 44520 ) ( 61880 * )
    NEW M2 ( 61600 44520 ) ( * 52360 )
    NEW M2 ( 61320 52360 ) ( 61600 * )
    NEW M2 ( 61320 52360 ) ( * 60200 0 ) M1_M2_PR
    NEW M1 ( 59080 60200 0 ) ( 61320 * 0 )
    NEW M2 ( 57960 60200 ) ( 59080 * 0 ) M1_M2_PR
    NEW M2 ( 57960 60200 ) ( * 63000 0 ) M1_M2_PR
    NEW M2 ( 61320 38360 ) M1_M2_PR
 ;
END NETS

END DESIGN
