vendor_name = ModelSim
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_art.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_art.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_trf.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_trf_interno.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_trf_interno.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_trf.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv_calc_LDCNT.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0000.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0001.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0010.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0011.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0100.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0101.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0110.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv0111.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1000.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1001.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1010.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1011.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1100.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1101.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1110.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformDecod_inst_dsv1111.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux8x4.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformTESTE.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformMux8x4.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/Testemux8x4.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux16x4.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/Testemux16x4.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformMux16x4.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux16x8.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/Testemux16x8.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/WaveformMux16x8.vwf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf
source_file = 1, C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/db/cpu.cbx.xml
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab5/decoderbin_oneh/decoderbin_oneh.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_4_bits.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_1_bit.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_4_bits.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_completo.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/meio_somador.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/decodificador_ula.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/complementa.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/zera.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/decodificador_7seg/bus_decodificador_7seg.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod256/contador_mod_256.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/contador_mod16.bdf
source_file = 1, c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf
design_name = cpu
instance = comp, \inst12|inst|inst8~0 , inst12|inst|inst8~0, cpu, 1
instance = comp, \inst16|inst6|inst|inst1 , inst16|inst6|inst|inst1, cpu, 1
instance = comp, \inst16|inst6|inst|inst5 , inst16|inst6|inst|inst5, cpu, 1
instance = comp, \inst16|FL|inst12|inst13~0 , inst16|FL|inst12|inst13~0, cpu, 1
instance = comp, \inst12|inst13|inst , inst12|inst13|inst, cpu, 1
instance = comp, \inst2|inst1|inst1~1 , inst2|inst1|inst1~1, cpu, 1
instance = comp, \inst12|inst13|inst5 , inst12|inst13|inst5, cpu, 1
instance = comp, \drram[2]~I , drram[2], cpu, 1
instance = comp, \drram[0]~I , drram[0], cpu, 1
instance = comp, \KEY[0]~I , KEY[0], cpu, 1
instance = comp, \RESET~I , RESET, cpu, 1
instance = comp, \drom[2]~I , drom[2], cpu, 1
instance = comp, \drom[1]~I , drom[1], cpu, 1
instance = comp, \drom[7]~I , drom[7], cpu, 1
instance = comp, \inst11~0 , inst11~0, cpu, 1
instance = comp, \inst8|inst8~0 , inst8|inst8~0, cpu, 1
instance = comp, \inst8|inst4|inst5 , inst8|inst4|inst5, cpu, 1
instance = comp, \inst8|inst4|inst , inst8|inst4|inst, cpu, 1
instance = comp, \inst8|inst4|out~0 , inst8|inst4|out~0, cpu, 1
instance = comp, \inst10~0 , inst10~0, cpu, 1
instance = comp, \drom[3]~I , drom[3], cpu, 1
instance = comp, \inst12|inst|inst24~0 , inst12|inst|inst24~0, cpu, 1
instance = comp, \inst12|inst15|inst5 , inst12|inst15|inst5, cpu, 1
instance = comp, \inst12|inst15|inst , inst12|inst15|inst, cpu, 1
instance = comp, \inst12|inst15|inst9~1 , inst12|inst15|inst9~1, cpu, 1
instance = comp, \inst12|inst|inst28~0 , inst12|inst|inst28~0, cpu, 1
instance = comp, \inst12|inst17|inst5 , inst12|inst17|inst5, cpu, 1
instance = comp, \inst12|inst17|inst , inst12|inst17|inst, cpu, 1
instance = comp, \inst12|inst24~2 , inst12|inst24~2, cpu, 1
instance = comp, \inst12|inst17|inst9~0 , inst12|inst17|inst9~0, cpu, 1
instance = comp, \KEY[0]~clkctrl , KEY[0]~clkctrl, cpu, 1
instance = comp, \drom[4]~I , drom[4], cpu, 1
instance = comp, \inst9~0 , inst9~0, cpu, 1
instance = comp, \inst6|inst6~0 , inst6|inst6~0, cpu, 1
instance = comp, \inst12|inst12|inst5~2 , inst12|inst12|inst5~2, cpu, 1
instance = comp, \inst12|inst12|out~1 , inst12|inst12|out~1, cpu, 1
instance = comp, \inst12|inst12|inst5~3 , inst12|inst12|inst5~3, cpu, 1
instance = comp, \inst12|inst12|inst , inst12|inst12|inst, cpu, 1
instance = comp, \inst12|inst12|out~0 , inst12|inst12|out~0, cpu, 1
instance = comp, \inst12|inst12|out~2 , inst12|inst12|out~2, cpu, 1
instance = comp, \inst12|inst11|inst5 , inst12|inst11|inst5, cpu, 1
instance = comp, \inst12|inst11|inst , inst12|inst11|inst, cpu, 1
instance = comp, \inst12|inst11|out~0 , inst12|inst11|out~0, cpu, 1
instance = comp, \drom[0]~I , drom[0], cpu, 1
instance = comp, \inst16|inst|inst3~0 , inst16|inst|inst3~0, cpu, 1
instance = comp, \inst16|inst|inst3~1 , inst16|inst|inst3~1, cpu, 1
instance = comp, \inst16|B|inst12|inst13~0 , inst16|B|inst12|inst13~0, cpu, 1
instance = comp, \inst16|B|inst12|inst13~2 , inst16|B|inst12|inst13~2, cpu, 1
instance = comp, \inst12|inst|inst18~2 , inst12|inst|inst18~2, cpu, 1
instance = comp, \inst12|inst14|inst5 , inst12|inst14|inst5, cpu, 1
instance = comp, \inst12|inst14|inst , inst12|inst14|inst, cpu, 1
instance = comp, \drom[6]~I , drom[6], cpu, 1
instance = comp, \inst12|inst|inst18~3 , inst12|inst|inst18~3, cpu, 1
instance = comp, \inst16|B|inst12|inst13~1 , inst16|B|inst12|inst13~1, cpu, 1
instance = comp, \inst16|B|inst12|inst , inst16|B|inst12|inst, cpu, 1
instance = comp, \inst6|inst4~0 , inst6|inst4~0, cpu, 1
instance = comp, \inst16|AC|inst11|inst13~0 , inst16|AC|inst11|inst13~0, cpu, 1
instance = comp, \inst16|AC|inst11|inst , inst16|AC|inst11|inst, cpu, 1
instance = comp, \drram[1]~I , drram[1], cpu, 1
instance = comp, \inst16|inst|inst2~0 , inst16|inst|inst2~0, cpu, 1
instance = comp, \inst16|inst|inst2~1 , inst16|inst|inst2~1, cpu, 1
instance = comp, \inst16|inst|inst2~2 , inst16|inst|inst2~2, cpu, 1
instance = comp, \inst16|inst6|inst3|inst3 , inst16|inst6|inst3|inst3, cpu, 1
instance = comp, \inst12|inst|inst30~0 , inst12|inst|inst30~0, cpu, 1
instance = comp, \inst12|inst21 , inst12|inst21, cpu, 1
instance = comp, \inst12|inst18 , inst12|inst18, cpu, 1
instance = comp, \inst6|inst15~0 , inst6|inst15~0, cpu, 1
instance = comp, \inst16|A|inst12|inst13~2 , inst16|A|inst12|inst13~2, cpu, 1
instance = comp, \inst12|inst|inst12~2 , inst12|inst|inst12~2, cpu, 1
instance = comp, \inst16|A|inst12|inst13~0 , inst16|A|inst12|inst13~0, cpu, 1
instance = comp, \inst16|A|inst12|inst13~1 , inst16|A|inst12|inst13~1, cpu, 1
instance = comp, \inst16|A|inst12|inst , inst16|A|inst12|inst, cpu, 1
instance = comp, \ext[3]~I , ext[3], cpu, 1
instance = comp, \drram[3]~I , drram[3], cpu, 1
instance = comp, \inst16|inst|inst~0 , inst16|inst|inst~0, cpu, 1
instance = comp, \inst16|inst|inst~1 , inst16|inst|inst~1, cpu, 1
instance = comp, \inst16|inst6|inst|inst , inst16|inst6|inst|inst, cpu, 1
instance = comp, \inst16|inst|inst~2 , inst16|inst|inst~2, cpu, 1
instance = comp, \inst16|inst6|inst5|inst10~0 , inst16|inst6|inst5|inst10~0, cpu, 1
instance = comp, \inst16|inst6|inst5|inst10~1 , inst16|inst6|inst5|inst10~1, cpu, 1
instance = comp, \inst16|inst6|inst4|inst|inst1|inst2~0 , inst16|inst6|inst4|inst|inst1|inst2~0, cpu, 1
instance = comp, \inst16|AC|inst12|inst13~0 , inst16|AC|inst12|inst13~0, cpu, 1
instance = comp, \inst16|AC|inst12|inst , inst16|AC|inst12|inst, cpu, 1
instance = comp, \inst16|inst|inst3~2 , inst16|inst|inst3~2, cpu, 1
instance = comp, \inst16|inst6|inst5|inst~0 , inst16|inst6|inst5|inst~0, cpu, 1
instance = comp, \inst16|inst6|inst3|inst1 , inst16|inst6|inst3|inst1, cpu, 1
instance = comp, \inst16|inst6|inst3|inst2 , inst16|inst6|inst3|inst2, cpu, 1
instance = comp, \inst16|inst6|inst4|inst|inst3~0 , inst16|inst6|inst4|inst|inst3~0, cpu, 1
instance = comp, \inst16|inst6|inst4|inst1|inst3~0 , inst16|inst6|inst4|inst1|inst3~0, cpu, 1
instance = comp, \inst16|inst6|inst4|inst2|inst1|inst2~0 , inst16|inst6|inst4|inst2|inst1|inst2~0, cpu, 1
instance = comp, \inst16|AC|inst10|inst13~0 , inst16|AC|inst10|inst13~0, cpu, 1
instance = comp, \inst16|AC|inst10|inst , inst16|AC|inst10|inst, cpu, 1
instance = comp, \inst16|inst|inst1~0 , inst16|inst|inst1~0, cpu, 1
instance = comp, \inst16|inst|inst1~1 , inst16|inst|inst1~1, cpu, 1
instance = comp, \inst16|inst|inst1~2 , inst16|inst|inst1~2, cpu, 1
instance = comp, \inst16|B|inst|inst13~0 , inst16|B|inst|inst13~0, cpu, 1
instance = comp, \inst16|B|inst|inst , inst16|B|inst|inst, cpu, 1
instance = comp, \inst16|inst6|inst3|inst , inst16|inst6|inst3|inst, cpu, 1
instance = comp, \inst16|inst6|inst2|inst4 , inst16|inst6|inst2|inst4, cpu, 1
instance = comp, \inst16|inst6|inst4|inst2|inst3~0 , inst16|inst6|inst4|inst2|inst3~0, cpu, 1
instance = comp, \inst16|AC|inst|inst13~0 , inst16|AC|inst|inst13~0, cpu, 1
instance = comp, \inst16|AC|inst|inst13~1 , inst16|AC|inst|inst13~1, cpu, 1
instance = comp, \inst16|AC|inst|inst , inst16|AC|inst|inst, cpu, 1
instance = comp, \inst16|A|inst|inst13~0 , inst16|A|inst|inst13~0, cpu, 1
instance = comp, \inst16|A|inst|inst , inst16|A|inst|inst, cpu, 1
instance = comp, \inst16|inst6|inst|inst4 , inst16|inst6|inst|inst4, cpu, 1
instance = comp, \inst16|inst6|inst4|inst3|inst3~0 , inst16|inst6|inst4|inst3|inst3~0, cpu, 1
instance = comp, \inst16|FL|inst|inst13~0 , inst16|FL|inst|inst13~0, cpu, 1
instance = comp, \inst16|FL|inst12|inst13~1 , inst16|FL|inst12|inst13~1, cpu, 1
instance = comp, \inst16|FL|inst|inst , inst16|FL|inst|inst, cpu, 1
instance = comp, \inst16|FL|inst10|inst13~0 , inst16|FL|inst10|inst13~0, cpu, 1
instance = comp, \inst16|FL|inst10|inst , inst16|FL|inst10|inst, cpu, 1
instance = comp, \inst16|FL|inst11|inst13~0 , inst16|FL|inst11|inst13~0, cpu, 1
instance = comp, \inst16|FL|inst11|inst , inst16|FL|inst11|inst, cpu, 1
instance = comp, \inst16|inst6|inst4|inst1|inst1|inst2~0 , inst16|inst6|inst4|inst1|inst1|inst2~0, cpu, 1
instance = comp, \inst16|FL|inst12|inst13~2 , inst16|FL|inst12|inst13~2, cpu, 1
instance = comp, \inst16|FL|inst12|inst13~3 , inst16|FL|inst12|inst13~3, cpu, 1
instance = comp, \inst16|FL|inst12|inst , inst16|FL|inst12|inst, cpu, 1
instance = comp, \inst12|inst16|inst5~0 , inst12|inst16|inst5~0, cpu, 1
instance = comp, \inst12|inst16|inst , inst12|inst16|inst, cpu, 1
instance = comp, \inst12|inst16|inst9~0 , inst12|inst16|inst9~0, cpu, 1
instance = comp, \inst14|inst|inst~0 , inst14|inst|inst~0, cpu, 1
instance = comp, \ext[2]~I , ext[2], cpu, 1
instance = comp, \inst14|inst|inst1~0 , inst14|inst|inst1~0, cpu, 1
instance = comp, \ext[1]~I , ext[1], cpu, 1
instance = comp, \inst14|inst|inst2~0 , inst14|inst|inst2~0, cpu, 1
instance = comp, \ext[0]~I , ext[0], cpu, 1
instance = comp, \inst14|inst|inst3~0 , inst14|inst|inst3~0, cpu, 1
instance = comp, \inst16|inst12|inst8~0 , inst16|inst12|inst8~0, cpu, 1
instance = comp, \inst16|inst12|inst1~0 , inst16|inst12|inst1~0, cpu, 1
instance = comp, \inst16|inst12|inst16~0 , inst16|inst12|inst16~0, cpu, 1
instance = comp, \inst16|inst12|inst21~0 , inst16|inst12|inst21~0, cpu, 1
instance = comp, \inst16|inst12|inst25~0 , inst16|inst12|inst25~0, cpu, 1
instance = comp, \inst16|inst12|inst30~0 , inst16|inst12|inst30~0, cpu, 1
instance = comp, \inst16|inst12|inst35~0 , inst16|inst12|inst35~0, cpu, 1
instance = comp, \inst16|inst13|inst8~0 , inst16|inst13|inst8~0, cpu, 1
instance = comp, \inst16|inst13|inst1~0 , inst16|inst13|inst1~0, cpu, 1
instance = comp, \inst16|inst13|inst16~0 , inst16|inst13|inst16~0, cpu, 1
instance = comp, \inst16|inst13|inst21~0 , inst16|inst13|inst21~0, cpu, 1
instance = comp, \inst16|inst13|inst25~0 , inst16|inst13|inst25~0, cpu, 1
instance = comp, \inst16|inst13|inst30~0 , inst16|inst13|inst30~0, cpu, 1
instance = comp, \inst16|inst13|inst35~0 , inst16|inst13|inst35~0, cpu, 1
instance = comp, \inst16|B|inst10|inst13~0 , inst16|B|inst10|inst13~0, cpu, 1
instance = comp, \inst16|B|inst10|inst , inst16|B|inst10|inst, cpu, 1
instance = comp, \inst16|B|inst11|inst13~0 , inst16|B|inst11|inst13~0, cpu, 1
instance = comp, \inst16|B|inst11|inst , inst16|B|inst11|inst, cpu, 1
instance = comp, \inst16|inst10|inst8~0 , inst16|inst10|inst8~0, cpu, 1
instance = comp, \inst16|inst10|inst1~0 , inst16|inst10|inst1~0, cpu, 1
instance = comp, \inst16|inst10|inst16~0 , inst16|inst10|inst16~0, cpu, 1
instance = comp, \inst16|inst10|inst21~0 , inst16|inst10|inst21~0, cpu, 1
instance = comp, \inst16|inst10|inst25~0 , inst16|inst10|inst25~0, cpu, 1
instance = comp, \inst16|inst10|inst30~0 , inst16|inst10|inst30~0, cpu, 1
instance = comp, \inst16|inst10|inst35~0 , inst16|inst10|inst35~0, cpu, 1
instance = comp, \inst16|A|inst11|inst13~0 , inst16|A|inst11|inst13~0, cpu, 1
instance = comp, \inst16|A|inst11|inst , inst16|A|inst11|inst, cpu, 1
instance = comp, \inst16|A|inst10|inst13~0 , inst16|A|inst10|inst13~0, cpu, 1
instance = comp, \inst16|A|inst10|inst , inst16|A|inst10|inst, cpu, 1
instance = comp, \inst16|inst11|inst8~0 , inst16|inst11|inst8~0, cpu, 1
instance = comp, \inst16|inst11|inst1~0 , inst16|inst11|inst1~0, cpu, 1
instance = comp, \inst16|inst11|inst16~0 , inst16|inst11|inst16~0, cpu, 1
instance = comp, \inst16|inst11|inst21~0 , inst16|inst11|inst21~0, cpu, 1
instance = comp, \inst16|inst11|inst25~0 , inst16|inst11|inst25~0, cpu, 1
instance = comp, \inst16|inst11|inst30~0 , inst16|inst11|inst30~0, cpu, 1
instance = comp, \inst16|inst11|inst35~0 , inst16|inst11|inst35~0, cpu, 1
instance = comp, \inst6|inst12~0 , inst6|inst12~0, cpu, 1
instance = comp, \inst8|inst|inst5~0 , inst8|inst|inst5~0, cpu, 1
instance = comp, \inst2|inst1|inst3~0 , inst2|inst1|inst3~0, cpu, 1
instance = comp, \inst2|inst|inst2~0 , inst2|inst|inst2~0, cpu, 1
instance = comp, \inst2|inst|inst3~0 , inst2|inst|inst3~0, cpu, 1
instance = comp, \inst2|inst|inst3~_wirecell , inst2|inst|inst3~_wirecell, cpu, 1
instance = comp, \inst8|inst2|inst9 , inst8|inst2|inst9, cpu, 1
instance = comp, \inst8|inst2|LDCNT~4 , inst8|inst2|LDCNT~4, cpu, 1
instance = comp, \inst8|inst2|LDCNT~6 , inst8|inst2|LDCNT~6, cpu, 1
instance = comp, \inst8|inst2|LDCNT~7 , inst8|inst2|LDCNT~7, cpu, 1
instance = comp, \inst8|inst2|LDCNT~2 , inst8|inst2|LDCNT~2, cpu, 1
instance = comp, \inst8|inst2|inst8 , inst8|inst2|inst8, cpu, 1
instance = comp, \inst8|inst2|LDCNT~0 , inst8|inst2|LDCNT~0, cpu, 1
instance = comp, \inst8|inst2|LDCNT~1 , inst8|inst2|LDCNT~1, cpu, 1
instance = comp, \inst8|inst2|LDCNT~3 , inst8|inst2|LDCNT~3, cpu, 1
instance = comp, \inst8|inst2|LDCNT~5 , inst8|inst2|LDCNT~5, cpu, 1
instance = comp, \inst8|inst3|inst5~0 , inst8|inst3|inst5~0, cpu, 1
instance = comp, \inst8|inst3|inst , inst8|inst3|inst, cpu, 1
instance = comp, \inst8|inst3|out~0 , inst8|inst3|out~0, cpu, 1
instance = comp, \inst8|inst3|out~1 , inst8|inst3|out~1, cpu, 1
instance = comp, \inst2|inst|inst3 , inst2|inst|inst3, cpu, 1
instance = comp, \inst2|inst|inst2~1 , inst2|inst|inst2~1, cpu, 1
instance = comp, \inst2|inst|inst2 , inst2|inst|inst2, cpu, 1
instance = comp, \inst2|inst|inst1~0 , inst2|inst|inst1~0, cpu, 1
instance = comp, \inst2|inst|inst1~1 , inst2|inst|inst1~1, cpu, 1
instance = comp, \inst2|inst|inst1 , inst2|inst|inst1, cpu, 1
instance = comp, \inst2|inst|inst~0 , inst2|inst|inst~0, cpu, 1
instance = comp, \inst2|inst|inst~1 , inst2|inst|inst~1, cpu, 1
instance = comp, \inst2|inst|inst , inst2|inst|inst, cpu, 1
instance = comp, \inst2|inst|inst19 , inst2|inst|inst19, cpu, 1
instance = comp, \inst2|inst1|inst3~1 , inst2|inst1|inst3~1, cpu, 1
instance = comp, \inst2|inst1|inst3 , inst2|inst1|inst3, cpu, 1
instance = comp, \inst2|inst1|inst1~2 , inst2|inst1|inst1~2, cpu, 1
instance = comp, \inst2|inst1|inst1~0 , inst2|inst1|inst1~0, cpu, 1
instance = comp, \inst2|inst1|inst1 , inst2|inst1|inst1, cpu, 1
instance = comp, \inst2|inst1|inst~0 , inst2|inst1|inst~0, cpu, 1
instance = comp, \inst2|inst1|inst~1 , inst2|inst1|inst~1, cpu, 1
instance = comp, \inst2|inst1|inst , inst2|inst1|inst, cpu, 1
instance = comp, \inst2|inst1|inst2~1 , inst2|inst1|inst2~1, cpu, 1
instance = comp, \drom[5]~I , drom[5], cpu, 1
instance = comp, \inst2|inst1|inst2~0 , inst2|inst1|inst2~0, cpu, 1
instance = comp, \inst2|inst1|inst2~2 , inst2|inst1|inst2~2, cpu, 1
instance = comp, \inst2|inst1|inst2 , inst2|inst1|inst2, cpu, 1
instance = comp, \CLK~I , CLK, cpu, 1
instance = comp, \RAMSEL~I , RAMSEL, cpu, 1
instance = comp, \MR0W1~I , MR0W1, cpu, 1
instance = comp, \C~I , C, cpu, 1
instance = comp, \V~I , V, cpu, 1
instance = comp, \N~I , N, cpu, 1
instance = comp, \Z~I , Z, cpu, 1
instance = comp, \dwram[3]~I , dwram[3], cpu, 1
instance = comp, \dwram[2]~I , dwram[2], cpu, 1
instance = comp, \dwram[1]~I , dwram[1], cpu, 1
instance = comp, \dwram[0]~I , dwram[0], cpu, 1
instance = comp, \HEX0[6]~I , HEX0[6], cpu, 1
instance = comp, \HEX0[5]~I , HEX0[5], cpu, 1
instance = comp, \HEX0[4]~I , HEX0[4], cpu, 1
instance = comp, \HEX0[3]~I , HEX0[3], cpu, 1
instance = comp, \HEX0[2]~I , HEX0[2], cpu, 1
instance = comp, \HEX0[1]~I , HEX0[1], cpu, 1
instance = comp, \HEX0[0]~I , HEX0[0], cpu, 1
instance = comp, \HEX1[6]~I , HEX1[6], cpu, 1
instance = comp, \HEX1[5]~I , HEX1[5], cpu, 1
instance = comp, \HEX1[4]~I , HEX1[4], cpu, 1
instance = comp, \HEX1[3]~I , HEX1[3], cpu, 1
instance = comp, \HEX1[2]~I , HEX1[2], cpu, 1
instance = comp, \HEX1[1]~I , HEX1[1], cpu, 1
instance = comp, \HEX1[0]~I , HEX1[0], cpu, 1
instance = comp, \HEX2[6]~I , HEX2[6], cpu, 1
instance = comp, \HEX2[5]~I , HEX2[5], cpu, 1
instance = comp, \HEX2[4]~I , HEX2[4], cpu, 1
instance = comp, \HEX2[3]~I , HEX2[3], cpu, 1
instance = comp, \HEX2[2]~I , HEX2[2], cpu, 1
instance = comp, \HEX2[1]~I , HEX2[1], cpu, 1
instance = comp, \HEX2[0]~I , HEX2[0], cpu, 1
instance = comp, \HEX3[6]~I , HEX3[6], cpu, 1
instance = comp, \HEX3[5]~I , HEX3[5], cpu, 1
instance = comp, \HEX3[4]~I , HEX3[4], cpu, 1
instance = comp, \HEX3[3]~I , HEX3[3], cpu, 1
instance = comp, \HEX3[2]~I , HEX3[2], cpu, 1
instance = comp, \HEX3[1]~I , HEX3[1], cpu, 1
instance = comp, \HEX3[0]~I , HEX3[0], cpu, 1
instance = comp, \pc[7]~I , pc[7], cpu, 1
instance = comp, \pc[6]~I , pc[6], cpu, 1
instance = comp, \pc[5]~I , pc[5], cpu, 1
instance = comp, \pc[4]~I , pc[4], cpu, 1
instance = comp, \pc[3]~I , pc[3], cpu, 1
instance = comp, \pc[2]~I , pc[2], cpu, 1
instance = comp, \pc[1]~I , pc[1], cpu, 1
instance = comp, \pc[0]~I , pc[0], cpu, 1
