#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 14:20:15 2020
# Process ID: 9152
# Current directory: C:/eFPGA/16_AXI_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15124 C:\eFPGA\16_AXI_IP\16_AXI_IP.xpr
# Log file: C:/eFPGA/16_AXI_IP/vivado.log
# Journal file: C:/eFPGA/16_AXI_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/16_AXI_IP/16_AXI_IP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_CALCULATOR_0_0' generated file not found 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/design_1_AXI_CALCULATOR_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_CALCULATOR_0_0' generated file not found 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/design_1_AXI_CALCULATOR_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_CALCULATOR_0_0' generated file not found 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/design_1_AXI_CALCULATOR_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_CALCULATOR_0_0' generated file not found 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/design_1_AXI_CALCULATOR_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_CALCULATOR_0_0' generated file not found 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/design_1_AXI_CALCULATOR_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 922.781 ; gain = 169.512
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
open_bd_design {C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:AXI_CALCULATOR:1.0 - AXI_CALCULATOR_0
Successfully read diagram <design_1> from BD file <C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.844 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
Upgrading 'C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_CALCULATOR_0_0 (AXI_CALCULATOR_v1.0 1.0) from revision 6 to revision 7
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/eFPGA/16_AXI_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_CALCULATOR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_CALCULATOR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 1.881 MB.
export_ip_user_files -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 24 design_1_AXI_CALCULATOR_0_0_synth_1
[Tue Jun  2 14:30:04 2020] Launched design_1_AXI_CALCULATOR_0_0_synth_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files -ipstatic_source_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/modelsim} {questa=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/questa} {riviera=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/riviera} {activehdl=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 24
[Tue Jun  2 14:30:19 2020] Launched design_1_AXI_CALCULATOR_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_AXI_CALCULATOR_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/synth_1/runme.log
[Tue Jun  2 14:30:19 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
report_ip_status -name ip_status
open_bd_design {C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
Upgrading 'C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_CALCULATOR_0_0 (AXI_CALCULATOR_v1.0 1.0) from revision 7 to revision 8
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/eFPGA/16_AXI_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
reset_run impl_1
launch_runs impl_1 -jobs 24
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_CALCULATOR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 1.881 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  2 14:32:13 2020] Launched design_1_AXI_CALCULATOR_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_AXI_CALCULATOR_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/synth_1/runme.log
[Tue Jun  2 14:32:13 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1404.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_AXI_CALCULATOR_0_0_VHDL' defined in file 'design_1_AXI_CALCULATOR_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 2089.770 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 2089.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2089.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.992 ; gain = 1009.582
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jun  2 14:37:30 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.344 ; gain = 27.930
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
Upgrading 'C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_CALCULATOR_0_0 (AXI_CALCULATOR_v1.0 1.0) from revision 8 to revision 9
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/eFPGA/16_AXI_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 24
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_CALCULATOR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 7.591 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  2 16:03:06 2020] Launched design_1_AXI_CALCULATOR_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_AXI_CALCULATOR_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/synth_1/runme.log
[Tue Jun  2 16:03:06 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
Upgrading 'C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_CALCULATOR_0_0 (AXI_CALCULATOR_v1.0 1.0) from revision 9 to revision 10
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/eFPGA/16_AXI_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 24
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_CALCULATOR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 7.591 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  2 16:04:26 2020] Launched design_1_AXI_CALCULATOR_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_AXI_CALCULATOR_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/synth_1/runme.log
[Tue Jun  2 16:04:26 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jun  2 16:09:12 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  2 16:13:18 2020...
