{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558230408867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558230408871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:46:48 2019 " "Processing started: Sun May 19 01:46:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558230408871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230408871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230408871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558230409599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1558230409599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_force_pads vbuf.v(70) " "Unrecognized synthesis attribute \"syn_force_pads\" at vbuf.v(70)" {  } { { "vbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/vbuf.v" 70 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vbuf.v 2 2 " "Found 2 design units, including 2 entities, in source file vbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vbuf " "Found entity 1: vbuf" {  } { { "vbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/vbuf.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428238 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticeDulPortRam512x8 " "Found entity 2: latticeDulPortRam512x8" {  } { { "vbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/vbuf.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_counter " "Found entity 1: N_bit_counter" {  } { { "NBitCounter.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/NBitCounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 2 2 " "Found 2 design units, including 2 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428254 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/latticehx1k.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_140L " "Found entity 1: Lab3_140L" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428260 ""} { "Info" "ISGN_ENTITY_NAME" "2 didp " "Found entity 2: didp" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428260 ""} { "Info" "ISGN_ENTITY_NAME" "3 dictrl " "Found entity 3: dictrl" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sec_pulse_every_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sec_pulse_every_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Sec_Pulse_Per_Sec " "Found entity 1: Half_Sec_Pulse_Per_Sec" {  } { { "Half_Sec_Pulse_Every_Sec.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Half_Sec_Pulse_Every_Sec.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/dispString.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeys.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeys " "Found entity 1: decodeKeys" {  } { { "decodeKeys.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/decodeKeys.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countrce.v 1 1 " "Found 1 design units, including 1 entities, in source file countrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 countrce " "Found entity 1: countrce" {  } { { "countrce.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/countrce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428284 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428284 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428284 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428284 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2segment " "Found entity 1: bcd2segment" {  } { { "bcd2segment.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/bcd2segment.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558230428289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b6 Lab3_140L.v(137) " "Verilog HDL Implicit Net warning at Lab3_140L.v(137): created implicit net for \"b6\"" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_140L " "Elaborating entity \"Lab3_140L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558230428367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Lab3_140L.v(131) " "Verilog HDL assignment warning at Lab3_140L.v(131): truncated value with size 8 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558230428368 "|Lab3_140L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Lab3_140L.v(133) " "Verilog HDL assignment warning at Lab3_140L.v(133): truncated value with size 8 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558230428368 "|Lab3_140L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Lab3_140L.v(135) " "Verilog HDL assignment warning at Lab3_140L.v(135): truncated value with size 8 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558230428369 "|Lab3_140L"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STAT Lab3_140L.v(130) " "Verilog HDL Always Construct warning at Lab3_140L.v(130): inferring latch(es) for variable \"STAT\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558230428369 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STAT Lab3_140L.v(132) " "Inferred latch for \"STAT\" at Lab3_140L.v(132)" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230428369 "|Lab3_140L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "didp didp:dp " "Elaborating entity \"didp\" for hierarchy \"didp:dp\"" {  } { { "Lab3_140L.v" "dp" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(289) " "Verilog HDL assignment warning at Lab3_140L.v(289): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558230428371 "|Lab3_140L|didp:dp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L3_led Lab3_140L.v(209) " "Output port \"L3_led\" at Lab3_140L.v(209) has no driver" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558230428371 "|Lab3_140L|didp:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countrce didp:dp\|countrce:ct0 " "Elaborating entity \"countrce\" for hierarchy \"didp:dp\|countrce:ct0\"" {  } { { "Lab3_140L.v" "ct0" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce didp:dp\|regrce:rg0 " "Elaborating entity \"regrce\" for hierarchy \"didp:dp\|regrce:rg0\"" {  } { { "Lab3_140L.v" "rg0" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dictrl dictrl:dc " "Elaborating entity \"dictrl\" for hierarchy \"dictrl:dc\"" {  } { { "Lab3_140L.v" "dc" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeKeys dictrl:dc\|decodeKeys:dk " "Elaborating entity \"decodeKeys\" for hierarchy \"dictrl:dc\|decodeKeys:dk\"" {  } { { "Lab3_140L.v" "dk" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_b7_1 decodeKeys.v(66) " "Verilog HDL or VHDL warning at decodeKeys.v(66): object \"is_b7_1\" assigned a value but never read" {  } { { "decodeKeys.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/decodeKeys.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558230428382 "|Lab3_140L|dictrl:dictrl|decodeKeys:dk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispString dispString:dS " "Elaborating entity \"dispString\" for hierarchy \"dispString:dS\"" {  } { { "Lab3_140L.v" "dS" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dispString.v(61) " "Verilog HDL assignment warning at dispString.v(61): truncated value with size 32 to match size of target (4)" {  } { { "dispString.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/dispString.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558230428384 "|Lab3_140L|dispString:dispString"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2segment bcd2segment:seg1 " "Elaborating entity \"bcd2segment\" for hierarchy \"bcd2segment:seg1\"" {  } { { "Lab3_140L.v" "seg1" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558230428384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558230428976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L3_tx_data\[6\] GND " "Pin \"L3_tx_data\[6\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_tx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_tx_data\[7\] GND " "Pin \"L3_tx_data\[7\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_tx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[0\] GND " "Pin \"L3_led\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[1\] GND " "Pin \"L3_led\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[2\] GND " "Pin \"L3_led\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[3\] GND " "Pin \"L3_led\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[4\] GND " "Pin \"L3_led\[4\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558230429129 "|Lab3_140L|L3_led[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558230429129 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558230429295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "oneSecStrb " "No output dependent on input pin \"oneSecStrb\"" {  } { { "Lab3_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558230429314 "|Lab3_140L|oneSecStrb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558230429314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558230429315 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558230429315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558230429315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558230429315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558230429433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 01:47:09 2019 " "Processing ended: Sun May 19 01:47:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558230429433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558230429433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558230429433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558230429433 ""}
