library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std;

entity adderNbits is
	port(
		in0, in1: in std_logic_vector(7 downto 0);
		out0: out std_logic_vector(7 downto 0);
		ovf: out std_logic
	);
end entity;

architecture arch1 of adderNbits is
begin
	out0 <= std_logic_vector(signed(in0) + signed(in1));
	ovf <= out0(7) xor out0(6);
end architecture; 