# ğŸ§  RISC-V RV32I 5-Stage Pipelined CPU  
**RTL to GDSII Implementation**

## ğŸ“Œ Overview
This repository contains the complete **RTL design and verification** of a **5-stage pipelined RISC-V RV32I CPU**, developed to take the design **from RTL all the way to GDSII**.

The CPU follows the standard **IFâ€“IDâ€“EXâ€“MEMâ€“WB** pipeline architecture and includes **hazard handling**, **forwarding**, and **control logic** required for correct instruction execution.

This project is intended for:
- Learning and demonstrating **processor microarchitecture**
- Practicing **RTL design best practices**
- Preparing for **ASIC RTL-to-GDSII flow**
- FPGA prototyping and functional verification

---

## ğŸ—ï¸ Architecture Overview

### ğŸ”¹ Pipeline Stages
1. **Instruction Fetch (IF)**  
   - Program Counter (PC)  
   - Instruction memory access

2. **Instruction Decode (ID)**  
   - Register file read  
   - Immediate generation  
   - Main control decoding

3. **Execute (EX)**  
   - ALU operations  
   - Branch decision logic  
   - Forwarding logic  
   - PC source resolution

4. **Memory Access (MEM)**  
   - Data memory read/write  
   - Store and load handling

5. **Write Back (WB)**  
   - Writes result back to register file

---

## âš™ï¸ Supported ISA
- **RISC-V RV32I Base Integer Instruction Set**

Includes:
- Arithmetic & Logical: `add`, `addi`, `sub`, `and`, `or`, etc.
- Immediate instructions
- Load/Store: `lw`, `sw`
- Control flow: `beq`, `bne`, `jal`, `jalr`
- Upper immediates: `lui`, `auipc`

---

## ğŸš¦ Hazard Handling
The design includes a dedicated **Hazard Unit** to ensure correctness in a pipelined environment.

### âœ” Data Hazards
- **Forwarding** from:
  - EX/MEM â†’ EX
  - MEM/WB â†’ EX
- **Load-use stall** insertion when forwarding is insufficient

### âœ” Control Hazards
- Branch and jump resolution in Execute stage
- **Pipeline flush** on taken branches and jumps

### âœ” Structural Hazards
- Avoided by design separation of instruction and data memory

---

## ğŸ§© Module Description

### ğŸ”¹ Top-Level
- `t1c_riscv_cpu.v`  
  Top-level integration module connecting CPU, instruction memory, and data memory.

- `riscv_cpu.v`  
  Core pipelined CPU module integrating controller, datapath, and hazard unit.

### ğŸ”¹ Datapath & Control
- `datapath.v` â€“ Implements the full 5-stage pipeline  
- `controller.v` â€“ Main control logic  
- `main_decoder.v` â€“ Opcode decoding  
- `alu_decoder.v` â€“ ALU control decoding  
- `controller_branch_logic.v` â€“ Branch condition evaluation

### ğŸ”¹ Hazard & Pipeline Control
- `hazard_unit.v` â€“ Stall, flush, and forwarding logic  
- `pipeline_funct3_tracker.v` â€“ Tracks instruction funct3 across pipeline

### ğŸ”¹ Basic Building Blocks
- `alu.v` â€“ Arithmetic Logic Unit  
- `reg_file.v` â€“ 32Ã—32 register file  
- `imm_extend.v` â€“ Immediate generation  
- `instr_mem.v` â€“ Instruction memory  
- `data_mem.v` â€“ Data memory  
- `adder.v`, `mux2.v`, `mux3.v`, `mux4.v`  
- `reset_ff.v` â€“ Resettable flip-flop

---

## ğŸ§ª Verification
- Self-written **Verilog testbenches**  
- Instruction execution verified using `.hex` programs  
- Waveform-based validation in **Vivado Simulator**

### Instruction memory test files:
Instructions/
â”œâ”€â”€ rv32i_book.hex
â”œâ”€â”€ rv32i_test.hex
â”œâ”€â”€ rv32i_test_2.hex


---

## ğŸ§¬ RTL-to-GDSII Flow (Planned / In-Progress)

This project is structured to support a full **ASIC flow**, including:

1. RTL design & simulation âœ…  
2. Linting & synthesis (Vivado / Yosys)  
3. Technology mapping  
4. Floorplanning  
5. Placement & routing  
6. DRC / LVS  
7. **Final GDSII generation**

(Target PDK: Open-source Sky130 or equivalent)

---

## ğŸ› ï¸ Tools Used
- **Vivado** â€“ RTL simulation and FPGA support  
- **Git & GitHub** â€“ Version control  
- **Verilog HDL**  
- (Planned) **Yosys**, **OpenROAD**, **OpenLane**

---

## ğŸ“ Repository Structure
â”œâ”€â”€ rtl/ # RTL source files
â”œâ”€â”€ simulation/ # Testbenches
â”œâ”€â”€ Instructions/ # Instruction memory hex files
â”œâ”€â”€ .gitignore
â””â”€â”€ README.md


---

## ğŸ¯ Future Enhancements
- Full RV32IM support  
- CSR implementation  
- Cache integration  
- Formal verification  
- FPGA deployment  
- Timing-aware synthesis reports  
- Complete ASIC sign-off

---

## ğŸ‘¤ Author
**Anuj Loyare**  
B.Tech ENTC | VLSI & Computer Architecture Enthusiast  
Aspiring Semiconductor & CPU Design Engineer  

ğŸ”— GitHub: [AnujLoyare](https://github.com/AnujLoyare)

---

## â­ Acknowledgements
- RISC-V ISA Specification  
- Standard pipeline architecture references  
- Open-source VLSI community
