-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_From_ADC_Interface.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_From_ADC_Interface
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/From ADC/From ADC Interface
-- Hierarchy Level: 2
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_src_QPSK_pkg.ALL;

ENTITY QPSK_src_From_ADC_Interface IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        adcDataI                          :   IN    vector_of_std_logic_vector16(0 TO 3);  -- int16 [4]
        adcDataQ                          :   IN    vector_of_std_logic_vector16(0 TO 3);  -- int16 [4]
        adcValid                          :   IN    std_logic;
        dataIn_re                         :   OUT   vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        dataIn_im                         :   OUT   vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        validIn                           :   OUT   std_logic
        );
END QPSK_src_From_ADC_Interface;


ARCHITECTURE rtl OF QPSK_src_From_ADC_Interface IS

  -- Signals
  SIGNAL adcDataI_signed                  : vector_of_signed16(0 TO 3);  -- int16 [4]
  SIGNAL adcDataQ_signed                  : vector_of_signed16(0 TO 3);  -- int16 [4]
  SIGNAL Delay_out1_re                    : vector_of_signed16(0 TO 3);  -- int16 [4]
  SIGNAL Delay_out1_im                    : vector_of_signed16(0 TO 3);  -- int16 [4]
  SIGNAL Data_Type_Conversion1_out1_re    : vector_of_signed16(0 TO 3);  -- sfix16_En14 [4]
  SIGNAL Data_Type_Conversion1_out1_im    : vector_of_signed16(0 TO 3);  -- sfix16_En14 [4]
  SIGNAL Delay1_out1                      : std_logic;

BEGIN
  outputgen3: FOR k IN 0 TO 3 GENERATE
    adcDataI_signed(k) <= signed(adcDataI(k));
  END GENERATE;

  outputgen2: FOR k IN 0 TO 3 GENERATE
    adcDataQ_signed(k) <= signed(adcDataQ(k));
  END GENERATE;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay_out1_re <= (OTHERS => to_signed(16#0000#, 16));
        Delay_out1_im <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        Delay_out1_re <= adcDataI_signed;
        Delay_out1_im <= adcDataQ_signed;
      END IF;
    END IF;
  END PROCESS Delay_process;


  Data_Type_Conversion1_out1_re <= Delay_out1_re;
  Data_Type_Conversion1_out1_im <= Delay_out1_im;

  outputgen1: FOR k IN 0 TO 3 GENERATE
    dataIn_re(k) <= std_logic_vector(Data_Type_Conversion1_out1_re(k));
  END GENERATE;

  outputgen: FOR k IN 0 TO 3 GENERATE
    dataIn_im(k) <= std_logic_vector(Data_Type_Conversion1_out1_im(k));
  END GENERATE;

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1 <= adcValid;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  validIn <= Delay1_out1;

END rtl;

