Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 925d47582d044a36a00bbd46a8774f69 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_one_bit_serial_shift_register_behavior_tb_behav xil_defaultlib.simple_one_bit_serial_shift_register_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_one_bit_serial_shift_regi...
Compiling module xil_defaultlib.GenerateClock
Compiling module xil_defaultlib.simple_one_bit_serial_shift_regi...
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_one_bit_serial_shift_register_behavior_tb_behav
