{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1510480371117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1510480371118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 17:52:50 2017 " "Processing started: Sun Nov 12 17:52:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1510480371118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1510480371118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_8bit -c register_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_8bit -c register_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1510480371118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1510480371806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1510480371950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1510480371950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_8bit " "Elaborating entity \"register_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1510480372003 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[0\]~reg0 DOUT\[0\]~reg0_emulated DOUT\[0\]~reg0latch " "Register \"DOUT\[0\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[0\]~reg0_emulated\" and latch \"DOUT\[0\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[1\]~reg0 DOUT\[1\]~reg0_emulated DOUT\[1\]~reg0latch " "Register \"DOUT\[1\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[1\]~reg0_emulated\" and latch \"DOUT\[1\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[2\]~reg0 DOUT\[2\]~reg0_emulated DOUT\[2\]~reg0latch " "Register \"DOUT\[2\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[2\]~reg0_emulated\" and latch \"DOUT\[2\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[3\]~reg0 DOUT\[3\]~reg0_emulated DOUT\[3\]~reg0latch " "Register \"DOUT\[3\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[3\]~reg0_emulated\" and latch \"DOUT\[3\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[4\]~reg0 DOUT\[4\]~reg0_emulated DOUT\[4\]~reg0latch " "Register \"DOUT\[4\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[4\]~reg0_emulated\" and latch \"DOUT\[4\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[5\]~reg0 DOUT\[5\]~reg0_emulated DOUT\[5\]~reg0latch " "Register \"DOUT\[5\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[5\]~reg0_emulated\" and latch \"DOUT\[5\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[6\]~reg0 DOUT\[6\]~reg0_emulated DOUT\[6\]~reg0latch " "Register \"DOUT\[6\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[6\]~reg0_emulated\" and latch \"DOUT\[6\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DOUT\[7\]~reg0 DOUT\[7\]~reg0_emulated DOUT\[7\]~reg0latch " "Register \"DOUT\[7\]~reg0\" is converted into an equivalent circuit using register \"DOUT\[7\]~reg0_emulated\" and latch \"DOUT\[7\]~reg0latch\"" {  } { { "register_8bit.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/register_8bit/register_8bit.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1510480373107 "|register_8bit|DOUT[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1510480373107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1510480373335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1510480374264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1510480374264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1510480374467 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1510480374467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1510480374467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1510480374467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1510480374654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 17:52:54 2017 " "Processing ended: Sun Nov 12 17:52:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1510480374654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1510480374654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1510480374654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1510480374654 ""}
