// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Resize_HH_
#define _Resize_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "SIFT2_Core_fmul_3dEe.h"
#include "SIFT2_Core_sitofpeOg.h"
#include "Resize_mask_tablebkb.h"
#include "Resize_one_half_tcud.h"

namespace ap_rtl {

struct Resize : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<16> > src_val_V_address0;
    sc_out< sc_logic > src_val_V_ce0;
    sc_in< sc_lv<26> > src_val_V_q0;
    sc_in< sc_lv<32> > src_rows_read;
    sc_in< sc_lv<32> > src_cols_read;
    sc_out< sc_lv<16> > dst_val_V_address0;
    sc_out< sc_logic > dst_val_V_ce0;
    sc_out< sc_logic > dst_val_V_we0;
    sc_out< sc_lv<32> > dst_val_V_d0;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    Resize(sc_module_name name);
    SC_HAS_PROCESS(Resize);

    ~Resize();

    sc_trace_file* mVcdFile;

    Resize_mask_tablebkb* mask_table1687_U;
    Resize_one_half_tcud* one_half_table2683_U;
    SIFT2_Core_fmul_3dEe<1,2,32,32,32>* SIFT2_Core_fmul_3dEe_U50;
    SIFT2_Core_fmul_3dEe<1,2,32,32,32>* SIFT2_Core_fmul_3dEe_U51;
    SIFT2_Core_sitofpeOg<1,2,32,32>* SIFT2_Core_sitofpeOg_U52;
    SIFT2_Core_sitofpeOg<1,2,32,32>* SIFT2_Core_sitofpeOg_U53;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > mask_table1687_address0;
    sc_signal< sc_logic > mask_table1687_ce0;
    sc_signal< sc_lv<23> > mask_table1687_q0;
    sc_signal< sc_lv<5> > mask_table1687_address1;
    sc_signal< sc_logic > mask_table1687_ce1;
    sc_signal< sc_lv<23> > mask_table1687_q1;
    sc_signal< sc_lv<5> > one_half_table2683_address0;
    sc_signal< sc_logic > one_half_table2683_ce0;
    sc_signal< sc_lv<24> > one_half_table2683_q0;
    sc_signal< sc_lv<5> > one_half_table2683_address1;
    sc_signal< sc_logic > one_half_table2683_ce1;
    sc_signal< sc_lv<24> > one_half_table2683_q1;
    sc_signal< sc_lv<31> > i_op_assign_9_reg_209;
    sc_signal< sc_lv<18> > tmp_1674_fu_238_p1;
    sc_signal< sc_lv<18> > tmp_1674_reg_1000;
    sc_signal< sc_lv<32> > grp_fu_230_p1;
    sc_signal< sc_lv<32> > tmp_reg_1005;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > grp_fu_234_p1;
    sc_signal< sc_lv<32> > tmp_s_reg_1010;
    sc_signal< sc_lv<32> > grp_fu_220_p2;
    sc_signal< sc_lv<32> > x_assign_reg_1015;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > grp_fu_225_p2;
    sc_signal< sc_lv<32> > x_assign_80_reg_1021;
    sc_signal< sc_lv<32> > t_V_61_fu_242_p1;
    sc_signal< sc_lv<32> > t_V_61_reg_1027;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_i_i_fu_255_p2;
    sc_signal< sc_lv<1> > tmp_i_i_reg_1033;
    sc_signal< sc_lv<1> > tmp_1685_i_i_fu_261_p2;
    sc_signal< sc_lv<1> > tmp_1685_i_i_reg_1039;
    sc_signal< sc_lv<32> > t_V_64_fu_283_p1;
    sc_signal< sc_lv<32> > t_V_64_reg_1054;
    sc_signal< sc_lv<1> > tmp_i_i4_fu_296_p2;
    sc_signal< sc_lv<1> > tmp_i_i4_reg_1060;
    sc_signal< sc_lv<1> > tmp_1685_i_i6_fu_302_p2;
    sc_signal< sc_lv<1> > tmp_1685_i_i6_reg_1066;
    sc_signal< sc_lv<32> > x_assign_s_fu_403_p3;
    sc_signal< sc_lv<32> > x_assign_s_reg_1081;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > x_assign_81_fu_489_p3;
    sc_signal< sc_lv<32> > x_assign_81_reg_1086;
    sc_signal< sc_lv<32> > p_Val2_318_fu_631_p3;
    sc_signal< sc_lv<32> > p_Val2_318_reg_1091;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > p_Val2_319_fu_774_p3;
    sc_signal< sc_lv<32> > p_Val2_319_reg_1097;
    sc_signal< sc_lv<1> > tmp_819_fu_786_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<31> > i_fu_791_p2;
    sc_signal< sc_lv<31> > i_reg_1107;
    sc_signal< sc_lv<18> > tmp_377_cast_fu_801_p3;
    sc_signal< sc_lv<18> > tmp_377_cast_reg_1112;
    sc_signal< sc_lv<32> > r_V_fu_821_p2;
    sc_signal< sc_lv<32> > r_V_reg_1117;
    sc_signal< sc_lv<1> > tmp_820_fu_841_p2;
    sc_signal< sc_lv<1> > tmp_820_reg_1123;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > j_fu_846_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<18> > tmp_379_fu_856_p2;
    sc_signal< sc_lv<18> > tmp_379_reg_1132;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<31> > i_op_assign_reg_198;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > tmp_1686_i_i_fu_277_p1;
    sc_signal< sc_lv<64> > tmp_1686_i_i8_fu_318_p1;
    sc_signal< sc_lv<64> > tmp_384_cast_fu_973_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_379_cast_fu_978_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > loc_V_fu_245_p4;
    sc_signal< sc_lv<5> > index_V_fu_267_p4;
    sc_signal< sc_lv<8> > loc_V_52_fu_286_p4;
    sc_signal< sc_lv<5> > index_V_7_fu_308_p4;
    sc_signal< sc_lv<1> > p_Result_s_fu_324_p3;
    sc_signal< sc_lv<32> > one_half_i_cast_i_fu_339_p1;
    sc_signal< sc_lv<32> > p_Val2_296_fu_343_p2;
    sc_signal< sc_lv<23> > loc_V_49_fu_348_p1;
    sc_signal< sc_lv<23> > tmp_1688_i_i_fu_352_p2;
    sc_signal< sc_lv<9> > tmp_447_fu_364_p4;
    sc_signal< sc_lv<23> > xs_sig_V_fu_358_p2;
    sc_signal< sc_lv<32> > p_Result_382_fu_331_p3;
    sc_signal< sc_lv<32> > p_Result_383_fu_374_p3;
    sc_signal< sc_lv<32> > sel_tmp_v_i_fu_382_p3;
    sc_signal< sc_lv<1> > sel_tmp1_i_fu_393_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_398_p2;
    sc_signal< sc_lv<32> > sel_tmp_i_fu_389_p1;
    sc_signal< sc_lv<1> > p_Result_371_fu_410_p3;
    sc_signal< sc_lv<32> > one_half_i_cast_i5_fu_425_p1;
    sc_signal< sc_lv<32> > p_Val2_308_fu_429_p2;
    sc_signal< sc_lv<23> > loc_V_53_fu_434_p1;
    sc_signal< sc_lv<23> > tmp_1688_i_i5_fu_438_p2;
    sc_signal< sc_lv<9> > tmp_451_fu_450_p4;
    sc_signal< sc_lv<23> > xs_sig_V_5_fu_444_p2;
    sc_signal< sc_lv<32> > p_Result_385_fu_417_p3;
    sc_signal< sc_lv<32> > p_Result_386_fu_460_p3;
    sc_signal< sc_lv<32> > sel_tmp_v_i5_fu_468_p3;
    sc_signal< sc_lv<1> > sel_tmp1_i5_fu_479_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i5_fu_484_p2;
    sc_signal< sc_lv<32> > sel_tmp_i5_fu_475_p1;
    sc_signal< sc_lv<32> > p_Val2_298_fu_496_p1;
    sc_signal< sc_lv<23> > loc_V_51_fu_517_p1;
    sc_signal< sc_lv<25> > tmp_1701_i_i_i_fu_521_p4;
    sc_signal< sc_lv<8> > loc_V_50_fu_507_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast_fu_535_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_539_p2;
    sc_signal< sc_lv<8> > tmp_1702_i_i_i_fu_553_p2;
    sc_signal< sc_lv<1> > isNeg_fu_545_p3;
    sc_signal< sc_lv<9> > tmp_1702_i_i_i_cast_fu_559_p1;
    sc_signal< sc_lv<9> > sh_assign_s_fu_563_p3;
    sc_signal< sc_lv<32> > sh_assign_6_i_i_i_ca_fu_571_p1;
    sc_signal< sc_lv<25> > sh_assign_6_i_i_i_ca_8_fu_575_p1;
    sc_signal< sc_lv<79> > tmp_1701_i_i_i_cast6_fu_531_p1;
    sc_signal< sc_lv<79> > tmp_1703_i_i_i_fu_579_p1;
    sc_signal< sc_lv<25> > tmp_1704_i_i_i_fu_583_p2;
    sc_signal< sc_lv<1> > tmp_1667_fu_595_p3;
    sc_signal< sc_lv<79> > tmp_1705_i_i_i_fu_589_p2;
    sc_signal< sc_lv<32> > tmp_369_fu_603_p1;
    sc_signal< sc_lv<32> > tmp_370_fu_607_p4;
    sc_signal< sc_lv<32> > p_Val2_300_fu_617_p3;
    sc_signal< sc_lv<1> > p_Result_384_fu_499_p3;
    sc_signal< sc_lv<32> > p_Val2_i_i_i_fu_625_p2;
    sc_signal< sc_lv<32> > p_Val2_310_fu_639_p1;
    sc_signal< sc_lv<23> > loc_V_55_fu_660_p1;
    sc_signal< sc_lv<25> > tmp_1701_i_i_i7_fu_664_p4;
    sc_signal< sc_lv<8> > loc_V_54_fu_650_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i8_cast_fu_678_p1;
    sc_signal< sc_lv<9> > sh_assign_9_fu_682_p2;
    sc_signal< sc_lv<8> > tmp_1702_i_i_i4_fu_696_p2;
    sc_signal< sc_lv<1> > isNeg_7_fu_688_p3;
    sc_signal< sc_lv<9> > tmp_1702_i_i_i11_cas_fu_702_p1;
    sc_signal< sc_lv<9> > sh_assign_1_fu_706_p3;
    sc_signal< sc_lv<32> > sh_assign_6_i_i_i12_s_fu_714_p1;
    sc_signal< sc_lv<25> > sh_assign_6_i_i_i12_1_fu_718_p1;
    sc_signal< sc_lv<79> > tmp_1701_i_i_i7_cast_fu_674_p1;
    sc_signal< sc_lv<79> > tmp_1703_i_i_i4_fu_722_p1;
    sc_signal< sc_lv<25> > tmp_1704_i_i_i4_fu_726_p2;
    sc_signal< sc_lv<1> > tmp_1673_fu_738_p3;
    sc_signal< sc_lv<79> > tmp_1705_i_i_i4_fu_732_p2;
    sc_signal< sc_lv<32> > tmp_373_fu_746_p1;
    sc_signal< sc_lv<32> > tmp_374_fu_750_p4;
    sc_signal< sc_lv<32> > p_Val2_312_fu_760_p3;
    sc_signal< sc_lv<1> > p_Result_387_fu_642_p3;
    sc_signal< sc_lv<32> > p_Val2_i_i_i6_fu_768_p2;
    sc_signal< sc_lv<32> > i_op_assign_cast_fu_782_p1;
    sc_signal< sc_lv<10> > tmp_1675_fu_797_p1;
    sc_signal< sc_lv<15> > tmp_1676_fu_809_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_813_p3;
    sc_signal< sc_lv<32> > i_op_assign_11_cast_fu_837_p1;
    sc_signal< sc_lv<18> > tmp_1677_fu_852_p1;
    sc_signal< sc_lv<15> > tmp_1678_fu_861_p1;
    sc_signal< sc_lv<16> > tmp_452_fu_873_p4;
    sc_signal< sc_lv<32> > p_Val2_316_fu_865_p3;
    sc_signal< sc_lv<32> > r_V_39_fu_886_p2;
    sc_signal< sc_lv<16> > tmp_453_fu_892_p4;
    sc_signal< sc_lv<32> > r0_fu_882_p1;
    sc_signal< sc_lv<1> > slt_fu_906_p2;
    sc_signal< sc_lv<32> > c0_fu_902_p1;
    sc_signal< sc_lv<1> > tmp_821_fu_917_p2;
    sc_signal< sc_lv<18> > tmp_1679_fu_922_p1;
    sc_signal< sc_lv<18> > tmp_1680_fu_926_p2;
    sc_signal< sc_lv<1> > rev6_fu_911_p2;
    sc_signal< sc_lv<10> > tmp_1682_fu_939_p1;
    sc_signal< sc_lv<10> > tmp_1683_fu_942_p4;
    sc_signal< sc_lv<10> > tmp_1684_fu_951_p3;
    sc_signal< sc_lv<18> > tmp_383_cast_fu_959_p3;
    sc_signal< sc_lv<18> > tmp_1681_fu_931_p3;
    sc_signal< sc_lv<18> > tmp_384_fu_967_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_3F000000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_96;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<23> ap_const_lv23_7FFFFF;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_8000;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_c0_fu_902_p1();
    void thread_dst_val_V_address0();
    void thread_dst_val_V_ce0();
    void thread_dst_val_V_d0();
    void thread_dst_val_V_we0();
    void thread_i_fu_791_p2();
    void thread_i_op_assign_11_cast_fu_837_p1();
    void thread_i_op_assign_cast_fu_782_p1();
    void thread_index_V_7_fu_308_p4();
    void thread_index_V_fu_267_p4();
    void thread_isNeg_7_fu_688_p3();
    void thread_isNeg_fu_545_p3();
    void thread_j_fu_846_p2();
    void thread_loc_V_49_fu_348_p1();
    void thread_loc_V_50_fu_507_p4();
    void thread_loc_V_51_fu_517_p1();
    void thread_loc_V_52_fu_286_p4();
    void thread_loc_V_53_fu_434_p1();
    void thread_loc_V_54_fu_650_p4();
    void thread_loc_V_55_fu_660_p1();
    void thread_loc_V_fu_245_p4();
    void thread_mask_table1687_address0();
    void thread_mask_table1687_address1();
    void thread_mask_table1687_ce0();
    void thread_mask_table1687_ce1();
    void thread_one_half_i_cast_i5_fu_425_p1();
    void thread_one_half_i_cast_i_fu_339_p1();
    void thread_one_half_table2683_address0();
    void thread_one_half_table2683_address1();
    void thread_one_half_table2683_ce0();
    void thread_one_half_table2683_ce1();
    void thread_p_Result_371_fu_410_p3();
    void thread_p_Result_382_fu_331_p3();
    void thread_p_Result_383_fu_374_p3();
    void thread_p_Result_384_fu_499_p3();
    void thread_p_Result_385_fu_417_p3();
    void thread_p_Result_386_fu_460_p3();
    void thread_p_Result_387_fu_642_p3();
    void thread_p_Result_s_fu_324_p3();
    void thread_p_Val2_296_fu_343_p2();
    void thread_p_Val2_298_fu_496_p1();
    void thread_p_Val2_300_fu_617_p3();
    void thread_p_Val2_308_fu_429_p2();
    void thread_p_Val2_310_fu_639_p1();
    void thread_p_Val2_312_fu_760_p3();
    void thread_p_Val2_316_fu_865_p3();
    void thread_p_Val2_318_fu_631_p3();
    void thread_p_Val2_319_fu_774_p3();
    void thread_p_Val2_i_i_i6_fu_768_p2();
    void thread_p_Val2_i_i_i_fu_625_p2();
    void thread_p_Val2_s_fu_813_p3();
    void thread_r0_fu_882_p1();
    void thread_r_V_39_fu_886_p2();
    void thread_r_V_fu_821_p2();
    void thread_rev6_fu_911_p2();
    void thread_sel_tmp1_i5_fu_479_p2();
    void thread_sel_tmp1_i_fu_393_p2();
    void thread_sel_tmp2_i5_fu_484_p2();
    void thread_sel_tmp2_i_fu_398_p2();
    void thread_sel_tmp_i5_fu_475_p1();
    void thread_sel_tmp_i_fu_389_p1();
    void thread_sel_tmp_v_i5_fu_468_p3();
    void thread_sel_tmp_v_i_fu_382_p3();
    void thread_sh_assign_1_fu_706_p3();
    void thread_sh_assign_6_i_i_i12_1_fu_718_p1();
    void thread_sh_assign_6_i_i_i12_s_fu_714_p1();
    void thread_sh_assign_6_i_i_i_ca_8_fu_575_p1();
    void thread_sh_assign_6_i_i_i_ca_fu_571_p1();
    void thread_sh_assign_9_fu_682_p2();
    void thread_sh_assign_fu_539_p2();
    void thread_sh_assign_s_fu_563_p3();
    void thread_slt_fu_906_p2();
    void thread_src_val_V_address0();
    void thread_src_val_V_ce0();
    void thread_t_V_61_fu_242_p1();
    void thread_t_V_64_fu_283_p1();
    void thread_tmp_1667_fu_595_p3();
    void thread_tmp_1673_fu_738_p3();
    void thread_tmp_1674_fu_238_p1();
    void thread_tmp_1675_fu_797_p1();
    void thread_tmp_1676_fu_809_p1();
    void thread_tmp_1677_fu_852_p1();
    void thread_tmp_1678_fu_861_p1();
    void thread_tmp_1679_fu_922_p1();
    void thread_tmp_1680_fu_926_p2();
    void thread_tmp_1681_fu_931_p3();
    void thread_tmp_1682_fu_939_p1();
    void thread_tmp_1683_fu_942_p4();
    void thread_tmp_1684_fu_951_p3();
    void thread_tmp_1685_i_i6_fu_302_p2();
    void thread_tmp_1685_i_i_fu_261_p2();
    void thread_tmp_1686_i_i8_fu_318_p1();
    void thread_tmp_1686_i_i_fu_277_p1();
    void thread_tmp_1688_i_i5_fu_438_p2();
    void thread_tmp_1688_i_i_fu_352_p2();
    void thread_tmp_1701_i_i_i7_cast_fu_674_p1();
    void thread_tmp_1701_i_i_i7_fu_664_p4();
    void thread_tmp_1701_i_i_i_cast6_fu_531_p1();
    void thread_tmp_1701_i_i_i_fu_521_p4();
    void thread_tmp_1702_i_i_i11_cas_fu_702_p1();
    void thread_tmp_1702_i_i_i4_fu_696_p2();
    void thread_tmp_1702_i_i_i_cast_fu_559_p1();
    void thread_tmp_1702_i_i_i_fu_553_p2();
    void thread_tmp_1703_i_i_i4_fu_722_p1();
    void thread_tmp_1703_i_i_i_fu_579_p1();
    void thread_tmp_1704_i_i_i4_fu_726_p2();
    void thread_tmp_1704_i_i_i_fu_583_p2();
    void thread_tmp_1705_i_i_i4_fu_732_p2();
    void thread_tmp_1705_i_i_i_fu_589_p2();
    void thread_tmp_369_fu_603_p1();
    void thread_tmp_370_fu_607_p4();
    void thread_tmp_373_fu_746_p1();
    void thread_tmp_374_fu_750_p4();
    void thread_tmp_377_cast_fu_801_p3();
    void thread_tmp_379_cast_fu_978_p1();
    void thread_tmp_379_fu_856_p2();
    void thread_tmp_383_cast_fu_959_p3();
    void thread_tmp_384_cast_fu_973_p1();
    void thread_tmp_384_fu_967_p2();
    void thread_tmp_447_fu_364_p4();
    void thread_tmp_451_fu_450_p4();
    void thread_tmp_452_fu_873_p4();
    void thread_tmp_453_fu_892_p4();
    void thread_tmp_819_fu_786_p2();
    void thread_tmp_820_fu_841_p2();
    void thread_tmp_821_fu_917_p2();
    void thread_tmp_i_i4_fu_296_p2();
    void thread_tmp_i_i_fu_255_p2();
    void thread_tmp_i_i_i_i8_cast_fu_678_p1();
    void thread_tmp_i_i_i_i_cast_fu_535_p1();
    void thread_x_assign_81_fu_489_p3();
    void thread_x_assign_s_fu_403_p3();
    void thread_xs_sig_V_5_fu_444_p2();
    void thread_xs_sig_V_fu_358_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
