

================================================================
== Vitis HLS Report for 'fully_connected_7'
================================================================
* Date:           Tue Nov 26 16:15:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2791|     2791|  27.910 us|  27.910 us|  2791|  2791|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |     2790|     2790|       279|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 17 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 18 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 20 'partselect' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln56_1" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 21 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln56 = store i4 0, i4 %i" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 22 'store' 'store_ln56' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%store_ln56 = store i10 0, i10 %phi_mul" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 23 'store' 'store_ln56' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_2" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 24 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul_load = load i10 %phi_mul" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 25 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 26 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.73ns)   --->   "%add_ln56_1 = add i10 %phi_mul_load, i10 84" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 27 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln56 = icmp_eq  i4 %i_10, i4 10" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 28 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.72ns)   --->   "%add_ln56 = add i4 %i_10, i4 1" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 30 'add' 'add_ln56' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %VITIS_LOOP_58_2.split, void %for.end15" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 31 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_10" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 32 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.10ns)   --->   "%add_ln57 = add i63 %zext_ln56, i63 %sext_ln56" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 33 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i63 %add_ln57" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 34 'sext' 'sext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 35 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 36 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.40>
ST_2 : Operation 37 [1/1] (0.40ns)   --->   "%store_ln56 = store i10 %add_ln56_1, i10 %phi_mul" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 37 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.40>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [lenet_proj/lenet_support_1.cpp:63]   --->   Operation 38 'ret' 'ret_ln63' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 39 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 40 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 40 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 41 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 42 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 45 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 46 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 47 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 47 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.72>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%sum = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 48 'bitcast' 'sum' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [2/2] (0.72ns)   --->   "%call_ln57 = call void @fully_connected.7_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i4 %i_10, i32 %input_r, i62 %trunc_ln, i10 %phi_mul_load, i32 %gmem" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 49 'call' 'call_ln57' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 50 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln57 = call void @fully_connected.7_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i4 %i_10, i32 %input_r, i62 %trunc_ln, i10 %phi_mul_load, i32 %gmem" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 51 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_2" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 52 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0.000 ns)
	'store' operation ('store_ln56', lenet_proj/lenet_support_1.cpp:56) of constant 0 on local variable 'i' [14]  (0.402 ns)

 <State 2>: 1.138ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', lenet_proj/lenet_support_1.cpp:56) on local variable 'phi_mul' [18]  (0.000 ns)
	'add' operation ('add_ln56_1', lenet_proj/lenet_support_1.cpp:56) [20]  (0.736 ns)
	'store' operation ('store_ln56', lenet_proj/lenet_support_1.cpp:56) of variable 'add_ln56_1', lenet_proj/lenet_support_1.cpp:56 on local variable 'phi_mul' [36]  (0.402 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [31]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_proj/lenet_support_1.cpp:57) on port 'gmem' (lenet_proj/lenet_support_1.cpp:57) [32]  (7.300 ns)

 <State 12>: 0.727ns
The critical path consists of the following:
	'call' operation ('call_ln57', lenet_proj/lenet_support_1.cpp:57) to 'fully_connected.7_Pipeline_VITIS_LOOP_58_2' [34]  (0.727 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
