git clone --depth 1 --no-tags https://github.com/autolisis/CLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80602845
git clone --depth 1 --no-tags https://github.com/changlinzhang/Dance-Revolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81542290
git clone --depth 1 --no-tags https://github.com/hvt1244/Source-Routed-Network-Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81679214
git clone --depth 1 --no-tags https://github.com/ZihanChen-ECE/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82843980
git clone --depth 1 --no-tags https://github.com/Digilent/Basys-3-XADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83092263
git clone --depth 1 --no-tags https://github.com/JPS-Cortland/Numato.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83980419
git clone --depth 1 --no-tags https://github.com/wustl-ese566/lab3_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83494654
git clone --depth 1 --no-tags https://github.com/Lemmotree/TheMostImportantDecision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83277627
git clone --depth 1 --no-tags https://github.com/Austin-Crabtree/Comp-Org-2017-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83590168
git clone --depth 1 --no-tags https://github.com/poweihuang17/ORVDebug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84314966
git clone --depth 1 --no-tags https://github.com/shobhnamisra/Othello-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84327659
git clone --depth 1 --no-tags https://github.com/franderg/Ascensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84399449
git clone --depth 1 --no-tags https://github.com/NDNF0808/sequential.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83285863
git clone --depth 1 --no-tags https://github.com/l3mus/MultiCycle-MPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80221136
git clone --depth 1 --no-tags https://github.com/melon-l/music_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85128778
git clone --depth 1 --no-tags https://github.com/Lemmotree/cp0src-REG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85194787
git clone --depth 1 --no-tags https://github.com/Alfons0329/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84846098
git clone --depth 1 --no-tags https://github.com/Mahmoud-Salah/First-task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85748278
git clone --depth 1 --no-tags https://github.com/jerryczy/duck_hunt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85417623
git clone --depth 1 --no-tags https://github.com/nathan78906/CaveCatchers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86757231
git clone --depth 1 --no-tags https://github.com/cf-law/trivia-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86774916
git clone --depth 1 --no-tags https://github.com/LennonNM/DigitalesII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86928330
git clone --depth 1 --no-tags https://github.com/pieceofcheese/CSCB58_DE2_Bomb_Defusal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86862151
git clone --depth 1 --no-tags https://github.com/shabansadiqyar/Connect-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86397343
git clone --depth 1 --no-tags https://github.com/OluwoleOyetoke/NBit_Hardware_Multiplier_and_Test_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86197970
git clone --depth 1 --no-tags https://github.com/eagi223/Average-2-8Bit-Binary-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87149971
git clone --depth 1 --no-tags https://github.com/oneleo/Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87159735
git clone --depth 1 --no-tags https://github.com/aastha24/ENG-EC-551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81164493
git clone --depth 1 --no-tags https://github.com/Visual-e/cyclone4_first.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80685177
git clone --depth 1 --no-tags https://github.com/jasonwang77/cpen391project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80681396
git clone --depth 1 --no-tags https://github.com/synthetic65535/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80334505
git clone --depth 1 --no-tags https://github.com/ztufford3/ProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81869429
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/Keyboard_FPGA_Monitor_-UART-_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81703262
git clone --depth 1 --no-tags https://github.com/Yahnit/Multiplier-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86101100
git clone --depth 1 --no-tags https://github.com/chenghangyu/TinyMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86207008
git clone --depth 1 --no-tags https://github.com/cchinmai19/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86963031
git clone --depth 1 --no-tags https://github.com/liuzimin/Dino_Meteor_Dodge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86844184
git clone --depth 1 --no-tags https://github.com/AiyazN25/De2-BoardHero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86864624
git clone --depth 1 --no-tags https://github.com/poonkeegan/CSCB58project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86785940
git clone --depth 1 --no-tags https://github.com/klanerz/FuzzyLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87124120
git clone --depth 1 --no-tags https://github.com/woshiwzy321/open-hust-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82891137
git clone --depth 1 --no-tags https://github.com/GeneralSisco/cse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83359088
git clone --depth 1 --no-tags https://github.com/jcsison/risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83393928
git clone --depth 1 --no-tags https://github.com/andgate/sky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84683344
git clone --depth 1 --no-tags https://github.com/tba109/dommb_rev1_ddr3_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85872822
git clone --depth 1 --no-tags https://github.com/shuvamnandi/RISCVProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85410029
git clone --depth 1 --no-tags https://github.com/adriChan/Stacker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85428322
git clone --depth 1 --no-tags https://github.com/KChinchillaHN/OA-Proyecto-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86396205
git clone --depth 1 --no-tags https://github.com/cleverfox/lightpipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86631804
git clone --depth 1 --no-tags https://github.com/thelonesailor/COL216_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83111497
git clone --depth 1 --no-tags https://github.com/WMBao/RhythmMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83311855
git clone --depth 1 --no-tags https://github.com/aowsenek/DigitalLogicProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83342790
git clone --depth 1 --no-tags https://github.com/bzhang3/FPGA-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83834530
git clone --depth 1 --no-tags https://github.com/maupaz92/MscVerificacionFuncional2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83926463
git clone --depth 1 --no-tags https://github.com/Jyun-Neng/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82625881
git clone --depth 1 --no-tags https://github.com/chiralhat/fpga-pulses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82308314
git clone --depth 1 --no-tags https://github.com/dwdresser/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86842248
git clone --depth 1 --no-tags https://github.com/unfamiliar-tropic/architecture_singleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86968129
git clone --depth 1 --no-tags https://github.com/nileshhpatel23/Digital-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80956964
git clone --depth 1 --no-tags https://github.com/finbar-crago/Verilog-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80208137
git clone --depth 1 --no-tags https://github.com/FatallEggor/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80188441
git clone --depth 1 --no-tags https://github.com/PietPtr/VerilogTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81203039
git clone --depth 1 --no-tags https://github.com/SaileD/MIPS-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80576905
git clone --depth 1 --no-tags https://github.com/NDNF0808/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83281543
git clone --depth 1 --no-tags https://github.com/NDNF0808/single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83286580
git clone --depth 1 --no-tags https://github.com/Schavarria1601/Proyecto-1-Grupo-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83368261
git clone --depth 1 --no-tags https://github.com/jvansanten/xylo-pulse-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83456564
git clone --depth 1 --no-tags https://github.com/MitsuiYang/utlp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83528452
git clone --depth 1 --no-tags https://github.com/shiv125/Digital-Systems-and-Microcontrollers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84113781
git clone --depth 1 --no-tags https://github.com/LeeLinJun/DigitalCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84094506
git clone --depth 1 --no-tags https://github.com/m-karcz/SR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84997797
git clone --depth 1 --no-tags https://github.com/rdilip/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85372265
git clone --depth 1 --no-tags https://github.com/BaaniLeen/Verilog-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84336967
git clone --depth 1 --no-tags https://github.com/J-Ford/374CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84681598
git clone --depth 1 --no-tags https://github.com/sriharivenu/Verification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86365201
git clone --depth 1 --no-tags https://github.com/FalsifiedGuile/cscb58Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86621326
git clone --depth 1 --no-tags https://github.com/jeffliou64/Early-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86668501
git clone --depth 1 --no-tags https://github.com/eskandarinariman/8k5-shell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86354885
git clone --depth 1 --no-tags https://github.com/jo797/Stepper-Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86396489
git clone --depth 1 --no-tags https://github.com/JiaxinBeatrice/Logic_Desigh_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86729049
git clone --depth 1 --no-tags https://github.com/agabell30/cs590_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85853582
git clone --depth 1 --no-tags https://github.com/dresvit/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82311344
git clone --depth 1 --no-tags https://github.com/ocb2/subleq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87129486
git clone --depth 1 --no-tags https://github.com/aditpatel97/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86592924
git clone --depth 1 --no-tags https://github.com/yousifelhady/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85891056
git clone --depth 1 --no-tags https://github.com/omrt9/MIPS-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86608621
git clone --depth 1 --no-tags https://github.com/wendychong/FPGADecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83187581
git clone --depth 1 --no-tags https://github.com/FatallEggor/Debunce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80192576
git clone --depth 1 --no-tags https://github.com/suoglu/STC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81429683
git clone --depth 1 --no-tags https://github.com/XMK233/Computer-Organization-P6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85285489
git clone --depth 1 --no-tags https://github.com/XMK233/Computer-Organization-P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85284680
git clone --depth 1 --no-tags https://github.com/ldnavarro/Proyecto-1-Grupo-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85007231
git clone --depth 1 --no-tags https://github.com/TramyLee/cordic_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83113169
git clone --depth 1 --no-tags https://github.com/amiiigh/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84193390
git clone --depth 1 --no-tags https://github.com/rafaellepalmos/Xilinx_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80302247
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/ALU4_7segment_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81702059
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/A_Tiny_RISC_CPU_-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81669891
git clone --depth 1 --no-tags https://github.com/paru93/ESD_544_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84374748
