
ST7789_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a44  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08001b50  08001b50  00002b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c0c  08001c0c  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c0c  08001c0c  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c0c  08001c0c  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c0c  08001c0c  00002c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001c10  08001c10  00002c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001c14  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  08001c20  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08001c20  00003084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000059f9  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014a5  00000000  00000000  00008a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  00009ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004dd  00000000  00000000  0000a560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001568c  00000000  00000000  0000aa3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000075b2  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ef9c  00000000  00000000  0002767b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a6617  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001948  00000000  00000000  000a665c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000a7fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001b38 	.word	0x08001b38

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001b38 	.word	0x08001b38

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fb7c 	bl	800084c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f808 	bl	8000168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f87e 	bl	8000258 <MX_GPIO_Init>
  MX_SPI1_Init();
 800015c:	f000 f844 	bl	80001e8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ST7789_Init();
 8000160:	f000 f9d0 	bl	8000504 <ST7789_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000164:	bf00      	nop
 8000166:	e7fd      	b.n	8000164 <main+0x18>

08000168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b090      	sub	sp, #64	@ 0x40
 800016c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800016e:	f107 0318 	add.w	r3, r7, #24
 8000172:	2228      	movs	r2, #40	@ 0x28
 8000174:	2100      	movs	r1, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f001 fcb2 	bl	8001ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800017c:	1d3b      	adds	r3, r7, #4
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
 8000182:	605a      	str	r2, [r3, #4]
 8000184:	609a      	str	r2, [r3, #8]
 8000186:	60da      	str	r2, [r3, #12]
 8000188:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800018a:	2302      	movs	r3, #2
 800018c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800018e:	2301      	movs	r3, #1
 8000190:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000192:	2310      	movs	r3, #16
 8000194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000196:	2302      	movs	r3, #2
 8000198:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800019a:	2300      	movs	r3, #0
 800019c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800019e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80001a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001a4:	f107 0318 	add.w	r3, r7, #24
 80001a8:	4618      	mov	r0, r3
 80001aa:	f000 fe4d 	bl	8000e48 <HAL_RCC_OscConfig>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001b4:	f000 f890 	bl	80002d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001b8:	230f      	movs	r3, #15
 80001ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001bc:	2302      	movs	r3, #2
 80001be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80001c0:	2380      	movs	r3, #128	@ 0x80
 80001c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001c4:	2300      	movs	r3, #0
 80001c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001c8:	2300      	movs	r3, #0
 80001ca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001cc:	1d3b      	adds	r3, r7, #4
 80001ce:	2102      	movs	r1, #2
 80001d0:	4618      	mov	r0, r3
 80001d2:	f001 f8bb 	bl	800134c <HAL_RCC_ClockConfig>
 80001d6:	4603      	mov	r3, r0
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d001      	beq.n	80001e0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80001dc:	f000 f87c 	bl	80002d8 <Error_Handler>
  }
}
 80001e0:	bf00      	nop
 80001e2:	3740      	adds	r7, #64	@ 0x40
 80001e4:	46bd      	mov	sp, r7
 80001e6:	bd80      	pop	{r7, pc}

080001e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80001ec:	4b18      	ldr	r3, [pc, #96]	@ (8000250 <MX_SPI1_Init+0x68>)
 80001ee:	4a19      	ldr	r2, [pc, #100]	@ (8000254 <MX_SPI1_Init+0x6c>)
 80001f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80001f2:	4b17      	ldr	r3, [pc, #92]	@ (8000250 <MX_SPI1_Init+0x68>)
 80001f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80001f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80001fa:	4b15      	ldr	r3, [pc, #84]	@ (8000250 <MX_SPI1_Init+0x68>)
 80001fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000200:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000202:	4b13      	ldr	r3, [pc, #76]	@ (8000250 <MX_SPI1_Init+0x68>)
 8000204:	2200      	movs	r2, #0
 8000206:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000208:	4b11      	ldr	r3, [pc, #68]	@ (8000250 <MX_SPI1_Init+0x68>)
 800020a:	2202      	movs	r2, #2
 800020c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800020e:	4b10      	ldr	r3, [pc, #64]	@ (8000250 <MX_SPI1_Init+0x68>)
 8000210:	2200      	movs	r2, #0
 8000212:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000214:	4b0e      	ldr	r3, [pc, #56]	@ (8000250 <MX_SPI1_Init+0x68>)
 8000216:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800021a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800021c:	4b0c      	ldr	r3, [pc, #48]	@ (8000250 <MX_SPI1_Init+0x68>)
 800021e:	2200      	movs	r2, #0
 8000220:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000222:	4b0b      	ldr	r3, [pc, #44]	@ (8000250 <MX_SPI1_Init+0x68>)
 8000224:	2200      	movs	r2, #0
 8000226:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000228:	4b09      	ldr	r3, [pc, #36]	@ (8000250 <MX_SPI1_Init+0x68>)
 800022a:	2200      	movs	r2, #0
 800022c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800022e:	4b08      	ldr	r3, [pc, #32]	@ (8000250 <MX_SPI1_Init+0x68>)
 8000230:	2200      	movs	r2, #0
 8000232:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000234:	4b06      	ldr	r3, [pc, #24]	@ (8000250 <MX_SPI1_Init+0x68>)
 8000236:	220a      	movs	r2, #10
 8000238:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800023a:	4805      	ldr	r0, [pc, #20]	@ (8000250 <MX_SPI1_Init+0x68>)
 800023c:	f001 f9e2 	bl	8001604 <HAL_SPI_Init>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000246:	f000 f847 	bl	80002d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800024a:	bf00      	nop
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	20000028 	.word	0x20000028
 8000254:	40013000 	.word	0x40013000

08000258 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b086      	sub	sp, #24
 800025c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025e:	f107 0308 	add.w	r3, r7, #8
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800026c:	4b18      	ldr	r3, [pc, #96]	@ (80002d0 <MX_GPIO_Init+0x78>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	4a17      	ldr	r2, [pc, #92]	@ (80002d0 <MX_GPIO_Init+0x78>)
 8000272:	f043 0304 	orr.w	r3, r3, #4
 8000276:	6193      	str	r3, [r2, #24]
 8000278:	4b15      	ldr	r3, [pc, #84]	@ (80002d0 <MX_GPIO_Init+0x78>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	f003 0304 	and.w	r3, r3, #4
 8000280:	607b      	str	r3, [r7, #4]
 8000282:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000284:	4b12      	ldr	r3, [pc, #72]	@ (80002d0 <MX_GPIO_Init+0x78>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a11      	ldr	r2, [pc, #68]	@ (80002d0 <MX_GPIO_Init+0x78>)
 800028a:	f043 0308 	orr.w	r3, r3, #8
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b0f      	ldr	r3, [pc, #60]	@ (80002d0 <MX_GPIO_Init+0x78>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0308 	and.w	r3, r3, #8
 8000298:	603b      	str	r3, [r7, #0]
 800029a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	f640 4102 	movw	r1, #3074	@ 0xc02
 80002a2:	480c      	ldr	r0, [pc, #48]	@ (80002d4 <MX_GPIO_Init+0x7c>)
 80002a4:	f000 fdb8 	bl	8000e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 80002a8:	f640 4302 	movw	r3, #3074	@ 0xc02
 80002ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ae:	2301      	movs	r3, #1
 80002b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b2:	2300      	movs	r3, #0
 80002b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002b6:	2302      	movs	r3, #2
 80002b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002ba:	f107 0308 	add.w	r3, r7, #8
 80002be:	4619      	mov	r1, r3
 80002c0:	4804      	ldr	r0, [pc, #16]	@ (80002d4 <MX_GPIO_Init+0x7c>)
 80002c2:	f000 fc2d 	bl	8000b20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002c6:	bf00      	nop
 80002c8:	3718      	adds	r7, #24
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40010c00 	.word	0x40010c00

080002d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002dc:	b672      	cpsid	i
}
 80002de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002e0:	bf00      	nop
 80002e2:	e7fd      	b.n	80002e0 <Error_Handler+0x8>

080002e4 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80002ee:	2200      	movs	r2, #0
 80002f0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002f4:	480c      	ldr	r0, [pc, #48]	@ (8000328 <ST7789_WriteCommand+0x44>)
 80002f6:	f000 fd8f 	bl	8000e18 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 80002fa:	2200      	movs	r2, #0
 80002fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000300:	4809      	ldr	r0, [pc, #36]	@ (8000328 <ST7789_WriteCommand+0x44>)
 8000302:	f000 fd89 	bl	8000e18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000306:	1df9      	adds	r1, r7, #7
 8000308:	f04f 33ff 	mov.w	r3, #4294967295
 800030c:	2201      	movs	r2, #1
 800030e:	4807      	ldr	r0, [pc, #28]	@ (800032c <ST7789_WriteCommand+0x48>)
 8000310:	f001 f9fc 	bl	800170c <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000314:	2201      	movs	r2, #1
 8000316:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800031a:	4803      	ldr	r0, [pc, #12]	@ (8000328 <ST7789_WriteCommand+0x44>)
 800031c:	f000 fd7c 	bl	8000e18 <HAL_GPIO_WritePin>
}
 8000320:	bf00      	nop
 8000322:	3708      	adds	r7, #8
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	40010c00 	.word	0x40010c00
 800032c:	20000028 	.word	0x20000028

08000330 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 800033a:	2200      	movs	r2, #0
 800033c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000340:	4816      	ldr	r0, [pc, #88]	@ (800039c <ST7789_WriteData+0x6c>)
 8000342:	f000 fd69 	bl	8000e18 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8000346:	2201      	movs	r2, #1
 8000348:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800034c:	4813      	ldr	r0, [pc, #76]	@ (800039c <ST7789_WriteData+0x6c>)
 800034e:	f000 fd63 	bl	8000e18 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8000352:	e015      	b.n	8000380 <ST7789_WriteData+0x50>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8000354:	683b      	ldr	r3, [r7, #0]
 8000356:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800035a:	4293      	cmp	r3, r2
 800035c:	bf28      	it	cs
 800035e:	4613      	movcs	r3, r2
 8000360:	81fb      	strh	r3, [r7, #14]

			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000362:	89fa      	ldrh	r2, [r7, #14]
 8000364:	f04f 33ff 	mov.w	r3, #4294967295
 8000368:	6879      	ldr	r1, [r7, #4]
 800036a:	480d      	ldr	r0, [pc, #52]	@ (80003a0 <ST7789_WriteData+0x70>)
 800036c:	f001 f9ce 	bl	800170c <HAL_SPI_Transmit>

		buff += chunk_size;
 8000370:	89fb      	ldrh	r3, [r7, #14]
 8000372:	687a      	ldr	r2, [r7, #4]
 8000374:	4413      	add	r3, r2
 8000376:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8000378:	89fb      	ldrh	r3, [r7, #14]
 800037a:	683a      	ldr	r2, [r7, #0]
 800037c:	1ad3      	subs	r3, r2, r3
 800037e:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8000380:	683b      	ldr	r3, [r7, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d1e6      	bne.n	8000354 <ST7789_WriteData+0x24>
	}

	ST7789_UnSelect();
 8000386:	2201      	movs	r2, #1
 8000388:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800038c:	4803      	ldr	r0, [pc, #12]	@ (800039c <ST7789_WriteData+0x6c>)
 800038e:	f000 fd43 	bl	8000e18 <HAL_GPIO_WritePin>
}
 8000392:	bf00      	nop
 8000394:	3710      	adds	r7, #16
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	40010c00 	.word	0x40010c00
 80003a0:	20000028 	.word	0x20000028

080003a4 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	4603      	mov	r3, r0
 80003ac:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80003ae:	2200      	movs	r2, #0
 80003b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003b4:	480c      	ldr	r0, [pc, #48]	@ (80003e8 <ST7789_WriteSmallData+0x44>)
 80003b6:	f000 fd2f 	bl	8000e18 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 80003ba:	2201      	movs	r2, #1
 80003bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003c0:	4809      	ldr	r0, [pc, #36]	@ (80003e8 <ST7789_WriteSmallData+0x44>)
 80003c2:	f000 fd29 	bl	8000e18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 80003c6:	1df9      	adds	r1, r7, #7
 80003c8:	f04f 33ff 	mov.w	r3, #4294967295
 80003cc:	2201      	movs	r2, #1
 80003ce:	4807      	ldr	r0, [pc, #28]	@ (80003ec <ST7789_WriteSmallData+0x48>)
 80003d0:	f001 f99c 	bl	800170c <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80003d4:	2201      	movs	r2, #1
 80003d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003da:	4803      	ldr	r0, [pc, #12]	@ (80003e8 <ST7789_WriteSmallData+0x44>)
 80003dc:	f000 fd1c 	bl	8000e18 <HAL_GPIO_WritePin>
}
 80003e0:	bf00      	nop
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	40010c00 	.word	0x40010c00
 80003ec:	20000028 	.word	0x20000028

080003f0 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 80003fa:	2036      	movs	r0, #54	@ 0x36
 80003fc:	f7ff ff72 	bl	80002e4 <ST7789_WriteCommand>
	switch (m) {
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	2b03      	cmp	r3, #3
 8000404:	d81a      	bhi.n	800043c <ST7789_SetRotation+0x4c>
 8000406:	a201      	add	r2, pc, #4	@ (adr r2, 800040c <ST7789_SetRotation+0x1c>)
 8000408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800040c:	0800041d 	.word	0x0800041d
 8000410:	08000425 	.word	0x08000425
 8000414:	0800042d 	.word	0x0800042d
 8000418:	08000435 	.word	0x08000435
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 800041c:	20c0      	movs	r0, #192	@ 0xc0
 800041e:	f7ff ffc1 	bl	80003a4 <ST7789_WriteSmallData>
		break;
 8000422:	e00c      	b.n	800043e <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000424:	20a0      	movs	r0, #160	@ 0xa0
 8000426:	f7ff ffbd 	bl	80003a4 <ST7789_WriteSmallData>
		break;
 800042a:	e008      	b.n	800043e <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 800042c:	2000      	movs	r0, #0
 800042e:	f7ff ffb9 	bl	80003a4 <ST7789_WriteSmallData>
		break;
 8000432:	e004      	b.n	800043e <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000434:	2060      	movs	r0, #96	@ 0x60
 8000436:	f7ff ffb5 	bl	80003a4 <ST7789_WriteSmallData>
		break;
 800043a:	e000      	b.n	800043e <ST7789_SetRotation+0x4e>
	default:
		break;
 800043c:	bf00      	nop
	}
}
 800043e:	bf00      	nop
 8000440:	3708      	adds	r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop

08000448 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b087      	sub	sp, #28
 800044c:	af00      	add	r7, sp, #0
 800044e:	4604      	mov	r4, r0
 8000450:	4608      	mov	r0, r1
 8000452:	4611      	mov	r1, r2
 8000454:	461a      	mov	r2, r3
 8000456:	4623      	mov	r3, r4
 8000458:	80fb      	strh	r3, [r7, #6]
 800045a:	4603      	mov	r3, r0
 800045c:	80bb      	strh	r3, [r7, #4]
 800045e:	460b      	mov	r3, r1
 8000460:	807b      	strh	r3, [r7, #2]
 8000462:	4613      	mov	r3, r2
 8000464:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800046c:	4824      	ldr	r0, [pc, #144]	@ (8000500 <ST7789_SetAddressWindow+0xb8>)
 800046e:	f000 fcd3 	bl	8000e18 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8000472:	88fb      	ldrh	r3, [r7, #6]
 8000474:	82fb      	strh	r3, [r7, #22]
 8000476:	887b      	ldrh	r3, [r7, #2]
 8000478:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 800047a:	88bb      	ldrh	r3, [r7, #4]
 800047c:	827b      	strh	r3, [r7, #18]
 800047e:	883b      	ldrh	r3, [r7, #0]
 8000480:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8000482:	202a      	movs	r0, #42	@ 0x2a
 8000484:	f7ff ff2e 	bl	80002e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8000488:	8afb      	ldrh	r3, [r7, #22]
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	b29b      	uxth	r3, r3
 800048e:	b2db      	uxtb	r3, r3
 8000490:	733b      	strb	r3, [r7, #12]
 8000492:	8afb      	ldrh	r3, [r7, #22]
 8000494:	b2db      	uxtb	r3, r3
 8000496:	737b      	strb	r3, [r7, #13]
 8000498:	8abb      	ldrh	r3, [r7, #20]
 800049a:	0a1b      	lsrs	r3, r3, #8
 800049c:	b29b      	uxth	r3, r3
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	73bb      	strb	r3, [r7, #14]
 80004a2:	8abb      	ldrh	r3, [r7, #20]
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 80004a8:	f107 030c 	add.w	r3, r7, #12
 80004ac:	2104      	movs	r1, #4
 80004ae:	4618      	mov	r0, r3
 80004b0:	f7ff ff3e 	bl	8000330 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 80004b4:	202b      	movs	r0, #43	@ 0x2b
 80004b6:	f7ff ff15 	bl	80002e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80004ba:	8a7b      	ldrh	r3, [r7, #18]
 80004bc:	0a1b      	lsrs	r3, r3, #8
 80004be:	b29b      	uxth	r3, r3
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	723b      	strb	r3, [r7, #8]
 80004c4:	8a7b      	ldrh	r3, [r7, #18]
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	727b      	strb	r3, [r7, #9]
 80004ca:	8a3b      	ldrh	r3, [r7, #16]
 80004cc:	0a1b      	lsrs	r3, r3, #8
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	72bb      	strb	r3, [r7, #10]
 80004d4:	8a3b      	ldrh	r3, [r7, #16]
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80004da:	f107 0308 	add.w	r3, r7, #8
 80004de:	2104      	movs	r1, #4
 80004e0:	4618      	mov	r0, r3
 80004e2:	f7ff ff25 	bl	8000330 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80004e6:	202c      	movs	r0, #44	@ 0x2c
 80004e8:	f7ff fefc 	bl	80002e4 <ST7789_WriteCommand>
	ST7789_UnSelect();
 80004ec:	2201      	movs	r2, #1
 80004ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80004f2:	4803      	ldr	r0, [pc, #12]	@ (8000500 <ST7789_SetAddressWindow+0xb8>)
 80004f4:	f000 fc90 	bl	8000e18 <HAL_GPIO_WritePin>
}
 80004f8:	bf00      	nop
 80004fa:	371c      	adds	r7, #28
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd90      	pop	{r4, r7, pc}
 8000500:	40010c00 	.word	0x40010c00

08000504 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 8000504:	b590      	push	{r4, r7, lr}
 8000506:	b08b      	sub	sp, #44	@ 0x2c
 8000508:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800050a:	2064      	movs	r0, #100	@ 0x64
 800050c:	f000 fa00 	bl	8000910 <HAL_Delay>
    ST7789_RST_Clr();
 8000510:	2200      	movs	r2, #0
 8000512:	2102      	movs	r1, #2
 8000514:	4846      	ldr	r0, [pc, #280]	@ (8000630 <ST7789_Init+0x12c>)
 8000516:	f000 fc7f 	bl	8000e18 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800051a:	2064      	movs	r0, #100	@ 0x64
 800051c:	f000 f9f8 	bl	8000910 <HAL_Delay>
    ST7789_RST_Set();
 8000520:	2201      	movs	r2, #1
 8000522:	2102      	movs	r1, #2
 8000524:	4842      	ldr	r0, [pc, #264]	@ (8000630 <ST7789_Init+0x12c>)
 8000526:	f000 fc77 	bl	8000e18 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 800052a:	20c8      	movs	r0, #200	@ 0xc8
 800052c:	f000 f9f0 	bl	8000910 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8000530:	203a      	movs	r0, #58	@ 0x3a
 8000532:	f7ff fed7 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8000536:	2055      	movs	r0, #85	@ 0x55
 8000538:	f7ff ff34 	bl	80003a4 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 800053c:	20b2      	movs	r0, #178	@ 0xb2
 800053e:	f7ff fed1 	bl	80002e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8000542:	4a3c      	ldr	r2, [pc, #240]	@ (8000634 <ST7789_Init+0x130>)
 8000544:	f107 0320 	add.w	r3, r7, #32
 8000548:	e892 0003 	ldmia.w	r2, {r0, r1}
 800054c:	6018      	str	r0, [r3, #0]
 800054e:	3304      	adds	r3, #4
 8000550:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8000552:	f107 0320 	add.w	r3, r7, #32
 8000556:	2105      	movs	r1, #5
 8000558:	4618      	mov	r0, r3
 800055a:	f7ff fee9 	bl	8000330 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 800055e:	2002      	movs	r0, #2
 8000560:	f7ff ff46 	bl	80003f0 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8000564:	20b7      	movs	r0, #183	@ 0xb7
 8000566:	f7ff febd 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 800056a:	2035      	movs	r0, #53	@ 0x35
 800056c:	f7ff ff1a 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8000570:	20bb      	movs	r0, #187	@ 0xbb
 8000572:	f7ff feb7 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8000576:	2019      	movs	r0, #25
 8000578:	f7ff ff14 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 800057c:	20c0      	movs	r0, #192	@ 0xc0
 800057e:	f7ff feb1 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8000582:	202c      	movs	r0, #44	@ 0x2c
 8000584:	f7ff ff0e 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8000588:	20c2      	movs	r0, #194	@ 0xc2
 800058a:	f7ff feab 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 800058e:	2001      	movs	r0, #1
 8000590:	f7ff ff08 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8000594:	20c3      	movs	r0, #195	@ 0xc3
 8000596:	f7ff fea5 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800059a:	2012      	movs	r0, #18
 800059c:	f7ff ff02 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 80005a0:	20c4      	movs	r0, #196	@ 0xc4
 80005a2:	f7ff fe9f 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 80005a6:	2020      	movs	r0, #32
 80005a8:	f7ff fefc 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 80005ac:	20c6      	movs	r0, #198	@ 0xc6
 80005ae:	f7ff fe99 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 80005b2:	200f      	movs	r0, #15
 80005b4:	f7ff fef6 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 80005b8:	20d0      	movs	r0, #208	@ 0xd0
 80005ba:	f7ff fe93 	bl	80002e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 80005be:	20a4      	movs	r0, #164	@ 0xa4
 80005c0:	f7ff fef0 	bl	80003a4 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 80005c4:	20a1      	movs	r0, #161	@ 0xa1
 80005c6:	f7ff feed 	bl	80003a4 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 80005ca:	20e0      	movs	r0, #224	@ 0xe0
 80005cc:	f7ff fe8a 	bl	80002e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 80005d0:	4b19      	ldr	r3, [pc, #100]	@ (8000638 <ST7789_Init+0x134>)
 80005d2:	f107 0410 	add.w	r4, r7, #16
 80005d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005d8:	c407      	stmia	r4!, {r0, r1, r2}
 80005da:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	210e      	movs	r1, #14
 80005e2:	4618      	mov	r0, r3
 80005e4:	f7ff fea4 	bl	8000330 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 80005e8:	20e1      	movs	r0, #225	@ 0xe1
 80005ea:	f7ff fe7b 	bl	80002e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80005ee:	4b13      	ldr	r3, [pc, #76]	@ (800063c <ST7789_Init+0x138>)
 80005f0:	463c      	mov	r4, r7
 80005f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005f4:	c407      	stmia	r4!, {r0, r1, r2}
 80005f6:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80005f8:	463b      	mov	r3, r7
 80005fa:	210e      	movs	r1, #14
 80005fc:	4618      	mov	r0, r3
 80005fe:	f7ff fe97 	bl	8000330 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 8000602:	2021      	movs	r0, #33	@ 0x21
 8000604:	f7ff fe6e 	bl	80002e4 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8000608:	2011      	movs	r0, #17
 800060a:	f7ff fe6b 	bl	80002e4 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 800060e:	2013      	movs	r0, #19
 8000610:	f7ff fe68 	bl	80002e4 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8000614:	2029      	movs	r0, #41	@ 0x29
 8000616:	f7ff fe65 	bl	80002e4 <ST7789_WriteCommand>

	HAL_Delay(50);
 800061a:	2032      	movs	r0, #50	@ 0x32
 800061c:	f000 f978 	bl	8000910 <HAL_Delay>
	ST7789_Fill_Color(BLUE);				//	Fill with Black.
 8000620:	201f      	movs	r0, #31
 8000622:	f000 f80d 	bl	8000640 <ST7789_Fill_Color>
}
 8000626:	bf00      	nop
 8000628:	372c      	adds	r7, #44	@ 0x2c
 800062a:	46bd      	mov	sp, r7
 800062c:	bd90      	pop	{r4, r7, pc}
 800062e:	bf00      	nop
 8000630:	40010c00 	.word	0x40010c00
 8000634:	08001b50 	.word	0x08001b50
 8000638:	08001b58 	.word	0x08001b58
 800063c:	08001b68 	.word	0x08001b68

08000640 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint16_t j;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800064a:	23ef      	movs	r3, #239	@ 0xef
 800064c:	22ef      	movs	r2, #239	@ 0xef
 800064e:	2100      	movs	r1, #0
 8000650:	2000      	movs	r0, #0
 8000652:	f7ff fef9 	bl	8000448 <ST7789_SetAddressWindow>
	ST7789_Select();
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800065c:	4816      	ldr	r0, [pc, #88]	@ (80006b8 <ST7789_Fill_Color+0x78>)
 800065e:	f000 fbdb 	bl	8000e18 <HAL_GPIO_WritePin>


		for (i = 0; i < ST7789_WIDTH; i++)
 8000662:	2300      	movs	r3, #0
 8000664:	81fb      	strh	r3, [r7, #14]
 8000666:	e019      	b.n	800069c <ST7789_Fill_Color+0x5c>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 8000668:	2300      	movs	r3, #0
 800066a:	81bb      	strh	r3, [r7, #12]
 800066c:	e010      	b.n	8000690 <ST7789_Fill_Color+0x50>
					uint8_t data[] = {color >> 8, color & 0xFF};
 800066e:	88fb      	ldrh	r3, [r7, #6]
 8000670:	0a1b      	lsrs	r3, r3, #8
 8000672:	b29b      	uxth	r3, r3
 8000674:	b2db      	uxtb	r3, r3
 8000676:	723b      	strb	r3, [r7, #8]
 8000678:	88fb      	ldrh	r3, [r7, #6]
 800067a:	b2db      	uxtb	r3, r3
 800067c:	727b      	strb	r3, [r7, #9]
					ST7789_WriteData(data, sizeof(data));
 800067e:	f107 0308 	add.w	r3, r7, #8
 8000682:	2102      	movs	r1, #2
 8000684:	4618      	mov	r0, r3
 8000686:	f7ff fe53 	bl	8000330 <ST7789_WriteData>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 800068a:	89bb      	ldrh	r3, [r7, #12]
 800068c:	3301      	adds	r3, #1
 800068e:	81bb      	strh	r3, [r7, #12]
 8000690:	89bb      	ldrh	r3, [r7, #12]
 8000692:	2bef      	cmp	r3, #239	@ 0xef
 8000694:	d9eb      	bls.n	800066e <ST7789_Fill_Color+0x2e>
		for (i = 0; i < ST7789_WIDTH; i++)
 8000696:	89fb      	ldrh	r3, [r7, #14]
 8000698:	3301      	adds	r3, #1
 800069a:	81fb      	strh	r3, [r7, #14]
 800069c:	89fb      	ldrh	r3, [r7, #14]
 800069e:	2bef      	cmp	r3, #239	@ 0xef
 80006a0:	d9e2      	bls.n	8000668 <ST7789_Fill_Color+0x28>
				}
	ST7789_UnSelect();
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006a8:	4803      	ldr	r0, [pc, #12]	@ (80006b8 <ST7789_Fill_Color+0x78>)
 80006aa:	f000 fbb5 	bl	8000e18 <HAL_GPIO_WritePin>
}
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40010c00 	.word	0x40010c00

080006bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006c2:	4b15      	ldr	r3, [pc, #84]	@ (8000718 <HAL_MspInit+0x5c>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a14      	ldr	r2, [pc, #80]	@ (8000718 <HAL_MspInit+0x5c>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <HAL_MspInit+0x5c>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <HAL_MspInit+0x5c>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <HAL_MspInit+0x5c>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <HAL_MspInit+0x5c>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006f2:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <HAL_MspInit+0x60>)
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	4a04      	ldr	r2, [pc, #16]	@ (800071c <HAL_MspInit+0x60>)
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	bf00      	nop
 8000710:	3714      	adds	r7, #20
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr
 8000718:	40021000 	.word	0x40021000
 800071c:	40010000 	.word	0x40010000

08000720 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b088      	sub	sp, #32
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	f107 0310 	add.w	r3, r7, #16
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a15      	ldr	r2, [pc, #84]	@ (8000790 <HAL_SPI_MspInit+0x70>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d123      	bne.n	8000788 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000740:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <HAL_SPI_MspInit+0x74>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	4a13      	ldr	r2, [pc, #76]	@ (8000794 <HAL_SPI_MspInit+0x74>)
 8000746:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800074a:	6193      	str	r3, [r2, #24]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_SPI_MspInit+0x74>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000758:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <HAL_SPI_MspInit+0x74>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	4a0d      	ldr	r2, [pc, #52]	@ (8000794 <HAL_SPI_MspInit+0x74>)
 800075e:	f043 0304 	orr.w	r3, r3, #4
 8000762:	6193      	str	r3, [r2, #24]
 8000764:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <HAL_SPI_MspInit+0x74>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f003 0304 	and.w	r3, r3, #4
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000770:	23a0      	movs	r3, #160	@ 0xa0
 8000772:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000774:	2302      	movs	r3, #2
 8000776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000778:	2303      	movs	r3, #3
 800077a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077c:	f107 0310 	add.w	r3, r7, #16
 8000780:	4619      	mov	r1, r3
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <HAL_SPI_MspInit+0x78>)
 8000784:	f000 f9cc 	bl	8000b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000788:	bf00      	nop
 800078a:	3720      	adds	r7, #32
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40013000 	.word	0x40013000
 8000794:	40021000 	.word	0x40021000
 8000798:	40010800 	.word	0x40010800

0800079c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <NMI_Handler+0x4>

080007a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <HardFault_Handler+0x4>

080007ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007b0:	bf00      	nop
 80007b2:	e7fd      	b.n	80007b0 <MemManage_Handler+0x4>

080007b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <BusFault_Handler+0x4>

080007bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <UsageFault_Handler+0x4>

080007c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr

080007d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr

080007dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bc80      	pop	{r7}
 80007e6:	4770      	bx	lr

080007e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ec:	f000 f874 	bl	80008d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000800:	f7ff fff8 	bl	80007f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000804:	480b      	ldr	r0, [pc, #44]	@ (8000834 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000806:	490c      	ldr	r1, [pc, #48]	@ (8000838 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000808:	4a0c      	ldr	r2, [pc, #48]	@ (800083c <LoopFillZerobss+0x16>)
  movs r3, #0
 800080a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800080c:	e002      	b.n	8000814 <LoopCopyDataInit>

0800080e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000812:	3304      	adds	r3, #4

08000814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000818:	d3f9      	bcc.n	800080e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800081a:	4a09      	ldr	r2, [pc, #36]	@ (8000840 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800081c:	4c09      	ldr	r4, [pc, #36]	@ (8000844 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800081e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000820:	e001      	b.n	8000826 <LoopFillZerobss>

08000822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000824:	3204      	adds	r2, #4

08000826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000828:	d3fb      	bcc.n	8000822 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800082a:	f001 f961 	bl	8001af0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800082e:	f7ff fc8d 	bl	800014c <main>
  bx lr
 8000832:	4770      	bx	lr
  ldr r0, =_sdata
 8000834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000838:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800083c:	08001c14 	.word	0x08001c14
  ldr r2, =_sbss
 8000840:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000844:	20000084 	.word	0x20000084

08000848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000848:	e7fe      	b.n	8000848 <ADC1_2_IRQHandler>
	...

0800084c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000850:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <HAL_Init+0x28>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a07      	ldr	r2, [pc, #28]	@ (8000874 <HAL_Init+0x28>)
 8000856:	f043 0310 	orr.w	r3, r3, #16
 800085a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800085c:	2003      	movs	r0, #3
 800085e:	f000 f92b 	bl	8000ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000862:	200f      	movs	r0, #15
 8000864:	f000 f808 	bl	8000878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000868:	f7ff ff28 	bl	80006bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800086c:	2300      	movs	r3, #0
}
 800086e:	4618      	mov	r0, r3
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40022000 	.word	0x40022000

08000878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000880:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <HAL_InitTick+0x54>)
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <HAL_InitTick+0x58>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	4619      	mov	r1, r3
 800088a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800088e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000892:	fbb2 f3f3 	udiv	r3, r2, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f000 f935 	bl	8000b06 <HAL_SYSTICK_Config>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008a2:	2301      	movs	r3, #1
 80008a4:	e00e      	b.n	80008c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2b0f      	cmp	r3, #15
 80008aa:	d80a      	bhi.n	80008c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ac:	2200      	movs	r2, #0
 80008ae:	6879      	ldr	r1, [r7, #4]
 80008b0:	f04f 30ff 	mov.w	r0, #4294967295
 80008b4:	f000 f90b 	bl	8000ace <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008b8:	4a06      	ldr	r2, [pc, #24]	@ (80008d4 <HAL_InitTick+0x5c>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008be:	2300      	movs	r3, #0
 80008c0:	e000      	b.n	80008c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000000 	.word	0x20000000
 80008d0:	20000008 	.word	0x20000008
 80008d4:	20000004 	.word	0x20000004

080008d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008dc:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <HAL_IncTick+0x1c>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	461a      	mov	r2, r3
 80008e2:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <HAL_IncTick+0x20>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4413      	add	r3, r2
 80008e8:	4a03      	ldr	r2, [pc, #12]	@ (80008f8 <HAL_IncTick+0x20>)
 80008ea:	6013      	str	r3, [r2, #0]
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr
 80008f4:	20000008 	.word	0x20000008
 80008f8:	20000080 	.word	0x20000080

080008fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000900:	4b02      	ldr	r3, [pc, #8]	@ (800090c <HAL_GetTick+0x10>)
 8000902:	681b      	ldr	r3, [r3, #0]
}
 8000904:	4618      	mov	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr
 800090c:	20000080 	.word	0x20000080

08000910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000918:	f7ff fff0 	bl	80008fc <HAL_GetTick>
 800091c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000928:	d005      	beq.n	8000936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_Delay+0x44>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	461a      	mov	r2, r3
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	4413      	add	r3, r2
 8000934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000936:	bf00      	nop
 8000938:	f7ff ffe0 	bl	80008fc <HAL_GetTick>
 800093c:	4602      	mov	r2, r0
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	68fa      	ldr	r2, [r7, #12]
 8000944:	429a      	cmp	r2, r3
 8000946:	d8f7      	bhi.n	8000938 <HAL_Delay+0x28>
  {
  }
}
 8000948:	bf00      	nop
 800094a:	bf00      	nop
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	20000008 	.word	0x20000008

08000958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000968:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <__NVIC_SetPriorityGrouping+0x44>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000974:	4013      	ands	r3, r2
 8000976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000980:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800098a:	4a04      	ldr	r2, [pc, #16]	@ (800099c <__NVIC_SetPriorityGrouping+0x44>)
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	60d3      	str	r3, [r2, #12]
}
 8000990:	bf00      	nop
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a4:	4b04      	ldr	r3, [pc, #16]	@ (80009b8 <__NVIC_GetPriorityGrouping+0x18>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	0a1b      	lsrs	r3, r3, #8
 80009aa:	f003 0307 	and.w	r3, r3, #7
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	6039      	str	r1, [r7, #0]
 80009c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	db0a      	blt.n	80009e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	b2da      	uxtb	r2, r3
 80009d4:	490c      	ldr	r1, [pc, #48]	@ (8000a08 <__NVIC_SetPriority+0x4c>)
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	0112      	lsls	r2, r2, #4
 80009dc:	b2d2      	uxtb	r2, r2
 80009de:	440b      	add	r3, r1
 80009e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009e4:	e00a      	b.n	80009fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4908      	ldr	r1, [pc, #32]	@ (8000a0c <__NVIC_SetPriority+0x50>)
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	f003 030f 	and.w	r3, r3, #15
 80009f2:	3b04      	subs	r3, #4
 80009f4:	0112      	lsls	r2, r2, #4
 80009f6:	b2d2      	uxtb	r2, r2
 80009f8:	440b      	add	r3, r1
 80009fa:	761a      	strb	r2, [r3, #24]
}
 80009fc:	bf00      	nop
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bc80      	pop	{r7}
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	e000e100 	.word	0xe000e100
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	@ 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f003 0307 	and.w	r3, r3, #7
 8000a22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	f1c3 0307 	rsb	r3, r3, #7
 8000a2a:	2b04      	cmp	r3, #4
 8000a2c:	bf28      	it	cs
 8000a2e:	2304      	movcs	r3, #4
 8000a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3304      	adds	r3, #4
 8000a36:	2b06      	cmp	r3, #6
 8000a38:	d902      	bls.n	8000a40 <NVIC_EncodePriority+0x30>
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	3b03      	subs	r3, #3
 8000a3e:	e000      	b.n	8000a42 <NVIC_EncodePriority+0x32>
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	f04f 32ff 	mov.w	r2, #4294967295
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	43da      	mvns	r2, r3
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	401a      	ands	r2, r3
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a58:	f04f 31ff 	mov.w	r1, #4294967295
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a62:	43d9      	mvns	r1, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a68:	4313      	orrs	r3, r2
         );
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3724      	adds	r7, #36	@ 0x24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr

08000a74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3b01      	subs	r3, #1
 8000a80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a84:	d301      	bcc.n	8000a8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a86:	2301      	movs	r3, #1
 8000a88:	e00f      	b.n	8000aaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab4 <SysTick_Config+0x40>)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a92:	210f      	movs	r1, #15
 8000a94:	f04f 30ff 	mov.w	r0, #4294967295
 8000a98:	f7ff ff90 	bl	80009bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a9c:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <SysTick_Config+0x40>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aa2:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <SysTick_Config+0x40>)
 8000aa4:	2207      	movs	r2, #7
 8000aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	e000e010 	.word	0xe000e010

08000ab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff ff49 	bl	8000958 <__NVIC_SetPriorityGrouping>
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}

08000ace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	b086      	sub	sp, #24
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	60b9      	str	r1, [r7, #8]
 8000ad8:	607a      	str	r2, [r7, #4]
 8000ada:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ae0:	f7ff ff5e 	bl	80009a0 <__NVIC_GetPriorityGrouping>
 8000ae4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	68b9      	ldr	r1, [r7, #8]
 8000aea:	6978      	ldr	r0, [r7, #20]
 8000aec:	f7ff ff90 	bl	8000a10 <NVIC_EncodePriority>
 8000af0:	4602      	mov	r2, r0
 8000af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000af6:	4611      	mov	r1, r2
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff5f 	bl	80009bc <__NVIC_SetPriority>
}
 8000afe:	bf00      	nop
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f7ff ffb0 	bl	8000a74 <SysTick_Config>
 8000b14:	4603      	mov	r3, r0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b08b      	sub	sp, #44	@ 0x2c
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b32:	e161      	b.n	8000df8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b34:	2201      	movs	r2, #1
 8000b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b38:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	69fa      	ldr	r2, [r7, #28]
 8000b44:	4013      	ands	r3, r2
 8000b46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b48:	69ba      	ldr	r2, [r7, #24]
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	f040 8150 	bne.w	8000df2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	4a97      	ldr	r2, [pc, #604]	@ (8000db4 <HAL_GPIO_Init+0x294>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d05e      	beq.n	8000c1a <HAL_GPIO_Init+0xfa>
 8000b5c:	4a95      	ldr	r2, [pc, #596]	@ (8000db4 <HAL_GPIO_Init+0x294>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d875      	bhi.n	8000c4e <HAL_GPIO_Init+0x12e>
 8000b62:	4a95      	ldr	r2, [pc, #596]	@ (8000db8 <HAL_GPIO_Init+0x298>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d058      	beq.n	8000c1a <HAL_GPIO_Init+0xfa>
 8000b68:	4a93      	ldr	r2, [pc, #588]	@ (8000db8 <HAL_GPIO_Init+0x298>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d86f      	bhi.n	8000c4e <HAL_GPIO_Init+0x12e>
 8000b6e:	4a93      	ldr	r2, [pc, #588]	@ (8000dbc <HAL_GPIO_Init+0x29c>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d052      	beq.n	8000c1a <HAL_GPIO_Init+0xfa>
 8000b74:	4a91      	ldr	r2, [pc, #580]	@ (8000dbc <HAL_GPIO_Init+0x29c>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d869      	bhi.n	8000c4e <HAL_GPIO_Init+0x12e>
 8000b7a:	4a91      	ldr	r2, [pc, #580]	@ (8000dc0 <HAL_GPIO_Init+0x2a0>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d04c      	beq.n	8000c1a <HAL_GPIO_Init+0xfa>
 8000b80:	4a8f      	ldr	r2, [pc, #572]	@ (8000dc0 <HAL_GPIO_Init+0x2a0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d863      	bhi.n	8000c4e <HAL_GPIO_Init+0x12e>
 8000b86:	4a8f      	ldr	r2, [pc, #572]	@ (8000dc4 <HAL_GPIO_Init+0x2a4>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d046      	beq.n	8000c1a <HAL_GPIO_Init+0xfa>
 8000b8c:	4a8d      	ldr	r2, [pc, #564]	@ (8000dc4 <HAL_GPIO_Init+0x2a4>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d85d      	bhi.n	8000c4e <HAL_GPIO_Init+0x12e>
 8000b92:	2b12      	cmp	r3, #18
 8000b94:	d82a      	bhi.n	8000bec <HAL_GPIO_Init+0xcc>
 8000b96:	2b12      	cmp	r3, #18
 8000b98:	d859      	bhi.n	8000c4e <HAL_GPIO_Init+0x12e>
 8000b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8000ba0 <HAL_GPIO_Init+0x80>)
 8000b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba0:	08000c1b 	.word	0x08000c1b
 8000ba4:	08000bf5 	.word	0x08000bf5
 8000ba8:	08000c07 	.word	0x08000c07
 8000bac:	08000c49 	.word	0x08000c49
 8000bb0:	08000c4f 	.word	0x08000c4f
 8000bb4:	08000c4f 	.word	0x08000c4f
 8000bb8:	08000c4f 	.word	0x08000c4f
 8000bbc:	08000c4f 	.word	0x08000c4f
 8000bc0:	08000c4f 	.word	0x08000c4f
 8000bc4:	08000c4f 	.word	0x08000c4f
 8000bc8:	08000c4f 	.word	0x08000c4f
 8000bcc:	08000c4f 	.word	0x08000c4f
 8000bd0:	08000c4f 	.word	0x08000c4f
 8000bd4:	08000c4f 	.word	0x08000c4f
 8000bd8:	08000c4f 	.word	0x08000c4f
 8000bdc:	08000c4f 	.word	0x08000c4f
 8000be0:	08000c4f 	.word	0x08000c4f
 8000be4:	08000bfd 	.word	0x08000bfd
 8000be8:	08000c11 	.word	0x08000c11
 8000bec:	4a76      	ldr	r2, [pc, #472]	@ (8000dc8 <HAL_GPIO_Init+0x2a8>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d013      	beq.n	8000c1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bf2:	e02c      	b.n	8000c4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	623b      	str	r3, [r7, #32]
          break;
 8000bfa:	e029      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	3304      	adds	r3, #4
 8000c02:	623b      	str	r3, [r7, #32]
          break;
 8000c04:	e024      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	3308      	adds	r3, #8
 8000c0c:	623b      	str	r3, [r7, #32]
          break;
 8000c0e:	e01f      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	330c      	adds	r3, #12
 8000c16:	623b      	str	r3, [r7, #32]
          break;
 8000c18:	e01a      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	689b      	ldr	r3, [r3, #8]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d102      	bne.n	8000c28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c22:	2304      	movs	r3, #4
 8000c24:	623b      	str	r3, [r7, #32]
          break;
 8000c26:	e013      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d105      	bne.n	8000c3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c30:	2308      	movs	r3, #8
 8000c32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	69fa      	ldr	r2, [r7, #28]
 8000c38:	611a      	str	r2, [r3, #16]
          break;
 8000c3a:	e009      	b.n	8000c50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c3c:	2308      	movs	r3, #8
 8000c3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	69fa      	ldr	r2, [r7, #28]
 8000c44:	615a      	str	r2, [r3, #20]
          break;
 8000c46:	e003      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	623b      	str	r3, [r7, #32]
          break;
 8000c4c:	e000      	b.n	8000c50 <HAL_GPIO_Init+0x130>
          break;
 8000c4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	2bff      	cmp	r3, #255	@ 0xff
 8000c54:	d801      	bhi.n	8000c5a <HAL_GPIO_Init+0x13a>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	e001      	b.n	8000c5e <HAL_GPIO_Init+0x13e>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	2bff      	cmp	r3, #255	@ 0xff
 8000c64:	d802      	bhi.n	8000c6c <HAL_GPIO_Init+0x14c>
 8000c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	e002      	b.n	8000c72 <HAL_GPIO_Init+0x152>
 8000c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6e:	3b08      	subs	r3, #8
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	210f      	movs	r1, #15
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	401a      	ands	r2, r3
 8000c84:	6a39      	ldr	r1, [r7, #32]
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8c:	431a      	orrs	r2, r3
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	f000 80a9 	beq.w	8000df2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ca0:	4b4a      	ldr	r3, [pc, #296]	@ (8000dcc <HAL_GPIO_Init+0x2ac>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	4a49      	ldr	r2, [pc, #292]	@ (8000dcc <HAL_GPIO_Init+0x2ac>)
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	6193      	str	r3, [r2, #24]
 8000cac:	4b47      	ldr	r3, [pc, #284]	@ (8000dcc <HAL_GPIO_Init+0x2ac>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	f003 0301 	and.w	r3, r3, #1
 8000cb4:	60bb      	str	r3, [r7, #8]
 8000cb6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cb8:	4a45      	ldr	r2, [pc, #276]	@ (8000dd0 <HAL_GPIO_Init+0x2b0>)
 8000cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cbc:	089b      	lsrs	r3, r3, #2
 8000cbe:	3302      	adds	r3, #2
 8000cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc8:	f003 0303 	and.w	r3, r3, #3
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	220f      	movs	r2, #15
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	68fa      	ldr	r2, [r7, #12]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4a3d      	ldr	r2, [pc, #244]	@ (8000dd4 <HAL_GPIO_Init+0x2b4>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d00d      	beq.n	8000d00 <HAL_GPIO_Init+0x1e0>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a3c      	ldr	r2, [pc, #240]	@ (8000dd8 <HAL_GPIO_Init+0x2b8>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d007      	beq.n	8000cfc <HAL_GPIO_Init+0x1dc>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a3b      	ldr	r2, [pc, #236]	@ (8000ddc <HAL_GPIO_Init+0x2bc>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d101      	bne.n	8000cf8 <HAL_GPIO_Init+0x1d8>
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	e004      	b.n	8000d02 <HAL_GPIO_Init+0x1e2>
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	e002      	b.n	8000d02 <HAL_GPIO_Init+0x1e2>
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e000      	b.n	8000d02 <HAL_GPIO_Init+0x1e2>
 8000d00:	2300      	movs	r3, #0
 8000d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d04:	f002 0203 	and.w	r2, r2, #3
 8000d08:	0092      	lsls	r2, r2, #2
 8000d0a:	4093      	lsls	r3, r2
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d12:	492f      	ldr	r1, [pc, #188]	@ (8000dd0 <HAL_GPIO_Init+0x2b0>)
 8000d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d16:	089b      	lsrs	r3, r3, #2
 8000d18:	3302      	adds	r3, #2
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d006      	beq.n	8000d3a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	492b      	ldr	r1, [pc, #172]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	608b      	str	r3, [r1, #8]
 8000d38:	e006      	b.n	8000d48 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d3a:	4b29      	ldr	r3, [pc, #164]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d3c:	689a      	ldr	r2, [r3, #8]
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	43db      	mvns	r3, r3
 8000d42:	4927      	ldr	r1, [pc, #156]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d44:	4013      	ands	r3, r2
 8000d46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d006      	beq.n	8000d62 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d54:	4b22      	ldr	r3, [pc, #136]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	4921      	ldr	r1, [pc, #132]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	60cb      	str	r3, [r1, #12]
 8000d60:	e006      	b.n	8000d70 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d62:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d64:	68da      	ldr	r2, [r3, #12]
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	43db      	mvns	r3, r3
 8000d6a:	491d      	ldr	r1, [pc, #116]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d006      	beq.n	8000d8a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d7c:	4b18      	ldr	r3, [pc, #96]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d7e:	685a      	ldr	r2, [r3, #4]
 8000d80:	4917      	ldr	r1, [pc, #92]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	604b      	str	r3, [r1, #4]
 8000d88:	e006      	b.n	8000d98 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	43db      	mvns	r3, r3
 8000d92:	4913      	ldr	r1, [pc, #76]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000d94:	4013      	ands	r3, r2
 8000d96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d01f      	beq.n	8000de4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000da4:	4b0e      	ldr	r3, [pc, #56]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	490d      	ldr	r1, [pc, #52]	@ (8000de0 <HAL_GPIO_Init+0x2c0>)
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	600b      	str	r3, [r1, #0]
 8000db0:	e01f      	b.n	8000df2 <HAL_GPIO_Init+0x2d2>
 8000db2:	bf00      	nop
 8000db4:	10320000 	.word	0x10320000
 8000db8:	10310000 	.word	0x10310000
 8000dbc:	10220000 	.word	0x10220000
 8000dc0:	10210000 	.word	0x10210000
 8000dc4:	10120000 	.word	0x10120000
 8000dc8:	10110000 	.word	0x10110000
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	40010000 	.word	0x40010000
 8000dd4:	40010800 	.word	0x40010800
 8000dd8:	40010c00 	.word	0x40010c00
 8000ddc:	40011000 	.word	0x40011000
 8000de0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <HAL_GPIO_Init+0x2f4>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	4909      	ldr	r1, [pc, #36]	@ (8000e14 <HAL_GPIO_Init+0x2f4>)
 8000dee:	4013      	ands	r3, r2
 8000df0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df4:	3301      	adds	r3, #1
 8000df6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f47f ae96 	bne.w	8000b34 <HAL_GPIO_Init+0x14>
  }
}
 8000e08:	bf00      	nop
 8000e0a:	bf00      	nop
 8000e0c:	372c      	adds	r7, #44	@ 0x2c
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	40010400 	.word	0x40010400

08000e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	460b      	mov	r3, r1
 8000e22:	807b      	strh	r3, [r7, #2]
 8000e24:	4613      	mov	r3, r2
 8000e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e28:	787b      	ldrb	r3, [r7, #1]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d003      	beq.n	8000e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e2e:	887a      	ldrh	r2, [r7, #2]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e34:	e003      	b.n	8000e3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e36:	887b      	ldrh	r3, [r7, #2]
 8000e38:	041a      	lsls	r2, r3, #16
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	611a      	str	r2, [r3, #16]
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d101      	bne.n	8000e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e272      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	f000 8087 	beq.w	8000f76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e68:	4b92      	ldr	r3, [pc, #584]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 030c 	and.w	r3, r3, #12
 8000e70:	2b04      	cmp	r3, #4
 8000e72:	d00c      	beq.n	8000e8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e74:	4b8f      	ldr	r3, [pc, #572]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	2b08      	cmp	r3, #8
 8000e7e:	d112      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x5e>
 8000e80:	4b8c      	ldr	r3, [pc, #560]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e8c:	d10b      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e8e:	4b89      	ldr	r3, [pc, #548]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d06c      	beq.n	8000f74 <HAL_RCC_OscConfig+0x12c>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d168      	bne.n	8000f74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e24c      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000eae:	d106      	bne.n	8000ebe <HAL_RCC_OscConfig+0x76>
 8000eb0:	4b80      	ldr	r3, [pc, #512]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a7f      	ldr	r2, [pc, #508]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	e02e      	b.n	8000f1c <HAL_RCC_OscConfig+0xd4>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d10c      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x98>
 8000ec6:	4b7b      	ldr	r3, [pc, #492]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a7a      	ldr	r2, [pc, #488]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	4b78      	ldr	r3, [pc, #480]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a77      	ldr	r2, [pc, #476]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ed8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000edc:	6013      	str	r3, [r2, #0]
 8000ede:	e01d      	b.n	8000f1c <HAL_RCC_OscConfig+0xd4>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ee8:	d10c      	bne.n	8000f04 <HAL_RCC_OscConfig+0xbc>
 8000eea:	4b72      	ldr	r3, [pc, #456]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a71      	ldr	r2, [pc, #452]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b6f      	ldr	r3, [pc, #444]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	e00b      	b.n	8000f1c <HAL_RCC_OscConfig+0xd4>
 8000f04:	4b6b      	ldr	r3, [pc, #428]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a6a      	ldr	r2, [pc, #424]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f0e:	6013      	str	r3, [r2, #0]
 8000f10:	4b68      	ldr	r3, [pc, #416]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a67      	ldr	r2, [pc, #412]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d013      	beq.n	8000f4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f24:	f7ff fcea 	bl	80008fc <HAL_GetTick>
 8000f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f2c:	f7ff fce6 	bl	80008fc <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b64      	cmp	r3, #100	@ 0x64
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e200      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f3e:	4b5d      	ldr	r3, [pc, #372]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0f0      	beq.n	8000f2c <HAL_RCC_OscConfig+0xe4>
 8000f4a:	e014      	b.n	8000f76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fcd6 	bl	80008fc <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f54:	f7ff fcd2 	bl	80008fc <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b64      	cmp	r3, #100	@ 0x64
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e1ec      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f66:	4b53      	ldr	r3, [pc, #332]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0x10c>
 8000f72:	e000      	b.n	8000f76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d063      	beq.n	800104a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f82:	4b4c      	ldr	r3, [pc, #304]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 030c 	and.w	r3, r3, #12
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d00b      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f8e:	4b49      	ldr	r3, [pc, #292]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 030c 	and.w	r3, r3, #12
 8000f96:	2b08      	cmp	r3, #8
 8000f98:	d11c      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x18c>
 8000f9a:	4b46      	ldr	r3, [pc, #280]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d116      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa6:	4b43      	ldr	r3, [pc, #268]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d005      	beq.n	8000fbe <HAL_RCC_OscConfig+0x176>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	691b      	ldr	r3, [r3, #16]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d001      	beq.n	8000fbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e1c0      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4939      	ldr	r1, [pc, #228]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fd2:	e03a      	b.n	800104a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d020      	beq.n	800101e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fdc:	4b36      	ldr	r3, [pc, #216]	@ (80010b8 <HAL_RCC_OscConfig+0x270>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe2:	f7ff fc8b 	bl	80008fc <HAL_GetTick>
 8000fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fea:	f7ff fc87 	bl	80008fc <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e1a1      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ffc:	4b2d      	ldr	r3, [pc, #180]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0f0      	beq.n	8000fea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001008:	4b2a      	ldr	r3, [pc, #168]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	695b      	ldr	r3, [r3, #20]
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4927      	ldr	r1, [pc, #156]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8001018:	4313      	orrs	r3, r2
 800101a:	600b      	str	r3, [r1, #0]
 800101c:	e015      	b.n	800104a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800101e:	4b26      	ldr	r3, [pc, #152]	@ (80010b8 <HAL_RCC_OscConfig+0x270>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001024:	f7ff fc6a 	bl	80008fc <HAL_GetTick>
 8001028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800102a:	e008      	b.n	800103e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800102c:	f7ff fc66 	bl	80008fc <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b02      	cmp	r3, #2
 8001038:	d901      	bls.n	800103e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e180      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800103e:	4b1d      	ldr	r3, [pc, #116]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f0      	bne.n	800102c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0308 	and.w	r3, r3, #8
 8001052:	2b00      	cmp	r3, #0
 8001054:	d03a      	beq.n	80010cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d019      	beq.n	8001092 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800105e:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <HAL_RCC_OscConfig+0x274>)
 8001060:	2201      	movs	r2, #1
 8001062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001064:	f7ff fc4a 	bl	80008fc <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800106c:	f7ff fc46 	bl	80008fc <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e160      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800107e:	4b0d      	ldr	r3, [pc, #52]	@ (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8001080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	2b00      	cmp	r3, #0
 8001088:	d0f0      	beq.n	800106c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800108a:	2001      	movs	r0, #1
 800108c:	f000 fa9c 	bl	80015c8 <RCC_Delay>
 8001090:	e01c      	b.n	80010cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <HAL_RCC_OscConfig+0x274>)
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001098:	f7ff fc30 	bl	80008fc <HAL_GetTick>
 800109c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800109e:	e00f      	b.n	80010c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010a0:	f7ff fc2c 	bl	80008fc <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d908      	bls.n	80010c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e146      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
 80010b2:	bf00      	nop
 80010b4:	40021000 	.word	0x40021000
 80010b8:	42420000 	.word	0x42420000
 80010bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c0:	4b92      	ldr	r3, [pc, #584]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1e9      	bne.n	80010a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 80a6 	beq.w	8001226 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010da:	2300      	movs	r3, #0
 80010dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010de:	4b8b      	ldr	r3, [pc, #556]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10d      	bne.n	8001106 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b88      	ldr	r3, [pc, #544]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a87      	ldr	r2, [pc, #540]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b85      	ldr	r3, [pc, #532]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001102:	2301      	movs	r3, #1
 8001104:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001106:	4b82      	ldr	r3, [pc, #520]	@ (8001310 <HAL_RCC_OscConfig+0x4c8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800110e:	2b00      	cmp	r3, #0
 8001110:	d118      	bne.n	8001144 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001112:	4b7f      	ldr	r3, [pc, #508]	@ (8001310 <HAL_RCC_OscConfig+0x4c8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a7e      	ldr	r2, [pc, #504]	@ (8001310 <HAL_RCC_OscConfig+0x4c8>)
 8001118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800111c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800111e:	f7ff fbed 	bl	80008fc <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001126:	f7ff fbe9 	bl	80008fc <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b64      	cmp	r3, #100	@ 0x64
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e103      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001138:	4b75      	ldr	r3, [pc, #468]	@ (8001310 <HAL_RCC_OscConfig+0x4c8>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001140:	2b00      	cmp	r3, #0
 8001142:	d0f0      	beq.n	8001126 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0x312>
 800114c:	4b6f      	ldr	r3, [pc, #444]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 800114e:	6a1b      	ldr	r3, [r3, #32]
 8001150:	4a6e      	ldr	r2, [pc, #440]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6213      	str	r3, [r2, #32]
 8001158:	e02d      	b.n	80011b6 <HAL_RCC_OscConfig+0x36e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10c      	bne.n	800117c <HAL_RCC_OscConfig+0x334>
 8001162:	4b6a      	ldr	r3, [pc, #424]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	4a69      	ldr	r2, [pc, #420]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001168:	f023 0301 	bic.w	r3, r3, #1
 800116c:	6213      	str	r3, [r2, #32]
 800116e:	4b67      	ldr	r3, [pc, #412]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	4a66      	ldr	r2, [pc, #408]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001174:	f023 0304 	bic.w	r3, r3, #4
 8001178:	6213      	str	r3, [r2, #32]
 800117a:	e01c      	b.n	80011b6 <HAL_RCC_OscConfig+0x36e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b05      	cmp	r3, #5
 8001182:	d10c      	bne.n	800119e <HAL_RCC_OscConfig+0x356>
 8001184:	4b61      	ldr	r3, [pc, #388]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	4a60      	ldr	r2, [pc, #384]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6213      	str	r3, [r2, #32]
 8001190:	4b5e      	ldr	r3, [pc, #376]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	4a5d      	ldr	r2, [pc, #372]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6213      	str	r3, [r2, #32]
 800119c:	e00b      	b.n	80011b6 <HAL_RCC_OscConfig+0x36e>
 800119e:	4b5b      	ldr	r3, [pc, #364]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	4a5a      	ldr	r2, [pc, #360]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	f023 0301 	bic.w	r3, r3, #1
 80011a8:	6213      	str	r3, [r2, #32]
 80011aa:	4b58      	ldr	r3, [pc, #352]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011ac:	6a1b      	ldr	r3, [r3, #32]
 80011ae:	4a57      	ldr	r2, [pc, #348]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011b0:	f023 0304 	bic.w	r3, r3, #4
 80011b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d015      	beq.n	80011ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011be:	f7ff fb9d 	bl	80008fc <HAL_GetTick>
 80011c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011c4:	e00a      	b.n	80011dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011c6:	f7ff fb99 	bl	80008fc <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e0b1      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011dc:	4b4b      	ldr	r3, [pc, #300]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	f003 0302 	and.w	r3, r3, #2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0ee      	beq.n	80011c6 <HAL_RCC_OscConfig+0x37e>
 80011e8:	e014      	b.n	8001214 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ea:	f7ff fb87 	bl	80008fc <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011f0:	e00a      	b.n	8001208 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f2:	f7ff fb83 	bl	80008fc <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001200:	4293      	cmp	r3, r2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e09b      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001208:	4b40      	ldr	r3, [pc, #256]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1ee      	bne.n	80011f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d105      	bne.n	8001226 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800121a:	4b3c      	ldr	r3, [pc, #240]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	4a3b      	ldr	r2, [pc, #236]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001220:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001224:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 8087 	beq.w	800133e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001230:	4b36      	ldr	r3, [pc, #216]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 030c 	and.w	r3, r3, #12
 8001238:	2b08      	cmp	r3, #8
 800123a:	d061      	beq.n	8001300 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	2b02      	cmp	r3, #2
 8001242:	d146      	bne.n	80012d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001244:	4b33      	ldr	r3, [pc, #204]	@ (8001314 <HAL_RCC_OscConfig+0x4cc>)
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124a:	f7ff fb57 	bl	80008fc <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001252:	f7ff fb53 	bl	80008fc <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e06d      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001264:	4b29      	ldr	r3, [pc, #164]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d1f0      	bne.n	8001252 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001278:	d108      	bne.n	800128c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800127a:	4b24      	ldr	r3, [pc, #144]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	4921      	ldr	r1, [pc, #132]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001288:	4313      	orrs	r3, r2
 800128a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800128c:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a19      	ldr	r1, [r3, #32]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129c:	430b      	orrs	r3, r1
 800129e:	491b      	ldr	r1, [pc, #108]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <HAL_RCC_OscConfig+0x4cc>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012aa:	f7ff fb27 	bl	80008fc <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012b2:	f7ff fb23 	bl	80008fc <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e03d      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f0      	beq.n	80012b2 <HAL_RCC_OscConfig+0x46a>
 80012d0:	e035      	b.n	800133e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <HAL_RCC_OscConfig+0x4cc>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d8:	f7ff fb10 	bl	80008fc <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e0:	f7ff fb0c 	bl	80008fc <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e026      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_RCC_OscConfig+0x4c4>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f0      	bne.n	80012e0 <HAL_RCC_OscConfig+0x498>
 80012fe:	e01e      	b.n	800133e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69db      	ldr	r3, [r3, #28]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d107      	bne.n	8001318 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e019      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
 800130c:	40021000 	.word	0x40021000
 8001310:	40007000 	.word	0x40007000
 8001314:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001318:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <HAL_RCC_OscConfig+0x500>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	429a      	cmp	r2, r3
 800132a:	d106      	bne.n	800133a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001336:	429a      	cmp	r2, r3
 8001338:	d001      	beq.n	800133e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e000      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40021000 	.word	0x40021000

0800134c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d101      	bne.n	8001360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e0d0      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001360:	4b6a      	ldr	r3, [pc, #424]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d910      	bls.n	8001390 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136e:	4b67      	ldr	r3, [pc, #412]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 0207 	bic.w	r2, r3, #7
 8001376:	4965      	ldr	r1, [pc, #404]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800137e:	4b63      	ldr	r3, [pc, #396]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d001      	beq.n	8001390 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e0b8      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d020      	beq.n	80013de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0304 	and.w	r3, r3, #4
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d005      	beq.n	80013b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013a8:	4b59      	ldr	r3, [pc, #356]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	4a58      	ldr	r2, [pc, #352]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80013b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0308 	and.w	r3, r3, #8
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d005      	beq.n	80013cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013c0:	4b53      	ldr	r3, [pc, #332]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	4a52      	ldr	r2, [pc, #328]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80013ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013cc:	4b50      	ldr	r3, [pc, #320]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	494d      	ldr	r1, [pc, #308]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d040      	beq.n	800146c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d107      	bne.n	8001402 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f2:	4b47      	ldr	r3, [pc, #284]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d115      	bne.n	800142a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e07f      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	2b02      	cmp	r3, #2
 8001408:	d107      	bne.n	800141a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800140a:	4b41      	ldr	r3, [pc, #260]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d109      	bne.n	800142a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e073      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141a:	4b3d      	ldr	r3, [pc, #244]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e06b      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800142a:	4b39      	ldr	r3, [pc, #228]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f023 0203 	bic.w	r2, r3, #3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	4936      	ldr	r1, [pc, #216]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 8001438:	4313      	orrs	r3, r2
 800143a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800143c:	f7ff fa5e 	bl	80008fc <HAL_GetTick>
 8001440:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001442:	e00a      	b.n	800145a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001444:	f7ff fa5a 	bl	80008fc <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001452:	4293      	cmp	r3, r2
 8001454:	d901      	bls.n	800145a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e053      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800145a:	4b2d      	ldr	r3, [pc, #180]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 020c 	and.w	r2, r3, #12
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	429a      	cmp	r2, r3
 800146a:	d1eb      	bne.n	8001444 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800146c:	4b27      	ldr	r3, [pc, #156]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d210      	bcs.n	800149c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147a:	4b24      	ldr	r3, [pc, #144]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f023 0207 	bic.w	r2, r3, #7
 8001482:	4922      	ldr	r1, [pc, #136]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	4313      	orrs	r3, r2
 8001488:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800148a:	4b20      	ldr	r3, [pc, #128]	@ (800150c <HAL_RCC_ClockConfig+0x1c0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0307 	and.w	r3, r3, #7
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	429a      	cmp	r2, r3
 8001496:	d001      	beq.n	800149c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e032      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d008      	beq.n	80014ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	4916      	ldr	r1, [pc, #88]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014b6:	4313      	orrs	r3, r2
 80014b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d009      	beq.n	80014da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014c6:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	490e      	ldr	r1, [pc, #56]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014da:	f000 f821 	bl	8001520 <HAL_RCC_GetSysClockFreq>
 80014de:	4602      	mov	r2, r0
 80014e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	091b      	lsrs	r3, r3, #4
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	490a      	ldr	r1, [pc, #40]	@ (8001514 <HAL_RCC_ClockConfig+0x1c8>)
 80014ec:	5ccb      	ldrb	r3, [r1, r3]
 80014ee:	fa22 f303 	lsr.w	r3, r2, r3
 80014f2:	4a09      	ldr	r2, [pc, #36]	@ (8001518 <HAL_RCC_ClockConfig+0x1cc>)
 80014f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <HAL_RCC_ClockConfig+0x1d0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff f9bc 	bl	8000878 <HAL_InitTick>

  return HAL_OK;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40022000 	.word	0x40022000
 8001510:	40021000 	.word	0x40021000
 8001514:	08001be8 	.word	0x08001be8
 8001518:	20000000 	.word	0x20000000
 800151c:	20000004 	.word	0x20000004

08001520 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001520:	b480      	push	{r7}
 8001522:	b087      	sub	sp, #28
 8001524:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800153a:	4b1e      	ldr	r3, [pc, #120]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f003 030c 	and.w	r3, r3, #12
 8001546:	2b04      	cmp	r3, #4
 8001548:	d002      	beq.n	8001550 <HAL_RCC_GetSysClockFreq+0x30>
 800154a:	2b08      	cmp	r3, #8
 800154c:	d003      	beq.n	8001556 <HAL_RCC_GetSysClockFreq+0x36>
 800154e:	e027      	b.n	80015a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001550:	4b19      	ldr	r3, [pc, #100]	@ (80015b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001552:	613b      	str	r3, [r7, #16]
      break;
 8001554:	e027      	b.n	80015a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	0c9b      	lsrs	r3, r3, #18
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	4a17      	ldr	r2, [pc, #92]	@ (80015bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001560:	5cd3      	ldrb	r3, [r2, r3]
 8001562:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d010      	beq.n	8001590 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	0c5b      	lsrs	r3, r3, #17
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	4a11      	ldr	r2, [pc, #68]	@ (80015c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800157a:	5cd3      	ldrb	r3, [r2, r3]
 800157c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a0d      	ldr	r2, [pc, #52]	@ (80015b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001582:	fb03 f202 	mul.w	r2, r3, r2
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	fbb2 f3f3 	udiv	r3, r2, r3
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	e004      	b.n	800159a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a0c      	ldr	r2, [pc, #48]	@ (80015c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001594:	fb02 f303 	mul.w	r3, r2, r3
 8001598:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	613b      	str	r3, [r7, #16]
      break;
 800159e:	e002      	b.n	80015a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015a0:	4b05      	ldr	r3, [pc, #20]	@ (80015b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80015a2:	613b      	str	r3, [r7, #16]
      break;
 80015a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015a6:	693b      	ldr	r3, [r7, #16]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	371c      	adds	r7, #28
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40021000 	.word	0x40021000
 80015b8:	007a1200 	.word	0x007a1200
 80015bc:	08001bf8 	.word	0x08001bf8
 80015c0:	08001c08 	.word	0x08001c08
 80015c4:	003d0900 	.word	0x003d0900

080015c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015d0:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <RCC_Delay+0x34>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001600 <RCC_Delay+0x38>)
 80015d6:	fba2 2303 	umull	r2, r3, r2, r3
 80015da:	0a5b      	lsrs	r3, r3, #9
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	fb02 f303 	mul.w	r3, r2, r3
 80015e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015e4:	bf00      	nop
  }
  while (Delay --);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	1e5a      	subs	r2, r3, #1
 80015ea:	60fa      	str	r2, [r7, #12]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1f9      	bne.n	80015e4 <RCC_Delay+0x1c>
}
 80015f0:	bf00      	nop
 80015f2:	bf00      	nop
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	20000000 	.word	0x20000000
 8001600:	10624dd3 	.word	0x10624dd3

08001604 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e076      	b.n	8001704 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161a:	2b00      	cmp	r3, #0
 800161c:	d108      	bne.n	8001630 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001626:	d009      	beq.n	800163c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
 800162e:	e005      	b.n	800163c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d106      	bne.n	800165c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff f862 	bl	8000720 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2202      	movs	r2, #2
 8001660:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001672:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001684:	431a      	orrs	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	691b      	ldr	r3, [r3, #16]
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016ac:	431a      	orrs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016c0:	ea42 0103 	orr.w	r1, r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	0c1a      	lsrs	r2, r3, #16
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f002 0204 	and.w	r2, r2, #4
 80016e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	69da      	ldr	r2, [r3, #28]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2201      	movs	r2, #1
 80016fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b088      	sub	sp, #32
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	4613      	mov	r3, r2
 800171a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800171c:	2300      	movs	r3, #0
 800171e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001726:	2b01      	cmp	r3, #1
 8001728:	d101      	bne.n	800172e <HAL_SPI_Transmit+0x22>
 800172a:	2302      	movs	r3, #2
 800172c:	e12d      	b.n	800198a <HAL_SPI_Transmit+0x27e>
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2201      	movs	r2, #1
 8001732:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001736:	f7ff f8e1 	bl	80008fc <HAL_GetTick>
 800173a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b01      	cmp	r3, #1
 800174a:	d002      	beq.n	8001752 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800174c:	2302      	movs	r3, #2
 800174e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001750:	e116      	b.n	8001980 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <HAL_SPI_Transmit+0x52>
 8001758:	88fb      	ldrh	r3, [r7, #6]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d102      	bne.n	8001764 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001762:	e10d      	b.n	8001980 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2203      	movs	r2, #3
 8001768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2200      	movs	r2, #0
 8001770:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	68ba      	ldr	r2, [r7, #8]
 8001776:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	88fa      	ldrh	r2, [r7, #6]
 800177c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	88fa      	ldrh	r2, [r7, #6]
 8001782:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2200      	movs	r2, #0
 8001788:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2200      	movs	r2, #0
 800178e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2200      	movs	r2, #0
 8001794:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2200      	movs	r2, #0
 800179a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80017aa:	d10f      	bne.n	80017cc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80017ca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017d6:	2b40      	cmp	r3, #64	@ 0x40
 80017d8:	d007      	beq.n	80017ea <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80017f2:	d14f      	bne.n	8001894 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <HAL_SPI_Transmit+0xf6>
 80017fc:	8afb      	ldrh	r3, [r7, #22]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d142      	bne.n	8001888 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	881a      	ldrh	r2, [r3, #0]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	1c9a      	adds	r2, r3, #2
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800181c:	b29b      	uxth	r3, r3
 800181e:	3b01      	subs	r3, #1
 8001820:	b29a      	uxth	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001826:	e02f      	b.n	8001888 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b02      	cmp	r3, #2
 8001834:	d112      	bne.n	800185c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	881a      	ldrh	r2, [r3, #0]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	1c9a      	adds	r2, r3, #2
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001850:	b29b      	uxth	r3, r3
 8001852:	3b01      	subs	r3, #1
 8001854:	b29a      	uxth	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	86da      	strh	r2, [r3, #54]	@ 0x36
 800185a:	e015      	b.n	8001888 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800185c:	f7ff f84e 	bl	80008fc <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	429a      	cmp	r2, r3
 800186a:	d803      	bhi.n	8001874 <HAL_SPI_Transmit+0x168>
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001872:	d102      	bne.n	800187a <HAL_SPI_Transmit+0x16e>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d106      	bne.n	8001888 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2201      	movs	r2, #1
 8001882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8001886:	e07b      	b.n	8001980 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800188c:	b29b      	uxth	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1ca      	bne.n	8001828 <HAL_SPI_Transmit+0x11c>
 8001892:	e050      	b.n	8001936 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <HAL_SPI_Transmit+0x196>
 800189c:	8afb      	ldrh	r3, [r7, #22]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d144      	bne.n	800192c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	330c      	adds	r3, #12
 80018ac:	7812      	ldrb	r2, [r2, #0]
 80018ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80018be:	b29b      	uxth	r3, r3
 80018c0:	3b01      	subs	r3, #1
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80018c8:	e030      	b.n	800192c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d113      	bne.n	8001900 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	330c      	adds	r3, #12
 80018e2:	7812      	ldrb	r2, [r2, #0]
 80018e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	1c5a      	adds	r2, r3, #1
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80018fe:	e015      	b.n	800192c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001900:	f7fe fffc 	bl	80008fc <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d803      	bhi.n	8001918 <HAL_SPI_Transmit+0x20c>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001916:	d102      	bne.n	800191e <HAL_SPI_Transmit+0x212>
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d106      	bne.n	800192c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2201      	movs	r2, #1
 8001926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800192a:	e029      	b.n	8001980 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001930:	b29b      	uxth	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1c9      	bne.n	80018ca <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	6839      	ldr	r1, [r7, #0]
 800193a:	68f8      	ldr	r0, [r7, #12]
 800193c:	f000 f8b2 	bl	8001aa4 <SPI_EndRxTxTransaction>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d002      	beq.n	800194c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2220      	movs	r2, #32
 800194a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d10a      	bne.n	800196a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001954:	2300      	movs	r3, #0
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800196e:	2b00      	cmp	r3, #0
 8001970:	d002      	beq.n	8001978 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	77fb      	strb	r3, [r7, #31]
 8001976:	e003      	b.n	8001980 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8001988:	7ffb      	ldrb	r3, [r7, #31]
}
 800198a:	4618      	mov	r0, r3
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	4613      	mov	r3, r2
 80019a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80019a4:	f7fe ffaa 	bl	80008fc <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ac:	1a9b      	subs	r3, r3, r2
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	4413      	add	r3, r2
 80019b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80019b4:	f7fe ffa2 	bl	80008fc <HAL_GetTick>
 80019b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80019ba:	4b39      	ldr	r3, [pc, #228]	@ (8001aa0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	015b      	lsls	r3, r3, #5
 80019c0:	0d1b      	lsrs	r3, r3, #20
 80019c2:	69fa      	ldr	r2, [r7, #28]
 80019c4:	fb02 f303 	mul.w	r3, r2, r3
 80019c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019ca:	e054      	b.n	8001a76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d2:	d050      	beq.n	8001a76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80019d4:	f7fe ff92 	bl	80008fc <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	69fa      	ldr	r2, [r7, #28]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d902      	bls.n	80019ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d13d      	bne.n	8001a66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80019f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a02:	d111      	bne.n	8001a28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a0c:	d004      	beq.n	8001a18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a16:	d107      	bne.n	8001a28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a30:	d10f      	bne.n	8001a52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e017      	b.n	8001a96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d101      	bne.n	8001a70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689a      	ldr	r2, [r3, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	68ba      	ldr	r2, [r7, #8]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	bf0c      	ite	eq
 8001a86:	2301      	moveq	r3, #1
 8001a88:	2300      	movne	r3, #0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d19b      	bne.n	80019cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3720      	adds	r7, #32
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000000 	.word	0x20000000

08001aa4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2180      	movs	r1, #128	@ 0x80
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f7ff ff6a 	bl	8001994 <SPI_WaitFlagStateUntilTimeout>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d007      	beq.n	8001ad6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aca:	f043 0220 	orr.w	r2, r3, #32
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e000      	b.n	8001ad8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <memset>:
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	4402      	add	r2, r0
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d100      	bne.n	8001aea <memset+0xa>
 8001ae8:	4770      	bx	lr
 8001aea:	f803 1b01 	strb.w	r1, [r3], #1
 8001aee:	e7f9      	b.n	8001ae4 <memset+0x4>

08001af0 <__libc_init_array>:
 8001af0:	b570      	push	{r4, r5, r6, lr}
 8001af2:	2600      	movs	r6, #0
 8001af4:	4d0c      	ldr	r5, [pc, #48]	@ (8001b28 <__libc_init_array+0x38>)
 8001af6:	4c0d      	ldr	r4, [pc, #52]	@ (8001b2c <__libc_init_array+0x3c>)
 8001af8:	1b64      	subs	r4, r4, r5
 8001afa:	10a4      	asrs	r4, r4, #2
 8001afc:	42a6      	cmp	r6, r4
 8001afe:	d109      	bne.n	8001b14 <__libc_init_array+0x24>
 8001b00:	f000 f81a 	bl	8001b38 <_init>
 8001b04:	2600      	movs	r6, #0
 8001b06:	4d0a      	ldr	r5, [pc, #40]	@ (8001b30 <__libc_init_array+0x40>)
 8001b08:	4c0a      	ldr	r4, [pc, #40]	@ (8001b34 <__libc_init_array+0x44>)
 8001b0a:	1b64      	subs	r4, r4, r5
 8001b0c:	10a4      	asrs	r4, r4, #2
 8001b0e:	42a6      	cmp	r6, r4
 8001b10:	d105      	bne.n	8001b1e <__libc_init_array+0x2e>
 8001b12:	bd70      	pop	{r4, r5, r6, pc}
 8001b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b18:	4798      	blx	r3
 8001b1a:	3601      	adds	r6, #1
 8001b1c:	e7ee      	b.n	8001afc <__libc_init_array+0xc>
 8001b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b22:	4798      	blx	r3
 8001b24:	3601      	adds	r6, #1
 8001b26:	e7f2      	b.n	8001b0e <__libc_init_array+0x1e>
 8001b28:	08001c0c 	.word	0x08001c0c
 8001b2c:	08001c0c 	.word	0x08001c0c
 8001b30:	08001c0c 	.word	0x08001c0c
 8001b34:	08001c10 	.word	0x08001c10

08001b38 <_init>:
 8001b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b3a:	bf00      	nop
 8001b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b3e:	bc08      	pop	{r3}
 8001b40:	469e      	mov	lr, r3
 8001b42:	4770      	bx	lr

08001b44 <_fini>:
 8001b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b46:	bf00      	nop
 8001b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b4a:	bc08      	pop	{r3}
 8001b4c:	469e      	mov	lr, r3
 8001b4e:	4770      	bx	lr
