(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvor (bvmul bv_4 #xf3402328 ) (bvmul #xda4ba0da  bv_2)) (bvmul (bvor #x67f4a775  #x6daa9c06 ) (bvnor #x61538510  bv_4))))
(assert (bvule (bvshl (bvxor bv_0 #x218c7870 ) (bvand #xdb3efa64  #xfec78526 )) (bvnor (bvlshr #x68cb22ed  bv_4) (bvor #x91b4fc56  bv_0))))
(assert (=> (bvsle (bvsrem bv_4 bv_1) (bvand #x64480b01  #xfe3b220d )) (and (bvule bv_0 bv_4) (bvuge #x2767e162  bv_0))))
(assert (bvsgt (bvsub (bvsdiv #xa1959bc9  bv_0) (bvudiv bv_2 #xa76eb7cb )) (bvudiv (bvand #x5bb788f1  #x8e1e5322 ) (bvxor bv_4 bv_2))))
(assert (bvsge (bvudiv (bvlshr bv_1 bv_1) (bvxor #xeabf6a3b  bv_4)) (bvsub (bvshl #xe9531db8  #x39ab844a ) (bvlshr bv_1 bv_1))))
(check-sat)
(exit)
