

================================================================
== Vitis HLS Report for 'DNN'
================================================================
* Date:           Fri Jun  2 02:54:33 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.295 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      753|      753|  22.590 us|  22.590 us|  754|  754|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DNN_Pipeline_1_fu_729                                                |DNN_Pipeline_1                                                |       66|       66|  1.980 us|  1.980 us|   66|   66|       no|
        |grp_DNN_Pipeline_2_fu_735                                                |DNN_Pipeline_2                                                |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
        |grp_DNN_Pipeline_3_fu_741                                                |DNN_Pipeline_3                                                |       66|       66|  1.980 us|  1.980 us|   66|   66|       no|
        |grp_DNN_Pipeline_4_fu_747                                                |DNN_Pipeline_4                                                |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
        |grp_DNN_Pipeline_5_fu_753                                                |DNN_Pipeline_5                                                |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
        |grp_DNN_Pipeline_6_fu_759                                                |DNN_Pipeline_6                                                |       14|       14|  0.420 us|  0.420 us|   14|   14|       no|
        |grp_DNN_Pipeline_7_fu_765                                                |DNN_Pipeline_7                                                |       12|       12|  0.360 us|  0.360 us|   12|   12|       no|
        |grp_DNN_Pipeline_8_fu_771                                                |DNN_Pipeline_8                                                |       12|       12|  0.360 us|  0.360 us|   12|   12|       no|
        |grp_DNN_Pipeline_9_fu_777                                                |DNN_Pipeline_9                                                |      102|      102|  3.060 us|  3.060 us|  102|  102|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783                  |DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                  |      102|      102|  3.060 us|  3.060 us|  102|  102|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790                  |DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4                  |       96|       96|  2.880 us|  2.880 us|   96|   96|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796                  |DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2                  |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802  |DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3  |       96|       96|  2.880 us|  2.880 us|   96|   96|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826                                  |DNN_Pipeline_VITIS_LOOP_78_1                                  |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832                                 |DNN_Pipeline_VITIS_LOOP_117_1                                 |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838                                 |DNN_Pipeline_VITIS_LOOP_126_4                                 |       69|       69|  2.070 us|  2.070 us|   69|   69|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893                                 |DNN_Pipeline_VITIS_LOOP_135_6                                 |       65|       65|  1.950 us|  1.950 us|   65|   65|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948                                 |DNN_Pipeline_VITIS_LOOP_143_8                                 |       54|       54|  1.620 us|  1.620 us|   54|   54|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991                                |DNN_Pipeline_VITIS_LOOP_150_10                                |       23|       23|  0.690 us|  0.690 us|   23|   23|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997                                |DNN_Pipeline_VITIS_LOOP_153_11                                |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
        |grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004                               |DNN_Pipeline_VITIS_LOOP_158_12                                |       13|       13|  0.390 us|  0.390 us|   13|   13|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   87|   14280|  16360|    -|
|Memory           |       40|    -|     928|     48|    0|
|Multiplexer      |        -|    -|       -|   4257|    -|
|Register         |        -|    -|    1479|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       40|   87|   16687|  20667|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       14|   39|      15|     38|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |grp_DNN_Pipeline_1_fu_729                                                |DNN_Pipeline_1                                                |        0|   0|     9|    52|    0|
    |grp_DNN_Pipeline_2_fu_735                                                |DNN_Pipeline_2                                                |        0|   0|     7|    50|    0|
    |grp_DNN_Pipeline_3_fu_741                                                |DNN_Pipeline_3                                                |        0|   0|     9|    52|    0|
    |grp_DNN_Pipeline_4_fu_747                                                |DNN_Pipeline_4                                                |        0|   0|     7|    50|    0|
    |grp_DNN_Pipeline_5_fu_753                                                |DNN_Pipeline_5                                                |        0|   0|     7|    50|    0|
    |grp_DNN_Pipeline_6_fu_759                                                |DNN_Pipeline_6                                                |        0|   0|     6|    49|    0|
    |grp_DNN_Pipeline_7_fu_765                                                |DNN_Pipeline_7                                                |        0|   0|     6|    49|    0|
    |grp_DNN_Pipeline_8_fu_771                                                |DNN_Pipeline_8                                                |        0|   0|     6|    49|    0|
    |grp_DNN_Pipeline_9_fu_777                                                |DNN_Pipeline_9                                                |        0|   0|     9|    51|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832                                 |DNN_Pipeline_VITIS_LOOP_117_1                                 |        0|   0|    13|    61|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838                                 |DNN_Pipeline_VITIS_LOOP_126_4                                 |        0|   0|  1747|   283|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893                                 |DNN_Pipeline_VITIS_LOOP_135_6                                 |        0|   0|  1745|   250|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948                                 |DNN_Pipeline_VITIS_LOOP_143_8                                 |        0|   7|  1487|  1018|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991                                |DNN_Pipeline_VITIS_LOOP_150_10                                |        0|   0|    42|   101|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997                                |DNN_Pipeline_VITIS_LOOP_153_11                                |        0|   0|    87|    92|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004                               |DNN_Pipeline_VITIS_LOOP_158_12                                |        0|   0|   146|   211|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783                  |DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                  |        0|   0|    25|   182|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790                  |DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4                  |        0|   0|  1492|   719|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802  |DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3  |        0|   0|  1561|   710|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796                  |DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2                  |        0|   0|   544|   567|    0|
    |grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826                                  |DNN_Pipeline_VITIS_LOOP_78_1                                  |        0|   0|   445|   434|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U272                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U273                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U274                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U275                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U276                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U277                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U278                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U279                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U280                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U293                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U294                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U295                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U296                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U297                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U298                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U299                                      |fadd_32ns_32ns_32_3_full_dsp_1                                |        0|   2|   177|   385|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U290                                         |fcmp_32ns_32ns_1_2_no_dsp_1                                   |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U291                                         |fcmp_32ns_32ns_1_2_no_dsp_1                                   |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U292                                         |fcmp_32ns_32ns_1_2_no_dsp_1                                   |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U281                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U282                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U283                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U284                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U285                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U286                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U287                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U288                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U289                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U300                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U301                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U302                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U303                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U304                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U305                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U306                                       |fmul_32ns_32ns_32_2_max_dsp_1                                 |        0|   3|   128|   320|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                              |        0|  87| 14280| 16360|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |conv1_output_U      |conv1_output      |       12|    0|   0|    0|    64|   32|     1|         2048|
    |conv2_output_U      |conv1_output      |       12|    0|   0|    0|    64|   32|     1|         2048|
    |fc2_output_U        |fc2_output        |        0|   64|   6|    0|    12|   32|     1|          384|
    |flatten_output_U    |flatten_output    |        0|   64|   8|    0|    16|   32|     1|          512|
    |fc1_output_U        |flatten_output    |        0|   64|   8|    0|    16|   32|     1|          512|
    |pool1_output_U      |pool1_output      |        0|  544|   8|    0|    16|   32|     1|          512|
    |pool2_output_0_0_U  |pool2_output_0_0  |        0|   64|   8|    0|    16|   32|     1|          512|
    |temp_input_U        |temp_input        |       16|    0|   0|    0|   100|   32|     1|         3200|
    |temp_output_U       |temp_output       |        0|   64|   5|    0|    10|   32|     1|          320|
    |output_U            |temp_output       |        0|   64|   5|    0|    10|   32|     1|          320|
    +--------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total               |                  |       40|  928|  48|    0|   324|  320|    10|        10368|
    +--------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  221|         51|    1|         51|
    |conv1_output_address0      |   25|          5|    6|         30|
    |conv1_output_ce0           |   25|          5|    1|          5|
    |conv1_output_ce1           |    9|          2|    1|          2|
    |conv1_output_ce2           |    9|          2|    1|          2|
    |conv1_output_ce3           |    9|          2|    1|          2|
    |conv1_output_ce4           |    9|          2|    1|          2|
    |conv1_output_ce5           |    9|          2|    1|          2|
    |conv1_output_ce6           |    9|          2|    1|          2|
    |conv1_output_d0            |   20|          4|   32|        128|
    |conv1_output_we0           |   20|          4|    1|          4|
    |conv2_output_address0      |   25|          5|    6|         30|
    |conv2_output_ce0           |   25|          5|    1|          5|
    |conv2_output_ce1           |    9|          2|    1|          2|
    |conv2_output_ce2           |    9|          2|    1|          2|
    |conv2_output_ce3           |    9|          2|    1|          2|
    |conv2_output_ce4           |    9|          2|    1|          2|
    |conv2_output_ce5           |    9|          2|    1|          2|
    |conv2_output_ce6           |    9|          2|    1|          2|
    |conv2_output_d0            |   20|          4|   32|        128|
    |conv2_output_we0           |   20|          4|    1|          4|
    |fc1_output_address0        |   65|         12|    4|         48|
    |fc1_output_address1        |   48|          9|    4|         36|
    |fc1_output_ce0             |   20|          4|    1|          4|
    |fc1_output_d0              |   20|          4|   32|        128|
    |fc1_output_we0             |   20|          4|    1|          4|
    |fc2_output_address0        |   53|         10|    4|         40|
    |fc2_output_address1        |   37|          7|    4|         28|
    |fc2_output_ce0             |   20|          4|    1|          4|
    |fc2_output_d0              |   20|          4|   32|        128|
    |fc2_output_we0             |   20|          4|    1|          4|
    |flatten_output_address0    |   65|         12|    4|         48|
    |flatten_output_address1    |   48|          9|    4|         36|
    |flatten_output_ce0         |   20|          4|    1|          4|
    |flatten_output_d0          |   20|          4|   32|        128|
    |flatten_output_we0         |   20|          4|    1|          4|
    |grp_fu_1472_ce             |   37|          7|    1|          7|
    |grp_fu_1472_p0             |   37|          7|   32|        224|
    |grp_fu_1472_p1             |   37|          7|   32|        224|
    |grp_fu_1476_ce             |   31|          6|    1|          6|
    |grp_fu_1476_p0             |   31|          6|   32|        192|
    |grp_fu_1476_p1             |   31|          6|   32|        192|
    |grp_fu_1480_ce             |   31|          6|    1|          6|
    |grp_fu_1480_p0             |   31|          6|   32|        192|
    |grp_fu_1480_p1             |   31|          6|   32|        192|
    |grp_fu_1484_ce             |   31|          6|    1|          6|
    |grp_fu_1484_p0             |   31|          6|   32|        192|
    |grp_fu_1484_p1             |   31|          6|   32|        192|
    |grp_fu_1488_ce             |   31|          6|    1|          6|
    |grp_fu_1488_p0             |   31|          6|   32|        192|
    |grp_fu_1488_p1             |   31|          6|   32|        192|
    |grp_fu_1492_ce             |   31|          6|    1|          6|
    |grp_fu_1492_p0             |   31|          6|   32|        192|
    |grp_fu_1492_p1             |   31|          6|   32|        192|
    |grp_fu_1496_ce             |   31|          6|    1|          6|
    |grp_fu_1496_p0             |   31|          6|   32|        192|
    |grp_fu_1496_p1             |   31|          6|   32|        192|
    |grp_fu_1500_ce             |   31|          6|    1|          6|
    |grp_fu_1500_p0             |   31|          6|   32|        192|
    |grp_fu_1500_p1             |   31|          6|   32|        192|
    |grp_fu_1504_ce             |   31|          6|    1|          6|
    |grp_fu_1504_p0             |   31|          6|   32|        192|
    |grp_fu_1504_p1             |   31|          6|   32|        192|
    |grp_fu_1508_ce             |   31|          6|    1|          6|
    |grp_fu_1508_p0             |   31|          6|   32|        192|
    |grp_fu_1508_p1             |   31|          6|   32|        192|
    |grp_fu_1512_ce             |   31|          6|    1|          6|
    |grp_fu_1512_p0             |   31|          6|   32|        192|
    |grp_fu_1512_p1             |   31|          6|   32|        192|
    |grp_fu_1516_ce             |   31|          6|    1|          6|
    |grp_fu_1516_p0             |   31|          6|   32|        192|
    |grp_fu_1516_p1             |   31|          6|   32|        192|
    |grp_fu_1520_ce             |   31|          6|    1|          6|
    |grp_fu_1520_p0             |   31|          6|   32|        192|
    |grp_fu_1520_p1             |   31|          6|   32|        192|
    |grp_fu_1524_ce             |   31|          6|    1|          6|
    |grp_fu_1524_p0             |   31|          6|   32|        192|
    |grp_fu_1524_p1             |   31|          6|   32|        192|
    |grp_fu_1528_ce             |   31|          6|    1|          6|
    |grp_fu_1528_p0             |   31|          6|   32|        192|
    |grp_fu_1528_p1             |   31|          6|   32|        192|
    |grp_fu_1532_ce             |   31|          6|    1|          6|
    |grp_fu_1532_p0             |   31|          6|   32|        192|
    |grp_fu_1532_p1             |   31|          6|   32|        192|
    |grp_fu_1536_ce             |   31|          6|    1|          6|
    |grp_fu_1536_p0             |   31|          6|   32|        192|
    |grp_fu_1536_p1             |   31|          6|   32|        192|
    |grp_fu_1540_ce             |   31|          6|    1|          6|
    |grp_fu_1540_p0             |   31|          6|   32|        192|
    |grp_fu_1540_p1             |   31|          6|   32|        192|
    |grp_fu_1544_ce             |   42|          8|    1|          8|
    |grp_fu_1544_opcode         |   42|          8|    5|         40|
    |grp_fu_1544_p0             |   42|          8|   32|        256|
    |grp_fu_1544_p1             |   42|          8|   32|        256|
    |grp_fu_1548_ce             |   14|          3|    1|          3|
    |grp_fu_1548_opcode         |   14|          3|    5|         15|
    |grp_fu_1548_p0             |   14|          3|   32|         96|
    |grp_fu_1548_p1             |   14|          3|   32|         96|
    |grp_fu_1552_ce             |   14|          3|    1|          3|
    |grp_fu_1552_opcode         |   14|          3|    5|         15|
    |grp_fu_1552_p0             |   14|          3|   32|         96|
    |grp_fu_1552_p1             |   14|          3|   32|         96|
    |grp_fu_1556_ce             |   20|          4|    1|          4|
    |grp_fu_1556_p0             |   20|          4|   32|        128|
    |grp_fu_1556_p1             |   20|          4|   32|        128|
    |grp_fu_1560_ce             |   20|          4|    1|          4|
    |grp_fu_1560_p0             |   20|          4|   32|        128|
    |grp_fu_1560_p1             |   20|          4|   32|        128|
    |grp_fu_1564_ce             |   20|          4|    1|          4|
    |grp_fu_1564_p0             |   20|          4|   32|        128|
    |grp_fu_1564_p1             |   20|          4|   32|        128|
    |grp_fu_1568_ce             |   14|          3|    1|          3|
    |grp_fu_1568_p0             |   14|          3|   32|         96|
    |grp_fu_1568_p1             |   14|          3|   32|         96|
    |grp_fu_1572_ce             |   14|          3|    1|          3|
    |grp_fu_1572_p0             |   14|          3|   32|         96|
    |grp_fu_1572_p1             |   14|          3|   32|         96|
    |grp_fu_1576_ce             |   14|          3|    1|          3|
    |grp_fu_1576_p0             |   14|          3|   32|         96|
    |grp_fu_1576_p1             |   14|          3|   32|         96|
    |grp_fu_1580_ce             |   14|          3|    1|          3|
    |grp_fu_1580_p0             |   14|          3|   32|         96|
    |grp_fu_1580_p1             |   14|          3|   32|         96|
    |grp_fu_1584_ce             |   20|          4|    1|          4|
    |grp_fu_1584_p0             |   20|          4|   32|        128|
    |grp_fu_1584_p1             |   20|          4|   32|        128|
    |grp_fu_1588_ce             |   20|          4|    1|          4|
    |grp_fu_1588_p0             |   20|          4|   32|        128|
    |grp_fu_1588_p1             |   20|          4|   32|        128|
    |grp_fu_1592_ce             |   20|          4|    1|          4|
    |grp_fu_1592_p0             |   20|          4|   32|        128|
    |grp_fu_1592_p1             |   20|          4|   32|        128|
    |grp_fu_1596_ce             |   14|          3|    1|          3|
    |grp_fu_1596_p0             |   14|          3|   32|         96|
    |grp_fu_1596_p1             |   14|          3|   32|         96|
    |grp_fu_1600_ce             |   14|          3|    1|          3|
    |grp_fu_1600_p0             |   14|          3|   32|         96|
    |grp_fu_1600_p1             |   14|          3|   32|         96|
    |grp_fu_1604_ce             |   14|          3|    1|          3|
    |grp_fu_1604_p0             |   14|          3|   32|         96|
    |grp_fu_1604_p1             |   14|          3|   32|         96|
    |grp_fu_1608_ce             |   14|          3|    1|          3|
    |grp_fu_1608_p0             |   14|          3|   32|         96|
    |grp_fu_1608_p1             |   14|          3|   32|         96|
    |output_address0            |   25|          5|    4|         20|
    |output_ce0                 |   25|          5|    1|          5|
    |output_d0                  |   20|          4|   32|        128|
    |output_we0                 |   20|          4|    1|          4|
    |pool1_output_address0      |   25|          5|    4|         20|
    |pool1_output_ce0           |   25|          5|    1|          5|
    |pool1_output_ce1           |    9|          2|    1|          2|
    |pool1_output_ce2           |    9|          2|    1|          2|
    |pool1_output_ce3           |    9|          2|    1|          2|
    |pool1_output_ce4           |    9|          2|    1|          2|
    |pool1_output_ce5           |    9|          2|    1|          2|
    |pool1_output_ce6           |    9|          2|    1|          2|
    |pool1_output_ce7           |    9|          2|    1|          2|
    |pool1_output_ce8           |    9|          2|    1|          2|
    |pool1_output_d0            |   20|          4|   32|        128|
    |pool1_output_we0           |   20|          4|    1|          4|
    |pool2_output_0_0_address0  |   20|          4|    4|         16|
    |pool2_output_0_0_ce0       |   20|          4|    1|          4|
    |pool2_output_0_0_d0        |   14|          3|   32|         96|
    |pool2_output_0_0_we0       |   14|          3|    1|          3|
    |temp_input_address0        |   25|          5|    7|         35|
    |temp_input_ce0             |   25|          5|    1|          5|
    |temp_input_ce1             |    9|          2|    1|          2|
    |temp_input_ce2             |    9|          2|    1|          2|
    |temp_input_ce3             |    9|          2|    1|          2|
    |temp_input_ce4             |    9|          2|    1|          2|
    |temp_input_ce5             |    9|          2|    1|          2|
    |temp_input_ce6             |    9|          2|    1|          2|
    |temp_input_ce7             |    9|          2|    1|          2|
    |temp_input_ce8             |    9|          2|    1|          2|
    |temp_input_d0              |   20|          4|   32|        128|
    |temp_input_we0             |   20|          4|    1|          4|
    |temp_output_address0       |   31|          6|    4|         24|
    |temp_output_ce0            |   31|          6|    1|          6|
    |temp_output_d0             |   20|          4|   32|        128|
    |temp_output_we0            |   20|          4|    1|          4|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 4257|        853| 2718|      13037|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |  50|   0|   50|          0|
    |fc1_output_load_10_reg_1299                                                           |  32|   0|   32|          0|
    |fc1_output_load_11_reg_1304                                                           |  32|   0|   32|          0|
    |fc1_output_load_12_reg_1324                                                           |  32|   0|   32|          0|
    |fc1_output_load_13_reg_1329                                                           |  32|   0|   32|          0|
    |fc1_output_load_14_reg_1344                                                           |  32|   0|   32|          0|
    |fc1_output_load_15_reg_1349                                                           |  32|   0|   32|          0|
    |fc1_output_load_1_reg_1204                                                            |  32|   0|   32|          0|
    |fc1_output_load_2_reg_1219                                                            |  32|   0|   32|          0|
    |fc1_output_load_3_reg_1224                                                            |  32|   0|   32|          0|
    |fc1_output_load_4_reg_1239                                                            |  32|   0|   32|          0|
    |fc1_output_load_5_reg_1244                                                            |  32|   0|   32|          0|
    |fc1_output_load_6_reg_1259                                                            |  32|   0|   32|          0|
    |fc1_output_load_7_reg_1264                                                            |  32|   0|   32|          0|
    |fc1_output_load_8_reg_1279                                                            |  32|   0|   32|          0|
    |fc1_output_load_9_reg_1284                                                            |  32|   0|   32|          0|
    |fc1_output_load_reg_1199                                                              |  32|   0|   32|          0|
    |fc2_output_load_10_reg_1459                                                           |  32|   0|   32|          0|
    |fc2_output_load_11_reg_1464                                                           |  32|   0|   32|          0|
    |fc2_output_load_1_reg_1364                                                            |  32|   0|   32|          0|
    |fc2_output_load_2_reg_1379                                                            |  32|   0|   32|          0|
    |fc2_output_load_3_reg_1384                                                            |  32|   0|   32|          0|
    |fc2_output_load_4_reg_1399                                                            |  32|   0|   32|          0|
    |fc2_output_load_5_reg_1404                                                            |  32|   0|   32|          0|
    |fc2_output_load_6_reg_1419                                                            |  32|   0|   32|          0|
    |fc2_output_load_7_reg_1424                                                            |  32|   0|   32|          0|
    |fc2_output_load_8_reg_1439                                                            |  32|   0|   32|          0|
    |fc2_output_load_9_reg_1444                                                            |  32|   0|   32|          0|
    |fc2_output_load_reg_1359                                                              |  32|   0|   32|          0|
    |flatten_output_load_10_reg_1139                                                       |  32|   0|   32|          0|
    |flatten_output_load_11_reg_1144                                                       |  32|   0|   32|          0|
    |flatten_output_load_12_reg_1164                                                       |  32|   0|   32|          0|
    |flatten_output_load_13_reg_1169                                                       |  32|   0|   32|          0|
    |flatten_output_load_14_reg_1184                                                       |  32|   0|   32|          0|
    |flatten_output_load_15_reg_1189                                                       |  32|   0|   32|          0|
    |flatten_output_load_1_reg_1044                                                        |  32|   0|   32|          0|
    |flatten_output_load_2_reg_1059                                                        |  32|   0|   32|          0|
    |flatten_output_load_3_reg_1064                                                        |  32|   0|   32|          0|
    |flatten_output_load_4_reg_1079                                                        |  32|   0|   32|          0|
    |flatten_output_load_5_reg_1084                                                        |  32|   0|   32|          0|
    |flatten_output_load_6_reg_1099                                                        |  32|   0|   32|          0|
    |flatten_output_load_7_reg_1104                                                        |  32|   0|   32|          0|
    |flatten_output_load_8_reg_1119                                                        |  32|   0|   32|          0|
    |flatten_output_load_9_reg_1124                                                        |  32|   0|   32|          0|
    |flatten_output_load_reg_1039                                                          |  32|   0|   32|          0|
    |grp_DNN_Pipeline_1_fu_729_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_2_fu_735_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_3_fu_741_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_4_fu_747_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_5_fu_753_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_6_fu_759_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_7_fu_765_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_8_fu_771_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_9_fu_777_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg                                |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg                               |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg                  |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg                  |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg  |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg                  |   1|   0|    1|          0|
    |grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg                                  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1479|   0| 1479|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|           DNN|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|           DNN|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|           DNN|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|           DNN|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|           DNN|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|           DNN|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|           DNN|  return value|
|input_r_address0  |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|       input_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

