

================================================================
== Vitis HLS Report for 'PixelStream2AXIBursts'
================================================================
* Date:           Mon Nov  4 21:37:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |        2|  73077122|  6.666 ns|  0.244 sec|    2|  73077122|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219  |PixelStream2AXIBursts_Pipeline_pixels2bytes  |        4|    65540|  13.332 ns|  0.218 ms|    4|  65540|       no|
        |grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262   |PixelStream2AXIBursts_Pipeline_bytes2aximm   |        3|     2051|   9.999 ns|  6.836 us|    3|   2051|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------+---------+----------+------------+-----------+-----------+----------+----------+
        |              |  Latency (cycles)  |  Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+----------+------------+-----------+-----------+----------+----------+
        |- forEachRow  |        0|  73077120|  80 ~ 67664|          -|          -|  0 ~ 1080|        no|
        +--------------+---------+----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      516|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      892|     1041|    -|
|Memory               |        8|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      633|    -|
|Register             |        -|     -|      371|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|     1263|     2190|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262   |PixelStream2AXIBursts_Pipeline_bytes2aximm   |        0|   0|  274|   88|    0|
    |grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219  |PixelStream2AXIBursts_Pipeline_pixels2bytes  |        0|   0|  618|  953|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|   0|  892| 1041|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_V_U  |PixelStream2AXIBursts_buff_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|    60|  256|     1|        15360|
    +----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                            |        8|  0|   0|    0|    60|  256|     1|        15360|
    +----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_628_p2    |         +|   0|  0|  34|          27|          27|
    |add_ln77_fu_287_p2     |         +|   0|  0|  24|          17|           5|
    |add_ln91_fu_613_p2     |         +|   0|  0|  71|          64|          64|
    |sub15_i_fu_347_p2      |         +|   0|  0|  19|          12|           2|
    |y_2_fu_589_p2          |         +|   0|  0|  23|          16|           1|
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |cmp17_10_i_fu_442_p2   |      icmp|   0|  0|  10|           6|           4|
    |cmp17_11_i_fu_448_p2   |      icmp|   0|  0|  10|           6|           4|
    |cmp17_12_i_fu_454_p2   |      icmp|   0|  0|  10|           6|           4|
    |cmp17_13_i_fu_460_p2   |      icmp|   0|  0|  10|           6|           4|
    |cmp17_14_i_fu_466_p2   |      icmp|   0|  0|  10|           6|           4|
    |cmp17_16_i_fu_488_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_17_i_fu_494_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_18_i_fu_500_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_19_i_fu_506_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_20_i_fu_512_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_21_i_fu_518_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_22_i_fu_524_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_23_i_fu_530_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_24_i_fu_536_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_25_i_fu_542_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_26_i_fu_548_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_27_i_fu_554_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_28_i_fu_560_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_29_i_fu_566_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_2_i_fu_374_p2    |      icmp|   0|  0|  10|           6|           2|
    |cmp17_30_i_fu_572_p2   |      icmp|   0|  0|  10|           6|           5|
    |cmp17_4_i_fu_396_p2    |      icmp|   0|  0|  10|           6|           3|
    |cmp17_5_i_fu_402_p2    |      icmp|   0|  0|  10|           6|           3|
    |cmp17_6_i_fu_408_p2    |      icmp|   0|  0|  10|           6|           3|
    |cmp17_8_i_fu_430_p2    |      icmp|   0|  0|  10|           6|           4|
    |cmp17_9_i_fu_436_p2    |      icmp|   0|  0|  10|           6|           4|
    |cmp17_i_fu_352_p2      |      icmp|   0|  0|  10|           6|           1|
    |icmp15_fu_390_p2       |      icmp|   0|  0|   9|           4|           1|
    |icmp18_fu_424_p2       |      icmp|   0|  0|   8|           3|           1|
    |icmp21_fu_482_p2       |      icmp|   0|  0|   8|           2|           1|
    |icmp_fu_368_p2         |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln80_fu_334_p2    |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln86_fu_584_p2    |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |remainPix_1_fu_339_p3  |    select|   0|  0|   7|           1|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 516|         340|         249|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  351|         76|    1|         76|
    |ap_done               |    9|          2|    1|          2|
    |buff_V_address0       |   14|          3|    6|         18|
    |buff_V_ce0            |   14|          3|    1|          3|
    |buff_V_we0            |    9|          2|    1|          2|
    |dst_blk_n             |    9|          2|    1|          2|
    |dst_pixels_read       |    9|          2|    1|          2|
    |gmem1_blk_n_AW        |    9|          2|    1|          2|
    |gmem1_blk_n_B         |    9|          2|    1|          2|
    |height_blk_n          |    9|          2|    1|          2|
    |m_axi_gmem1_AWADDR    |   14|          3|   64|        192|
    |m_axi_gmem1_AWBURST   |    9|          2|    2|          4|
    |m_axi_gmem1_AWCACHE   |    9|          2|    4|          8|
    |m_axi_gmem1_AWID      |    9|          2|    1|          2|
    |m_axi_gmem1_AWLEN     |   14|          3|   32|         96|
    |m_axi_gmem1_AWLOCK    |    9|          2|    2|          4|
    |m_axi_gmem1_AWPROT    |    9|          2|    3|          6|
    |m_axi_gmem1_AWQOS     |    9|          2|    4|          8|
    |m_axi_gmem1_AWREGION  |    9|          2|    4|          8|
    |m_axi_gmem1_AWSIZE    |    9|          2|    3|          6|
    |m_axi_gmem1_AWUSER    |    9|          2|    1|          2|
    |m_axi_gmem1_AWVALID   |   14|          3|    1|          3|
    |m_axi_gmem1_BREADY    |   14|          3|    1|          3|
    |m_axi_gmem1_WVALID    |    9|          2|    1|          2|
    |pixel_fu_172          |    9|          2|    8|         16|
    |stride_blk_n          |    9|          2|    1|          2|
    |width_blk_n           |    9|          2|    1|          2|
    |y_fu_176              |    9|          2|   16|         32|
    |yoffset_fu_180        |    9|          2|   27|         54|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  633|        138|  191|        561|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  75|   0|   75|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |cmp17_10_i_reg_768                                                   |   1|   0|    1|          0|
    |cmp17_11_i_reg_773                                                   |   1|   0|    1|          0|
    |cmp17_12_i_reg_778                                                   |   1|   0|    1|          0|
    |cmp17_13_i_reg_783                                                   |   1|   0|    1|          0|
    |cmp17_14_i_reg_788                                                   |   1|   0|    1|          0|
    |cmp17_16_i_reg_798                                                   |   1|   0|    1|          0|
    |cmp17_17_i_reg_803                                                   |   1|   0|    1|          0|
    |cmp17_18_i_reg_808                                                   |   1|   0|    1|          0|
    |cmp17_19_i_reg_813                                                   |   1|   0|    1|          0|
    |cmp17_20_i_reg_818                                                   |   1|   0|    1|          0|
    |cmp17_21_i_reg_823                                                   |   1|   0|    1|          0|
    |cmp17_22_i_reg_828                                                   |   1|   0|    1|          0|
    |cmp17_23_i_reg_833                                                   |   1|   0|    1|          0|
    |cmp17_24_i_reg_838                                                   |   1|   0|    1|          0|
    |cmp17_25_i_reg_843                                                   |   1|   0|    1|          0|
    |cmp17_26_i_reg_848                                                   |   1|   0|    1|          0|
    |cmp17_27_i_reg_853                                                   |   1|   0|    1|          0|
    |cmp17_28_i_reg_858                                                   |   1|   0|    1|          0|
    |cmp17_29_i_reg_863                                                   |   1|   0|    1|          0|
    |cmp17_2_i_reg_728                                                    |   1|   0|    1|          0|
    |cmp17_30_i_reg_868                                                   |   1|   0|    1|          0|
    |cmp17_4_i_reg_738                                                    |   1|   0|    1|          0|
    |cmp17_5_i_reg_743                                                    |   1|   0|    1|          0|
    |cmp17_6_i_reg_748                                                    |   1|   0|    1|          0|
    |cmp17_8_i_reg_758                                                    |   1|   0|    1|          0|
    |cmp17_9_i_reg_763                                                    |   1|   0|    1|          0|
    |cmp17_i_reg_718                                                      |   1|   0|    1|          0|
    |div38_cast_i_reg_873                                                 |  11|   0|   27|         16|
    |div38_i_reg_698                                                      |  11|   0|   11|          0|
    |dst_read_reg_674                                                     |  64|   0|   64|          0|
    |grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262_ap_start_reg   |   1|   0|    1|          0|
    |grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219_ap_start_reg  |   1|   0|    1|          0|
    |icmp15_reg_733                                                       |   1|   0|    1|          0|
    |icmp18_reg_753                                                       |   1|   0|    1|          0|
    |icmp21_reg_793                                                       |   1|   0|    1|          0|
    |icmp_ln80_reg_708                                                    |   1|   0|    1|          0|
    |icmp_reg_723                                                         |   1|   0|    1|          0|
    |loopWidth_reg_690                                                    |  12|   0|   12|          0|
    |pixel_fu_172                                                         |   8|   0|    8|          0|
    |pixel_load_reg_881                                                   |   8|   0|    8|          0|
    |remainPix_reg_684                                                    |   5|   0|    5|          0|
    |sub15_i_reg_713                                                      |  12|   0|   12|          0|
    |trunc_ln1_reg_886                                                    |  59|   0|   59|          0|
    |trunc_ln90_1_reg_679                                                 |  16|   0|   16|          0|
    |y_fu_176                                                             |  16|   0|   16|          0|
    |yoffset_fu_180                                                       |  27|   0|   27|          0|
    |zext_ln77_1_reg_703                                                  |  12|   0|   32|         20|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 371|   0|  407|         36|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  PixelStream2AXIBursts|  return value|
|dst_pixels_dout            |   in|    8|     ap_fifo|             dst_pixels|       pointer|
|dst_pixels_num_data_valid  |   in|    7|     ap_fifo|             dst_pixels|       pointer|
|dst_pixels_fifo_cap        |   in|    7|     ap_fifo|             dst_pixels|       pointer|
|dst_pixels_empty_n         |   in|    1|     ap_fifo|             dst_pixels|       pointer|
|dst_pixels_read            |  out|    1|     ap_fifo|             dst_pixels|       pointer|
|width_dout                 |   in|   32|     ap_fifo|                  width|       pointer|
|width_num_data_valid       |   in|    2|     ap_fifo|                  width|       pointer|
|width_fifo_cap             |   in|    2|     ap_fifo|                  width|       pointer|
|width_empty_n              |   in|    1|     ap_fifo|                  width|       pointer|
|width_read                 |  out|    1|     ap_fifo|                  width|       pointer|
|height_dout                |   in|   32|     ap_fifo|                 height|       pointer|
|height_num_data_valid      |   in|    2|     ap_fifo|                 height|       pointer|
|height_fifo_cap            |   in|    2|     ap_fifo|                 height|       pointer|
|height_empty_n             |   in|    1|     ap_fifo|                 height|       pointer|
|height_read                |  out|    1|     ap_fifo|                 height|       pointer|
|stride_dout                |   in|   32|     ap_fifo|                 stride|       pointer|
|stride_num_data_valid      |   in|    3|     ap_fifo|                 stride|       pointer|
|stride_fifo_cap            |   in|    3|     ap_fifo|                 stride|       pointer|
|stride_empty_n             |   in|    1|     ap_fifo|                 stride|       pointer|
|stride_read                |  out|    1|     ap_fifo|                 stride|       pointer|
|m_axi_gmem1_AWVALID        |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY        |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR         |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID           |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN          |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE         |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST        |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK         |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE        |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT         |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS          |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION       |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER         |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID         |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY         |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA          |  out|  256|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB          |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST          |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID            |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER          |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID        |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY        |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR         |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID           |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN          |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE         |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST        |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK         |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE        |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT         |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS          |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION       |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER         |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID         |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY         |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA          |   in|  256|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST          |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID            |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM       |   in|    9|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER          |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP          |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID         |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY         |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP          |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID            |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER          |   in|    1|       m_axi|                  gmem1|       pointer|
|dst_dout                   |   in|   64|     ap_fifo|                    dst|       pointer|
|dst_num_data_valid         |   in|    3|     ap_fifo|                    dst|       pointer|
|dst_fifo_cap               |   in|    3|     ap_fifo|                    dst|       pointer|
|dst_empty_n                |   in|    1|     ap_fifo|                    dst|       pointer|
|dst_read                   |  out|    1|     ap_fifo|                    dst|       pointer|
+---------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%pixel = alloca i32 1"   --->   Operation 76 'alloca' 'pixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 77 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%yoffset = alloca i32 1"   --->   Operation 78 'alloca' 'yoffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.21ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dst"   --->   Operation 79 'read' 'dst_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 80 [1/1] (1.21ns)   --->   "%stride_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %stride"   --->   Operation 80 'read' 'stride_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 81 [1/1] (1.21ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %height"   --->   Operation 81 'read' 'height_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (1.21ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %width"   --->   Operation 82 'read' 'width_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (1.20ns)   --->   "%buff_V = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:74->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 83 'alloca' 'buff_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %width_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 84 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i32 %height_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 85 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%remainPix = trunc i32 %width_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 86 'trunc' 'remainPix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i16 %trunc_ln90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 87 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln77 = add i17 %zext_ln77, i17 31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 88 'add' 'add_ln77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%loopWidth = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %add_ln77, i32 5, i32 16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 89 'partselect' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%div38_i = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %stride_read, i32 5, i32 15"   --->   Operation 90 'partselect' 'div38_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln86 = store i27 0, i27 %yoffset" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 91 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln86 = store i16 0, i16 %y" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 92 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln86 = store i8 0, i8 %pixel" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 93 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_20, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_22, void @empty_2, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i12 %loopWidth" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 100 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %remainPix" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:79->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 101 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.63ns)   --->   "%icmp_ln80 = icmp_eq  i5 %remainPix, i5 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 102 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns)   --->   "%remainPix_1 = select i1 %icmp_ln80, i6 32, i6 %zext_ln79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 103 'select' 'remainPix_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.74ns)   --->   "%sub15_i = add i12 %loopWidth, i12 4095" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 104 'add' 'sub15_i' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.61ns)   --->   "%cmp17_i = icmp_ne  i6 %remainPix_1, i6 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 105 'icmp' 'cmp17_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %remainPix_1, i32 1, i32 5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 106 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.63ns)   --->   "%icmp = icmp_ne  i5 %tmp, i5 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 107 'icmp' 'icmp' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.61ns)   --->   "%cmp17_2_i = icmp_ugt  i6 %remainPix_1, i6 2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 108 'icmp' 'cmp17_2_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %remainPix_1, i32 2, i32 5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 109 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.65ns)   --->   "%icmp15 = icmp_ne  i4 %tmp_1, i4 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 110 'icmp' 'icmp15' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.61ns)   --->   "%cmp17_4_i = icmp_ugt  i6 %remainPix_1, i6 4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 111 'icmp' 'cmp17_4_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.61ns)   --->   "%cmp17_5_i = icmp_ugt  i6 %remainPix_1, i6 5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 112 'icmp' 'cmp17_5_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.61ns)   --->   "%cmp17_6_i = icmp_ugt  i6 %remainPix_1, i6 6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 113 'icmp' 'cmp17_6_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %remainPix_1, i32 3, i32 5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 114 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.49ns)   --->   "%icmp18 = icmp_ne  i3 %tmp_2, i3 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 115 'icmp' 'icmp18' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.61ns)   --->   "%cmp17_8_i = icmp_ugt  i6 %remainPix_1, i6 8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 116 'icmp' 'cmp17_8_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.61ns)   --->   "%cmp17_9_i = icmp_ugt  i6 %remainPix_1, i6 9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 117 'icmp' 'cmp17_9_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.61ns)   --->   "%cmp17_10_i = icmp_ugt  i6 %remainPix_1, i6 10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 118 'icmp' 'cmp17_10_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.61ns)   --->   "%cmp17_11_i = icmp_ugt  i6 %remainPix_1, i6 11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 119 'icmp' 'cmp17_11_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.61ns)   --->   "%cmp17_12_i = icmp_ugt  i6 %remainPix_1, i6 12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 120 'icmp' 'cmp17_12_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.61ns)   --->   "%cmp17_13_i = icmp_ugt  i6 %remainPix_1, i6 13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 121 'icmp' 'cmp17_13_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.61ns)   --->   "%cmp17_14_i = icmp_ugt  i6 %remainPix_1, i6 14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 122 'icmp' 'cmp17_14_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %remainPix_1, i32 4, i32 5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 123 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.34ns)   --->   "%icmp21 = icmp_ne  i2 %tmp_3, i2 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 124 'icmp' 'icmp21' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.61ns)   --->   "%cmp17_16_i = icmp_ugt  i6 %remainPix_1, i6 16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 125 'icmp' 'cmp17_16_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.61ns)   --->   "%cmp17_17_i = icmp_ugt  i6 %remainPix_1, i6 17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 126 'icmp' 'cmp17_17_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.61ns)   --->   "%cmp17_18_i = icmp_ugt  i6 %remainPix_1, i6 18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 127 'icmp' 'cmp17_18_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.61ns)   --->   "%cmp17_19_i = icmp_ugt  i6 %remainPix_1, i6 19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 128 'icmp' 'cmp17_19_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.61ns)   --->   "%cmp17_20_i = icmp_ugt  i6 %remainPix_1, i6 20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 129 'icmp' 'cmp17_20_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.61ns)   --->   "%cmp17_21_i = icmp_ugt  i6 %remainPix_1, i6 21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 130 'icmp' 'cmp17_21_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.61ns)   --->   "%cmp17_22_i = icmp_ugt  i6 %remainPix_1, i6 22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 131 'icmp' 'cmp17_22_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.61ns)   --->   "%cmp17_23_i = icmp_ugt  i6 %remainPix_1, i6 23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 132 'icmp' 'cmp17_23_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.61ns)   --->   "%cmp17_24_i = icmp_ugt  i6 %remainPix_1, i6 24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 133 'icmp' 'cmp17_24_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.61ns)   --->   "%cmp17_25_i = icmp_ugt  i6 %remainPix_1, i6 25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 134 'icmp' 'cmp17_25_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.61ns)   --->   "%cmp17_26_i = icmp_ugt  i6 %remainPix_1, i6 26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 135 'icmp' 'cmp17_26_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.61ns)   --->   "%cmp17_27_i = icmp_ugt  i6 %remainPix_1, i6 27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 136 'icmp' 'cmp17_27_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.61ns)   --->   "%cmp17_28_i = icmp_ugt  i6 %remainPix_1, i6 28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 137 'icmp' 'cmp17_28_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.61ns)   --->   "%cmp17_29_i = icmp_ugt  i6 %remainPix_1, i6 29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 138 'icmp' 'cmp17_29_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.61ns)   --->   "%cmp17_30_i = icmp_ugt  i6 %remainPix_1, i6 30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:80->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 139 'icmp' 'cmp17_30_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%div38_cast_i = zext i11 %div38_i"   --->   Operation 140 'zext' 'div38_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln86 = br void %pixels2bytes.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 141 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 142 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.67ns)   --->   "%icmp_ln86 = icmp_eq  i16 %y_1, i16 %trunc_ln90_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 143 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.78ns)   --->   "%y_2 = add i16 %y_1, i16 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 144 'add' 'y_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %pixels2bytes.split.i, void %PixelStream2AXIBursts.exit" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 145 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%pixel_load = load i8 %pixel"   --->   Operation 146 'load' 'pixel_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%yoffset_load = load i27 %yoffset" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 147 'load' 'yoffset_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %yoffset_load, i5 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 148 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i32 %shl_ln" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 149 'zext' 'zext_ln91' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.14ns)   --->   "%add_ln91 = add i64 %dst_read, i64 %zext_ln91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 150 'add' 'add_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 151 'wait' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln91, i32 5, i32 63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 152 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.85ns)   --->   "%add_ln107 = add i27 %div38_cast_i, i27 %yoffset_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 153 'add' 'add_ln107' <Predicate = (!icmp_ln86)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln86 = store i27 %add_ln107, i27 %yoffset" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 154 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.38>
ST_3 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln86 = store i16 %y_2, i16 %y" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 155 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.38>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 156 'ret' 'ret_ln96' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.75>
ST_4 : Operation 157 [2/2] (0.75ns)   --->   "%call_ln77 = call void @PixelStream2AXIBursts_Pipeline_pixels2bytes, i8 %pixel_load, i12 %loopWidth, i256 %buff_V, i1 %icmp_ln80, i1 %cmp17_30_i, i1 %cmp17_29_i, i1 %cmp17_28_i, i1 %cmp17_27_i, i1 %cmp17_26_i, i1 %cmp17_25_i, i1 %cmp17_24_i, i1 %cmp17_23_i, i1 %cmp17_22_i, i1 %cmp17_21_i, i1 %cmp17_20_i, i1 %cmp17_19_i, i1 %cmp17_18_i, i1 %cmp17_17_i, i1 %cmp17_16_i, i1 %icmp21, i1 %cmp17_14_i, i1 %cmp17_13_i, i1 %cmp17_12_i, i1 %cmp17_11_i, i1 %cmp17_10_i, i1 %cmp17_9_i, i1 %cmp17_8_i, i1 %icmp18, i1 %cmp17_6_i, i1 %cmp17_5_i, i1 %cmp17_4_i, i1 %icmp15, i1 %cmp17_2_i, i1 %icmp, i12 %sub15_i, i1 %cmp17_i, i8 %dst_pixels, i8 %pixel" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 157 'call' 'call_ln77' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln77 = call void @PixelStream2AXIBursts_Pipeline_pixels2bytes, i8 %pixel_load, i12 %loopWidth, i256 %buff_V, i1 %icmp_ln80, i1 %cmp17_30_i, i1 %cmp17_29_i, i1 %cmp17_28_i, i1 %cmp17_27_i, i1 %cmp17_26_i, i1 %cmp17_25_i, i1 %cmp17_24_i, i1 %cmp17_23_i, i1 %cmp17_22_i, i1 %cmp17_21_i, i1 %cmp17_20_i, i1 %cmp17_19_i, i1 %cmp17_18_i, i1 %cmp17_17_i, i1 %cmp17_16_i, i1 %icmp21, i1 %cmp17_14_i, i1 %cmp17_13_i, i1 %cmp17_12_i, i1 %cmp17_11_i, i1 %cmp17_10_i, i1 %cmp17_9_i, i1 %cmp17_8_i, i1 %icmp18, i1 %cmp17_6_i, i1 %cmp17_5_i, i1 %cmp17_4_i, i1 %icmp15, i1 %cmp17_2_i, i1 %icmp, i12 %sub15_i, i1 %cmp17_i, i8 %dst_pixels, i8 %pixel" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 158 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i59 %trunc_ln1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 159 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 160 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.43ns)   --->   "%empty_192 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i64 %gmem1_addr, i32 %zext_ln77_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 161 'writereq' 'empty_192' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 1.01>
ST_6 : Operation 162 [2/2] (1.01ns)   --->   "%call_ln102 = call void @PixelStream2AXIBursts_Pipeline_bytes2aximm, i256 %gmem1, i59 %trunc_ln1, i12 %loopWidth, i256 %buff_V" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 162 'call' 'call_ln102' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln102 = call void @PixelStream2AXIBursts_Pipeline_bytes2aximm, i256 %gmem1, i59 %trunc_ln1, i12 %loopWidth, i256 %buff_V" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 163 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 164 [68/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 164 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 165 [67/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 165 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 166 [66/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 166 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 167 [65/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 167 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 168 [64/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 168 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 169 [63/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 169 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 170 [62/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 170 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 171 [61/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 171 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 172 [60/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 172 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 173 [59/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 173 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 174 [58/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 174 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 175 [57/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 175 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 176 [56/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 176 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 177 [55/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 177 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 178 [54/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 178 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 179 [53/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 179 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 180 [52/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 180 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 181 [51/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 181 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 182 [50/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 182 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 183 [49/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 183 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 184 [48/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 184 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 185 [47/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 185 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 186 [46/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 186 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 187 [45/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 187 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 188 [44/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 188 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 189 [43/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 189 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 190 [42/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 190 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 191 [41/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 191 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 192 [40/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 192 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 193 [39/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 193 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 194 [38/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 194 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 195 [37/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 195 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 196 [36/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 196 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 197 [35/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 197 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 198 [34/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 198 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 199 [33/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 199 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 200 [32/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 200 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 201 [31/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 201 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 202 [30/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 202 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 203 [29/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 203 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 204 [28/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 204 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 205 [27/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 205 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 206 [26/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 206 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 207 [25/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 207 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 208 [24/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 208 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 209 [23/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 209 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 210 [22/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 210 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 211 [21/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 211 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 212 [20/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 212 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 213 [19/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 213 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 214 [18/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 214 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 215 [17/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 215 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 216 [16/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 216 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 217 [15/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 217 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 218 [14/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 218 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 219 [13/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 219 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 220 [12/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 220 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 221 [11/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 221 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 222 [10/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 222 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 223 [9/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 223 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 224 [8/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 224 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 225 [7/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 225 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 226 [6/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 226 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 227 [5/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 227 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 228 [4/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 228 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 229 [3/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 229 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 230 [2/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 230 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 540" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:88->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:82->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 232 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 233 [1/68] (2.43ns)   --->   "%empty_193 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %gmem1_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 233 'writeresp' 'empty_193' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln86 = br void %pixels2bytes.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 234 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_pixels]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stride]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixel                  (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111]
y                      (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111]
yoffset                (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111]
dst_read               (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
stride_read            (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
height_read            (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
width_read             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_V                 (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln90             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln90_1           (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
remainPix              (trunc            ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln77              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln77               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
loopWidth              (partselect       ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
div38_i                (partselect       ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln77_1            (zext             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln79              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln80              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
remainPix_1            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sub15_i                (add              ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_i                (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
tmp                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp                   (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_2_i              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_1                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp15                 (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_4_i              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_5_i              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_6_i              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp18                 (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_8_i              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_9_i              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_10_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_11_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_12_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_13_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_14_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_3                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp21                 (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_16_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_17_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_18_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_19_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_20_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_21_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_22_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_23_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_24_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_25_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_26_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_27_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_28_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_29_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17_30_i             (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
div38_cast_i           (zext             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln86                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
y_1                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln86              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
y_2                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
pixel_load             (load             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000]
yoffset_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln91              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln91               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (wait             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000]
add_ln107              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln96               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln77              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln102             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr             (getelementptr    ) [ 0000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_192              (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln102             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln88 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln82      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_193              (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_pixels">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_pixels"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stride">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PixelStream2AXIBursts_Pipeline_pixels2bytes"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PixelStream2AXIBursts_Pipeline_bytes2aximm"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="pixel_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="yoffset_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yoffset/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buff_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dst_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stride_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="height_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="width_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_writeresp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="256" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="3"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_192/5 empty_193/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="2"/>
<pin id="222" dir="0" index="2" bw="12" slack="3"/>
<pin id="223" dir="0" index="3" bw="256" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="1" slack="2"/>
<pin id="225" dir="0" index="5" bw="1" slack="2"/>
<pin id="226" dir="0" index="6" bw="1" slack="2"/>
<pin id="227" dir="0" index="7" bw="1" slack="2"/>
<pin id="228" dir="0" index="8" bw="1" slack="2"/>
<pin id="229" dir="0" index="9" bw="1" slack="2"/>
<pin id="230" dir="0" index="10" bw="1" slack="2"/>
<pin id="231" dir="0" index="11" bw="1" slack="2"/>
<pin id="232" dir="0" index="12" bw="1" slack="2"/>
<pin id="233" dir="0" index="13" bw="1" slack="2"/>
<pin id="234" dir="0" index="14" bw="1" slack="2"/>
<pin id="235" dir="0" index="15" bw="1" slack="2"/>
<pin id="236" dir="0" index="16" bw="1" slack="2"/>
<pin id="237" dir="0" index="17" bw="1" slack="2"/>
<pin id="238" dir="0" index="18" bw="1" slack="2"/>
<pin id="239" dir="0" index="19" bw="1" slack="2"/>
<pin id="240" dir="0" index="20" bw="1" slack="2"/>
<pin id="241" dir="0" index="21" bw="1" slack="2"/>
<pin id="242" dir="0" index="22" bw="1" slack="2"/>
<pin id="243" dir="0" index="23" bw="1" slack="2"/>
<pin id="244" dir="0" index="24" bw="1" slack="2"/>
<pin id="245" dir="0" index="25" bw="1" slack="2"/>
<pin id="246" dir="0" index="26" bw="1" slack="2"/>
<pin id="247" dir="0" index="27" bw="1" slack="2"/>
<pin id="248" dir="0" index="28" bw="1" slack="2"/>
<pin id="249" dir="0" index="29" bw="1" slack="2"/>
<pin id="250" dir="0" index="30" bw="1" slack="2"/>
<pin id="251" dir="0" index="31" bw="1" slack="2"/>
<pin id="252" dir="0" index="32" bw="1" slack="2"/>
<pin id="253" dir="0" index="33" bw="1" slack="2"/>
<pin id="254" dir="0" index="34" bw="1" slack="2"/>
<pin id="255" dir="0" index="35" bw="12" slack="2"/>
<pin id="256" dir="0" index="36" bw="1" slack="2"/>
<pin id="257" dir="0" index="37" bw="8" slack="0"/>
<pin id="258" dir="0" index="38" bw="8" slack="3"/>
<pin id="259" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="256" slack="0"/>
<pin id="265" dir="0" index="2" bw="59" slack="3"/>
<pin id="266" dir="0" index="3" bw="12" slack="5"/>
<pin id="267" dir="0" index="4" bw="256" slack="2147483647"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln90_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln90_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="remainPix_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="remainPix/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln77_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln77_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="loopWidth_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="17" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="div38_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="5" slack="0"/>
<pin id="308" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div38_i/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln86_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="27" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln86_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln86_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln77_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln79_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="1"/>
<pin id="333" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln80_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="remainPix_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="remainPix_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sub15_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub15_i/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="cmp17_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_i/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="0" index="3" bw="4" slack="0"/>
<pin id="363" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="cmp17_2_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_2_i/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="4" slack="0"/>
<pin id="385" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp15_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp15/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="cmp17_4_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_4_i/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="cmp17_5_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_5_i/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="cmp17_6_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="6" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_6_i/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="4" slack="0"/>
<pin id="419" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp18_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="3" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp18/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="cmp17_8_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_8_i/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="cmp17_9_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_9_i/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="cmp17_10_i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_10_i/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="cmp17_11_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_11_i/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="cmp17_12_i_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_12_i/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="cmp17_13_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_13_i/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="cmp17_14_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_14_i/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="0" index="3" bw="4" slack="0"/>
<pin id="477" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp21_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp21/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="cmp17_16_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="0" index="1" bw="6" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_16_i/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="cmp17_17_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_17_i/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="cmp17_18_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="6" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_18_i/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="cmp17_19_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="6" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_19_i/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="cmp17_20_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_20_i/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="cmp17_21_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_21_i/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="cmp17_22_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="6" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_22_i/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="cmp17_23_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_23_i/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="cmp17_24_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="6" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_24_i/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="cmp17_25_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_25_i/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="cmp17_26_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_26_i/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="cmp17_27_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_27_i/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="cmp17_28_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="6" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_28_i/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="cmp17_29_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_29_i/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="cmp17_30_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_30_i/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="div38_cast_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="1"/>
<pin id="580" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div38_cast_i/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="y_1_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="2"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln86_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="2"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="y_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="pixel_load_load_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="2"/>
<pin id="597" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_load/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="yoffset_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="27" slack="2"/>
<pin id="600" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yoffset_load/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="shl_ln_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="27" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln91_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln91_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="2"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="59" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="59" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln107_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="1"/>
<pin id="630" dir="0" index="1" bw="27" slack="0"/>
<pin id="631" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln86_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="27" slack="0"/>
<pin id="635" dir="0" index="1" bw="27" slack="2"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln86_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="2"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln102_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="59" slack="2"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="gmem1_addr_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/5 "/>
</bind>
</comp>

<comp id="653" class="1005" name="pixel_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixel "/>
</bind>
</comp>

<comp id="660" class="1005" name="y_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="667" class="1005" name="yoffset_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="27" slack="0"/>
<pin id="669" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="yoffset "/>
</bind>
</comp>

<comp id="674" class="1005" name="dst_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="2"/>
<pin id="676" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dst_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="trunc_ln90_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="2"/>
<pin id="681" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln90_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="remainPix_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="remainPix "/>
</bind>
</comp>

<comp id="690" class="1005" name="loopWidth_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="1"/>
<pin id="692" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="698" class="1005" name="div38_i_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="1"/>
<pin id="700" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="div38_i "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln77_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="3"/>
<pin id="705" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln80_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="2"/>
<pin id="710" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="713" class="1005" name="sub15_i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="2"/>
<pin id="715" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub15_i "/>
</bind>
</comp>

<comp id="718" class="1005" name="cmp17_i_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="2"/>
<pin id="720" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_i "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="728" class="1005" name="cmp17_2_i_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="2"/>
<pin id="730" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_2_i "/>
</bind>
</comp>

<comp id="733" class="1005" name="icmp15_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="2"/>
<pin id="735" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp15 "/>
</bind>
</comp>

<comp id="738" class="1005" name="cmp17_4_i_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="2"/>
<pin id="740" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_4_i "/>
</bind>
</comp>

<comp id="743" class="1005" name="cmp17_5_i_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="2"/>
<pin id="745" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_5_i "/>
</bind>
</comp>

<comp id="748" class="1005" name="cmp17_6_i_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="2"/>
<pin id="750" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_6_i "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp18_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="2"/>
<pin id="755" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp18 "/>
</bind>
</comp>

<comp id="758" class="1005" name="cmp17_8_i_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="2"/>
<pin id="760" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_8_i "/>
</bind>
</comp>

<comp id="763" class="1005" name="cmp17_9_i_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="2"/>
<pin id="765" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_9_i "/>
</bind>
</comp>

<comp id="768" class="1005" name="cmp17_10_i_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="2"/>
<pin id="770" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_10_i "/>
</bind>
</comp>

<comp id="773" class="1005" name="cmp17_11_i_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="2"/>
<pin id="775" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_11_i "/>
</bind>
</comp>

<comp id="778" class="1005" name="cmp17_12_i_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="2"/>
<pin id="780" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_12_i "/>
</bind>
</comp>

<comp id="783" class="1005" name="cmp17_13_i_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="2"/>
<pin id="785" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_13_i "/>
</bind>
</comp>

<comp id="788" class="1005" name="cmp17_14_i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_14_i "/>
</bind>
</comp>

<comp id="793" class="1005" name="icmp21_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="2"/>
<pin id="795" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp21 "/>
</bind>
</comp>

<comp id="798" class="1005" name="cmp17_16_i_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="2"/>
<pin id="800" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_16_i "/>
</bind>
</comp>

<comp id="803" class="1005" name="cmp17_17_i_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="2"/>
<pin id="805" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_17_i "/>
</bind>
</comp>

<comp id="808" class="1005" name="cmp17_18_i_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="2"/>
<pin id="810" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_18_i "/>
</bind>
</comp>

<comp id="813" class="1005" name="cmp17_19_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="2"/>
<pin id="815" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_19_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="cmp17_20_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="2"/>
<pin id="820" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_20_i "/>
</bind>
</comp>

<comp id="823" class="1005" name="cmp17_21_i_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="2"/>
<pin id="825" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_21_i "/>
</bind>
</comp>

<comp id="828" class="1005" name="cmp17_22_i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="2"/>
<pin id="830" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_22_i "/>
</bind>
</comp>

<comp id="833" class="1005" name="cmp17_23_i_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="2"/>
<pin id="835" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_23_i "/>
</bind>
</comp>

<comp id="838" class="1005" name="cmp17_24_i_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="2"/>
<pin id="840" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_24_i "/>
</bind>
</comp>

<comp id="843" class="1005" name="cmp17_25_i_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="2"/>
<pin id="845" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_25_i "/>
</bind>
</comp>

<comp id="848" class="1005" name="cmp17_26_i_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_26_i "/>
</bind>
</comp>

<comp id="853" class="1005" name="cmp17_27_i_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="2"/>
<pin id="855" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_27_i "/>
</bind>
</comp>

<comp id="858" class="1005" name="cmp17_28_i_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="2"/>
<pin id="860" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_28_i "/>
</bind>
</comp>

<comp id="863" class="1005" name="cmp17_29_i_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="2"/>
<pin id="865" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_29_i "/>
</bind>
</comp>

<comp id="868" class="1005" name="cmp17_30_i_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="2"/>
<pin id="870" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_30_i "/>
</bind>
</comp>

<comp id="873" class="1005" name="div38_cast_i_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="27" slack="1"/>
<pin id="875" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="div38_cast_i "/>
</bind>
</comp>

<comp id="881" class="1005" name="pixel_load_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="2"/>
<pin id="883" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixel_load "/>
</bind>
</comp>

<comp id="886" class="1005" name="trunc_ln1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="59" slack="2"/>
<pin id="888" dir="1" index="1" bw="59" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="gmem1_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="256" slack="3"/>
<pin id="894" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="154" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="158" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="260"><net_src comp="152" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="219" pin=37"/></net>

<net id="269"><net_src comp="156" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="206" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="200" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="206" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="194" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="331" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="339" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="339" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="372"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="339" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="339" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="339" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="339" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="82" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="339" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="339" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="24" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="428"><net_src comp="414" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="339" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="339" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="94" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="339" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="339" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="339" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="100" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="339" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="102" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="339" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="104" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="106" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="339" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="24" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="486"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="110" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="339" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="112" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="339" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="114" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="339" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="116" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="339" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="118" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="339" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="120" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="339" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="122" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="339" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="124" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="339" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="126" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="339" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="128" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="339" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="130" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="339" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="132" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="339" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="134" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="339" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="136" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="339" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="138" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="339" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="140" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="581" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="142" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="606"><net_src comp="144" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="64" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="148" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="24" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="150" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="632"><net_src comp="598" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="589" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="650"><net_src comp="8" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="646" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="656"><net_src comp="172" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="219" pin=38"/></net>

<net id="663"><net_src comp="176" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="670"><net_src comp="180" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="677"><net_src comp="188" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="682"><net_src comp="275" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="687"><net_src comp="279" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="693"><net_src comp="293" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="701"><net_src comp="303" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="706"><net_src comp="328" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="711"><net_src comp="334" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="716"><net_src comp="347" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="219" pin=35"/></net>

<net id="721"><net_src comp="352" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="219" pin=36"/></net>

<net id="726"><net_src comp="368" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="219" pin=34"/></net>

<net id="731"><net_src comp="374" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="219" pin=33"/></net>

<net id="736"><net_src comp="390" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="219" pin=32"/></net>

<net id="741"><net_src comp="396" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="219" pin=31"/></net>

<net id="746"><net_src comp="402" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="219" pin=30"/></net>

<net id="751"><net_src comp="408" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="219" pin=29"/></net>

<net id="756"><net_src comp="424" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="219" pin=28"/></net>

<net id="761"><net_src comp="430" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="219" pin=27"/></net>

<net id="766"><net_src comp="436" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="219" pin=26"/></net>

<net id="771"><net_src comp="442" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="219" pin=25"/></net>

<net id="776"><net_src comp="448" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="219" pin=24"/></net>

<net id="781"><net_src comp="454" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="219" pin=23"/></net>

<net id="786"><net_src comp="460" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="219" pin=22"/></net>

<net id="791"><net_src comp="466" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="219" pin=21"/></net>

<net id="796"><net_src comp="482" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="219" pin=20"/></net>

<net id="801"><net_src comp="488" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="219" pin=19"/></net>

<net id="806"><net_src comp="494" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="219" pin=18"/></net>

<net id="811"><net_src comp="500" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="219" pin=17"/></net>

<net id="816"><net_src comp="506" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="219" pin=16"/></net>

<net id="821"><net_src comp="512" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="219" pin=15"/></net>

<net id="826"><net_src comp="518" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="219" pin=14"/></net>

<net id="831"><net_src comp="524" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="219" pin=13"/></net>

<net id="836"><net_src comp="530" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="219" pin=12"/></net>

<net id="841"><net_src comp="536" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="219" pin=11"/></net>

<net id="846"><net_src comp="542" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="219" pin=10"/></net>

<net id="851"><net_src comp="548" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="219" pin=9"/></net>

<net id="856"><net_src comp="554" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="219" pin=8"/></net>

<net id="861"><net_src comp="560" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="219" pin=7"/></net>

<net id="866"><net_src comp="566" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="219" pin=6"/></net>

<net id="871"><net_src comp="572" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="219" pin=5"/></net>

<net id="876"><net_src comp="578" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="884"><net_src comp="595" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="889"><net_src comp="618" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="895"><net_src comp="646" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="212" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
 - Input state : 
	Port: PixelStream2AXIBursts : dst_pixels | {4 5 }
	Port: PixelStream2AXIBursts : width | {1 }
	Port: PixelStream2AXIBursts : height | {1 }
	Port: PixelStream2AXIBursts : stride | {1 }
	Port: PixelStream2AXIBursts : gmem1 | {}
	Port: PixelStream2AXIBursts : dst | {1 }
  - Chain level:
	State 1
		zext_ln77 : 1
		add_ln77 : 2
		loopWidth : 3
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
	State 2
		remainPix_1 : 1
		cmp17_i : 2
		tmp : 2
		icmp : 3
		cmp17_2_i : 2
		tmp_1 : 2
		icmp15 : 3
		cmp17_4_i : 2
		cmp17_5_i : 2
		cmp17_6_i : 2
		tmp_2 : 2
		icmp18 : 3
		cmp17_8_i : 2
		cmp17_9_i : 2
		cmp17_10_i : 2
		cmp17_11_i : 2
		cmp17_12_i : 2
		cmp17_13_i : 2
		cmp17_14_i : 2
		tmp_3 : 2
		icmp21 : 3
		cmp17_16_i : 2
		cmp17_17_i : 2
		cmp17_18_i : 2
		cmp17_19_i : 2
		cmp17_20_i : 2
		cmp17_21_i : 2
		cmp17_22_i : 2
		cmp17_23_i : 2
		cmp17_24_i : 2
		cmp17_25_i : 2
		cmp17_26_i : 2
		cmp17_27_i : 2
		cmp17_28_i : 2
		cmp17_29_i : 2
		cmp17_30_i : 2
	State 3
		icmp_ln86 : 1
		y_2 : 1
		br_ln86 : 2
		shl_ln : 1
		zext_ln91 : 2
		add_ln91 : 3
		trunc_ln1 : 4
		add_ln107 : 1
		store_ln86 : 2
		store_ln86 : 2
	State 4
	State 5
		gmem1_addr : 1
		empty_192 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   call   | grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219 |    0    |   393   |   107   |
|          |  grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262 |  0.387  |   595   |    40   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                    icmp_ln80_fu_334                    |    0    |    0    |    9    |
|          |                     cmp17_i_fu_352                     |    0    |    0    |    10   |
|          |                       icmp_fu_368                      |    0    |    0    |    9    |
|          |                    cmp17_2_i_fu_374                    |    0    |    0    |    10   |
|          |                      icmp15_fu_390                     |    0    |    0    |    9    |
|          |                    cmp17_4_i_fu_396                    |    0    |    0    |    10   |
|          |                    cmp17_5_i_fu_402                    |    0    |    0    |    10   |
|          |                    cmp17_6_i_fu_408                    |    0    |    0    |    10   |
|          |                      icmp18_fu_424                     |    0    |    0    |    8    |
|          |                    cmp17_8_i_fu_430                    |    0    |    0    |    10   |
|          |                    cmp17_9_i_fu_436                    |    0    |    0    |    10   |
|          |                    cmp17_10_i_fu_442                   |    0    |    0    |    10   |
|          |                    cmp17_11_i_fu_448                   |    0    |    0    |    10   |
|          |                    cmp17_12_i_fu_454                   |    0    |    0    |    10   |
|          |                    cmp17_13_i_fu_460                   |    0    |    0    |    10   |
|          |                    cmp17_14_i_fu_466                   |    0    |    0    |    10   |
|   icmp   |                      icmp21_fu_482                     |    0    |    0    |    8    |
|          |                    cmp17_16_i_fu_488                   |    0    |    0    |    10   |
|          |                    cmp17_17_i_fu_494                   |    0    |    0    |    10   |
|          |                    cmp17_18_i_fu_500                   |    0    |    0    |    10   |
|          |                    cmp17_19_i_fu_506                   |    0    |    0    |    10   |
|          |                    cmp17_20_i_fu_512                   |    0    |    0    |    10   |
|          |                    cmp17_21_i_fu_518                   |    0    |    0    |    10   |
|          |                    cmp17_22_i_fu_524                   |    0    |    0    |    10   |
|          |                    cmp17_23_i_fu_530                   |    0    |    0    |    10   |
|          |                    cmp17_24_i_fu_536                   |    0    |    0    |    10   |
|          |                    cmp17_25_i_fu_542                   |    0    |    0    |    10   |
|          |                    cmp17_26_i_fu_548                   |    0    |    0    |    10   |
|          |                    cmp17_27_i_fu_554                   |    0    |    0    |    10   |
|          |                    cmp17_28_i_fu_560                   |    0    |    0    |    10   |
|          |                    cmp17_29_i_fu_566                   |    0    |    0    |    10   |
|          |                    cmp17_30_i_fu_572                   |    0    |    0    |    10   |
|          |                    icmp_ln86_fu_584                    |    0    |    0    |    13   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                     add_ln77_fu_287                    |    0    |    0    |    23   |
|          |                     sub15_i_fu_347                     |    0    |    0    |    19   |
|    add   |                       y_2_fu_589                       |    0    |    0    |    23   |
|          |                     add_ln91_fu_613                    |    0    |    0    |    71   |
|          |                    add_ln107_fu_628                    |    0    |    0    |    34   |
|----------|--------------------------------------------------------|---------|---------|---------|
|  select  |                   remainPix_1_fu_339                   |    0    |    0    |    6    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                  dst_read_read_fu_188                  |    0    |    0    |    0    |
|   read   |                 stride_read_read_fu_194                |    0    |    0    |    0    |
|          |                 height_read_read_fu_200                |    0    |    0    |    0    |
|          |                 width_read_read_fu_206                 |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_212                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                    trunc_ln90_fu_271                   |    0    |    0    |    0    |
|   trunc  |                   trunc_ln90_1_fu_275                  |    0    |    0    |    0    |
|          |                    remainPix_fu_279                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                    zext_ln77_fu_283                    |    0    |    0    |    0    |
|          |                   zext_ln77_1_fu_328                   |    0    |    0    |    0    |
|   zext   |                    zext_ln79_fu_331                    |    0    |    0    |    0    |
|          |                   div38_cast_i_fu_578                  |    0    |    0    |    0    |
|          |                    zext_ln91_fu_609                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                    loopWidth_fu_293                    |    0    |    0    |    0    |
|          |                     div38_i_fu_303                     |    0    |    0    |    0    |
|          |                       tmp_fu_358                       |    0    |    0    |    0    |
|partselect|                      tmp_1_fu_380                      |    0    |    0    |    0    |
|          |                      tmp_2_fu_414                      |    0    |    0    |    0    |
|          |                      tmp_3_fu_472                      |    0    |    0    |    0    |
|          |                    trunc_ln1_fu_618                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      shl_ln_fu_601                     |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   sext   |                    sext_ln102_fu_643                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        |  0.387  |   988   |   649   |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|buff_V|    8   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    8   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| cmp17_10_i_reg_768 |    1   |
| cmp17_11_i_reg_773 |    1   |
| cmp17_12_i_reg_778 |    1   |
| cmp17_13_i_reg_783 |    1   |
| cmp17_14_i_reg_788 |    1   |
| cmp17_16_i_reg_798 |    1   |
| cmp17_17_i_reg_803 |    1   |
| cmp17_18_i_reg_808 |    1   |
| cmp17_19_i_reg_813 |    1   |
| cmp17_20_i_reg_818 |    1   |
| cmp17_21_i_reg_823 |    1   |
| cmp17_22_i_reg_828 |    1   |
| cmp17_23_i_reg_833 |    1   |
| cmp17_24_i_reg_838 |    1   |
| cmp17_25_i_reg_843 |    1   |
| cmp17_26_i_reg_848 |    1   |
| cmp17_27_i_reg_853 |    1   |
| cmp17_28_i_reg_858 |    1   |
| cmp17_29_i_reg_863 |    1   |
|  cmp17_2_i_reg_728 |    1   |
| cmp17_30_i_reg_868 |    1   |
|  cmp17_4_i_reg_738 |    1   |
|  cmp17_5_i_reg_743 |    1   |
|  cmp17_6_i_reg_748 |    1   |
|  cmp17_8_i_reg_758 |    1   |
|  cmp17_9_i_reg_763 |    1   |
|   cmp17_i_reg_718  |    1   |
|div38_cast_i_reg_873|   27   |
|   div38_i_reg_698  |   11   |
|  dst_read_reg_674  |   64   |
| gmem1_addr_reg_892 |   256  |
|   icmp15_reg_733   |    1   |
|   icmp18_reg_753   |    1   |
|   icmp21_reg_793   |    1   |
|  icmp_ln80_reg_708 |    1   |
|    icmp_reg_723    |    1   |
|  loopWidth_reg_690 |   12   |
| pixel_load_reg_881 |    8   |
|    pixel_reg_653   |    8   |
|  remainPix_reg_684 |    5   |
|   sub15_i_reg_713  |   12   |
|  trunc_ln1_reg_886 |   59   |
|trunc_ln90_1_reg_679|   16   |
|      y_reg_660     |   16   |
|   yoffset_reg_667  |   27   |
| zext_ln77_1_reg_703|   32   |
+--------------------+--------+
|        Total       |   585  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_212 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_212 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   514  ||  0.774  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   988  |   649  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   585  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    1   |  1573  |   658  |    0   |
+-----------+--------+--------+--------+--------+--------+
