-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

-- DATE "12/12/2014 09:35:21"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	LT24_Controller IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	GPIO_0_D : OUT std_logic_vector(23 TO 33);
	CLOCK : IN std_logic;
	KEY_n : IN std_logic_vector(0 DOWNTO 0);
	GPIO_1_D23 : OUT std_logic;
	GPIO_1_D10 : OUT std_logic;
	GPIO_1_D33 : OUT std_logic;
	GPIO_1_D31 : OUT std_logic;
	GPIO_1_D8 : OUT std_logic;
	GPIO_1_D9 : OUT std_logic;
	GPIO_1_D11 : INOUT std_logic;
	GPIO_1_D3 : INOUT std_logic;
	GPIO_1_D4 : INOUT std_logic;
	GPIO_1_D5 : INOUT std_logic;
	GPIO_1_D6 : INOUT std_logic;
	GPIO_1_D12 : INOUT std_logic;
	GPIO_1_D13 : INOUT std_logic;
	GPIO_1_D14 : INOUT std_logic;
	GPIO_1_D15 : INOUT std_logic;
	GPIO_1_D16 : INOUT std_logic;
	GPIO_1_D17 : INOUT std_logic;
	GPIO_1_D18 : INOUT std_logic;
	GPIO_1_D19 : INOUT std_logic;
	GPIO_1_D20 : INOUT std_logic;
	GPIO_1_D21 : INOUT std_logic;
	GPIO_1_D22 : INOUT std_logic
	);
END LT24_Controller;

-- Design Ports Information
-- GPIO_0_D[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_0_D[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D23	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D10	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D33	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D31	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D8	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D9	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D11	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D3	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D4	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D5	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D6	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D12	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D13	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D14	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D15	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D16	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D17	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D18	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D19	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D20	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D21	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO_1_D22	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CLOCK	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- KEY_n[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF LT24_Controller IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_GPIO_0_D : std_logic_vector(23 TO 33);
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_KEY_n : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_GPIO_1_D23 : std_logic;
SIGNAL ww_GPIO_1_D10 : std_logic;
SIGNAL ww_GPIO_1_D33 : std_logic;
SIGNAL ww_GPIO_1_D31 : std_logic;
SIGNAL ww_GPIO_1_D8 : std_logic;
SIGNAL ww_GPIO_1_D9 : std_logic;
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \GPIO_1_D11~input_o\ : std_logic;
SIGNAL \GPIO_1_D3~input_o\ : std_logic;
SIGNAL \GPIO_1_D4~input_o\ : std_logic;
SIGNAL \GPIO_1_D5~input_o\ : std_logic;
SIGNAL \GPIO_1_D6~input_o\ : std_logic;
SIGNAL \GPIO_1_D12~input_o\ : std_logic;
SIGNAL \GPIO_1_D13~input_o\ : std_logic;
SIGNAL \GPIO_1_D14~input_o\ : std_logic;
SIGNAL \GPIO_1_D15~input_o\ : std_logic;
SIGNAL \GPIO_1_D16~input_o\ : std_logic;
SIGNAL \GPIO_1_D17~input_o\ : std_logic;
SIGNAL \GPIO_1_D18~input_o\ : std_logic;
SIGNAL \GPIO_1_D19~input_o\ : std_logic;
SIGNAL \GPIO_1_D20~input_o\ : std_logic;
SIGNAL \GPIO_1_D21~input_o\ : std_logic;
SIGNAL \GPIO_1_D22~input_o\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \KEY_n[0]~input_o\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[12]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_active~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add5~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[16]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_logic~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_shift_rot~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_shift_rot~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_op_rsvx55~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_mul_lsw~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_issue~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_issue~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_valid~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_valid_from_D~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_b_not_src~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[15]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_or_div_done~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_fill_bit~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_wr_dst_reg~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[10]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[4]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_subtract~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_subtract~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_subtract~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|src_data[92]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~1_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[3]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[3]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[8]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[2]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[2]~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[38]~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[10]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_ld~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal132~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal132~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_op_eret~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_valid_from_E~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_st~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_st~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[40]~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[12]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[13]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[41]~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[5]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_sel_fill3~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~2\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[3]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[5]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[5]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[7]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_M~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[28]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_M~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[29]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[30]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_M~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_M~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[7]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[7]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[7]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[1]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[0]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[1]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[3]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~4\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~6\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[13]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[13]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[15]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[15]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[15]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[15]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[10]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[11]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[9]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[8]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[9]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[11]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[31]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[29]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[31]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[26]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[27]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[25]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[24]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[25]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[27]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[20]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[21]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[23]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[19]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[19]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[19]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[31]~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[31]~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_rot~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_pass3~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[24]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[24]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[24]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[24]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[25]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_M~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_M~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[26]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_M~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_M~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[24]~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[43]~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~26_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[44]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[45]~8_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[9]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[9]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal183~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[10]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[10]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[10]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[7]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[5]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[8]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[10]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[10]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[10]~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[46]~9_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[11]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[47]~10_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[12]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[12]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[12]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[17]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[11]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[11]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[12]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[10]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[12]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[12]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[48]~11_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~37\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[13]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[13]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[13]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[11]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[13]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[13]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[13]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[49]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[25]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[25]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[25]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[25]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[25]~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~85_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[14]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~16_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[27]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[27]~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[27]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[27]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[27]~27_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[30]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[14]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[30]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[30]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[30]~36_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[31]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[31]~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[31]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[31]~39_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[16]~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[18]~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[17]~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[14]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~51_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~49_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[24]~17_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[24]~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[25]~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[25]~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[26]~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[26]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[21]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_wr_dst_reg~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[30]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2[31]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2[31]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[30]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[30]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[29]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[29]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[28]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[28]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[27]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[27]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[26]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[26]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[25]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[25]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[24]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[24]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[23]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[23]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[22]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[21]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[20]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[20]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[19]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~32_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~33_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[30]~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[30]~31_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~34_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[31]~32_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[31]~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[9]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[19]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[18]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[17]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[16]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[15]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[14]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2[31]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[31]~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[31]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[16]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[17]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[18]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[19]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[20]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[5]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[21]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[22]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[7]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[23]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[24]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[25]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[26]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[27]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[28]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[29]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[30]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2_nxt[31]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[0]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_d1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_d2~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_d2~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_stall_d3~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[0]~33\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[1]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[1]~35\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[2]~37\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[3]~39\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[4]~41\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[5]~43\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[6]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[6]~45\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[7]~47\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[8]~49\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[9]~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[9]~51\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[10]~53\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[11]~55\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[12]~57\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[13]~59\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[14]~60_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[14]~61\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[15]~62_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[15]~63\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[16]~64_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[16]~65\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[17]~66_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[17]~67\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[18]~69\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[19]~71\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[20]~73\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[21]~74_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[21]~75\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[22]~76_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[22]~77\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[23]~79\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[24]~81\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[25]~82_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[25]~83\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[26]~85\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[27]~87\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[28]~88_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[28]~89\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[29]~90_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[29]~91\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[30]~92_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[30]~93\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[31]~94_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[9]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[9]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[9]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[7]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[9]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[9]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[30]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[30]~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[30]~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[6]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[6]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[2]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[2]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[14]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[14]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[10]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[8]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[10]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[30]~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[30]~49_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[30]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[31]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[1]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[13]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[9]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[29]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[29]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[21]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[17]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[29]~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[29]~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[29]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[29]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[29]~49_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[29]~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~38_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~32_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[6]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[6]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[4]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[6]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[6]~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[42]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_sign_bit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_sign_bit~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_sign_bit~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[28]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[28]~51_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[28]~52_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[12]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[8]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[4]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[28]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[26]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[28]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[22]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[24]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[24]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[20]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[18]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[20]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[16]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[16]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[28]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[28]~51_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[4]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[14]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[27]~86_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[27]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[27]~53_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[27]~54_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[27]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[27]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[27]~52_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[3]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[27]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[26]~84_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[26]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[22]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[18]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[26]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[26]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[26]~53_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[26]~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[26]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[26]~55_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[26]~56_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[5]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[5]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[3]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[5]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[5]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[15]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[13]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_break~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_exception~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_crst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[12]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[12]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[12]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~7\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[13]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[13]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[15]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[15]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[14]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[14]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[14]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~1_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~3_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~5_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~7_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~9_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~11_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~13_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~15_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~17_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~19_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~21_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~23_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~25_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~27_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~29_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~1_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~3_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~5_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~7_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~9_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~11_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~13_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~15_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~17_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~19_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~21_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~23_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~25_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~27_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~29_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|match_single_combinatorial~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~52_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~53_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~83_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~84_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~52_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit0~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto1_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto0_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[25]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[25]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[25]~54_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[1]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[25]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[25]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[25]~57_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[25]~58_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[24]~80_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte3_data[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[24]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[24]~59_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[24]~60_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[24]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[24]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[24]~55_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_mask[0]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut3[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[24]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[18]~68_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[18]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[18]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[18]~71_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[18]~72_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~60_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[18]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[18]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[18]~61_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_sel_fill2~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_pass2~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[23]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[23]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[25]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[17]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[17]~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[17]~62_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[17]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[17]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[17]~73_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[17]~74_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~62_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[27]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[28]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[30]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[30]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[30]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[14]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_sel_fill1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[14]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_pass1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~30_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_fill_bit~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[13]~58_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[5]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[13]~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[13]~14_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[10]~52_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[10]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[10]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[29]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[29]~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[29]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[29]~33_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[29]~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[29]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[20]~72_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[20]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[20]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[20]~59_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[20]~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[20]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[20]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[20]~67_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[20]~68_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~56_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[20]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[20]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[7]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[1]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[1]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[1]~43_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[1]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ld_align_sh16~combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[1]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[9]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[9]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[11]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data[39]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_sel_fill0~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[22]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[22]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[6]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[6]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_pass0~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[1]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[3]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[3]~36_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[28]~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[28]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[7]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[23]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[23]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[7]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[19]~70_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[19]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[19]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[19]~60_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[19]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[19]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[19]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[19]~69_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[19]~70_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~58_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[19]~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[19]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[6]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[0]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[0]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_rot_prestep1[0]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2[0]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[16]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[16]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[16]~63_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[16]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[16]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[16]~75_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[16]~76_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~64_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[23]~78_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[23]~56_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[23]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[23]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[23]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[23]~61_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[23]~62_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~50_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[23]~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[23]~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[23]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[26]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[26]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[26]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[26]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[26]~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[27]~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[27]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[22]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[22]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[22]~63_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[22]~64_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~52_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[22]~57_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[22]~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[22]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[8]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[8]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[20]~30_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[3]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[5]~42_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[21]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[5]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[5]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[12]~56_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[12]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[4]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[12]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[12]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[10]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[10]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|src_channel~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[18]~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[27]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_W~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_W~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_W~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_W~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[21]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_arith_src2[21]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[21]~65_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[21]~66_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[21]~58_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut2[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~54_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[21]~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[21]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[24]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[8]~48_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[8]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[0]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[8]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[8]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[8]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[8]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[8]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[6]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[8]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[8]~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal3~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal3~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[17]~34_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[1]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[2]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[2]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[3]~38_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[3]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_imm[3]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[3]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~8\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add12~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[1]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[1]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[4]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[4]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[4]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[28]~44_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[28]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_st_data[28]~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~28_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[15]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[7]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[15]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[15]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_stw_data[15]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[15]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[22]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_result[11]~54_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut1[3]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[11]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[11]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[11]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[11]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[9]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[11]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[11]~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_req~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[14]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_cmp~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_cmp~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_cmp~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_cmp~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_wrctl_inst_nxt~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ienable_reg_irq0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ienable_reg_irq0~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ipending_reg_irq0~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_bstatus~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_bstatus_reg_pie~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_estatus~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_estatus_reg_pie~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_op_rdctl~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot_lut0[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_rot[0]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~26_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~62\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[15]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[7]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[19]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~24_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~25_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_iw[17]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~26_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[11]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_nxt[11]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal3~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[15]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[4]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[2]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[4]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[4]~39_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[2]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[11]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[11]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[12]~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[16]~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_ld~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_ld~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|d_read_nxt~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|d_read~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[10]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~22_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_jmp_indirect~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~18_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~20_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~17_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[23]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_W~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_W~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_W~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_W~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_prelim[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[8]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~93\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[9]~36_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[3]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[7]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[7]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[7]~33_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[13]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[13]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_hbreak_req~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_iw[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[11]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal107~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_kill~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_kill~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_kill~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~34_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~35_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~36_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_initial_offset[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[5]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_op_rdctl~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_jmp_indirect~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_E~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_E~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_E~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src2_hazard_M~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_data[14]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[6]~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_extra_pc[0]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~32_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~33_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal4~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ctrl_br~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~37_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~38_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~39_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wren~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_crst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal159~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_valid~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_valid~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_inst_ram_hit~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_valid~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_ctrl_crst~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_inst_ram_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Equal155~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_inst_ram_hit~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_inst_ram_hit~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_iw_valid~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][90]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|d_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_stall~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|d_write_nxt~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|d_write~q\ : std_logic;
SIGNAL \inst|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~9_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~11_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal2~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add6~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|i_read_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|i_read~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_st_stall~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ld_stall~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_shift_rot_stall~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_stall~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_stall~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|W_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_ctrl_break~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_iw[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_enabled~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_iw[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_iw[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_enabled~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_enabled~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|hbreak_enabled~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[31]~19_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_E~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_E~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_E~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_hazard_M~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~1_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~3_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~5_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~7_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~9_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~11_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~13_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~15_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~17_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~19_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~21_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~23_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~25_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~27_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~29_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~31_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~33_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~35_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~37_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~39_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~41_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~43_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~45_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~47_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~49_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~51_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~53_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~55_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~57_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~59_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~61_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~63_cout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add13~64_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_br_result~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wrctl_status~combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_status_reg_pie~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_iw[4]~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|F_iw[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_wr_dst_reg~13_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_wr_dst_reg~14_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_wr_dst_reg~15_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|D_wr_dst_reg~16_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_src1[2]~10_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[2]~41_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[2]~40_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|E_alu_result[2]~42_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3_combout\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(105 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(105 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_data\ : std_logic_vector(105 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|src_payload\ : std_logic_vector(111 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_shift_rot_cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|F_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_src2_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_tag\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_src1_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|D_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_rot_prestep2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_pipe_flush_waddr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_src2_imm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|av_ld_data_aligned_or_div\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_mul_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|W_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|E_extra_pc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|D_pc_plus_one\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\ : std_logic_vector(77 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\ : std_logic_vector(77 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(105 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_data\ : std_logic_vector(105 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\ : std_logic;
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst|nios2_qsys_0|ALT_INV_E_iw\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_wrx_reg~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Slave_inst|ALT_INV_lcd_reset_n~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_dcx_reg~q\ : std_logic;
SIGNAL \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_csx_reg~q\ : std_logic;
SIGNAL \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
GPIO_0_D <= ww_GPIO_0_D;
ww_CLOCK <= CLOCK;
ww_KEY_n <= KEY_n;
GPIO_1_D23 <= ww_GPIO_1_D23;
GPIO_1_D10 <= ww_GPIO_1_D10;
GPIO_1_D33 <= ww_GPIO_1_D33;
GPIO_1_D31 <= ww_GPIO_1_D31;
GPIO_1_D8 <= ww_GPIO_1_D8;
GPIO_1_D9 <= ww_GPIO_1_D9;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(32);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(32);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & \inst|nios2_qsys_0|ic_fill_valid_bits\(7) & \inst|nios2_qsys_0|ic_fill_valid_bits\(6) & \inst|nios2_qsys_0|ic_fill_valid_bits\(5) & \inst|nios2_qsys_0|ic_fill_valid_bits\(4) & \inst|nios2_qsys_0|ic_fill_valid_bits\(3) & 
\inst|nios2_qsys_0|ic_fill_valid_bits\(2) & \inst|nios2_qsys_0|ic_fill_valid_bits\(1) & \inst|nios2_qsys_0|ic_fill_valid_bits\(0) & \inst|nios2_qsys_0|ic_fill_tag\(3) & \inst|nios2_qsys_0|ic_fill_tag\(2) & \inst|nios2_qsys_0|ic_fill_tag\(1) & 
\inst|nios2_qsys_0|ic_fill_tag\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|ic_tag_wraddress\(6) & \inst|nios2_qsys_0|ic_tag_wraddress\(5) & \inst|nios2_qsys_0|ic_tag_wraddress\(4) & 
\inst|nios2_qsys_0|ic_tag_wraddress\(3) & \inst|nios2_qsys_0|ic_tag_wraddress\(2) & \inst|nios2_qsys_0|ic_tag_wraddress\(1) & \inst|nios2_qsys_0|ic_tag_wraddress\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|M_dst_regnum\(4) & \inst|nios2_qsys_0|M_dst_regnum\(3) & \inst|nios2_qsys_0|M_dst_regnum\(2) & 
\inst|nios2_qsys_0|M_dst_regnum\(1) & \inst|nios2_qsys_0|M_dst_regnum\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(26) & 
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(25) & \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(24) & 
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(23) & \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(22));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\ & 
\inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\ & \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|M_dst_regnum\(4) & \inst|nios2_qsys_0|M_dst_regnum\(3) & \inst|nios2_qsys_0|M_dst_regnum\(2) & 
\inst|nios2_qsys_0|M_dst_regnum\(1) & \inst|nios2_qsys_0|M_dst_regnum\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(31) & 
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(30) & \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(29) & 
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(28) & \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(27));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~8_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~24_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~3_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~4_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~30_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~31_combout\ & gnd & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~9_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~23_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~27_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~28_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\
& \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\
& \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\
& \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\
);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\ <= (gnd & gnd & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(31) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(30) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(29) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(28) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(27) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(26) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(25) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(24) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(23) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(22) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(21) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(20) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(19) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(18) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(17) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(16) & gnd & gnd & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(15) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(14) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(13) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(12) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(11) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(10) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(9) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(8) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(7) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(6) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(5) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(4) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(3) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(2) & 
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(1) & \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(0));

\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\ <= (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a\(5) & 
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4) & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3) & 
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2) & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(1) & 
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0));

\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\ <= (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0_combout\ & 
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4) & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3) & 
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2) & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0) & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout\);

\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(0) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(0);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(1) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(1);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(2) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(2);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(3) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(3);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(4) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(4);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(5) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(5);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(6) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(6);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(7) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(7);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(8) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(8);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(9) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(9);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(10) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(10);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(11) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(11);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(12) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(12);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(13) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(13);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(14) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(14);
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(15) <= \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\(15);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|nios2_qsys_0|i_readdata_d1\(16) & \inst|nios2_qsys_0|i_readdata_d1\(12) & \inst|nios2_qsys_0|i_readdata_d1\(11) & 
\inst|nios2_qsys_0|i_readdata_d1\(5) & \inst|nios2_qsys_0|i_readdata_d1\(4) & \inst|nios2_qsys_0|i_readdata_d1\(3) & \inst|nios2_qsys_0|i_readdata_d1\(2) & \inst|nios2_qsys_0|i_readdata_d1\(1) & \inst|nios2_qsys_0|i_readdata_d1\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|ic_fill_line\(6) & \inst|nios2_qsys_0|ic_fill_line\(5) & \inst|nios2_qsys_0|ic_fill_line\(4) & 
\inst|nios2_qsys_0|ic_fill_line\(3) & \inst|nios2_qsys_0|ic_fill_line\(2) & \inst|nios2_qsys_0|ic_fill_line\(1) & \inst|nios2_qsys_0|ic_fill_line\(0) & \inst|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst|nios2_qsys_0|ic_fill_dp_offset\(1) & 
\inst|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ <= (\inst|nios2_qsys_0|i_readdata_d1\(26) & \inst|nios2_qsys_0|i_readdata_d1\(25) & \inst|nios2_qsys_0|i_readdata_d1\(24) & 
\inst|nios2_qsys_0|i_readdata_d1\(23) & \inst|nios2_qsys_0|i_readdata_d1\(22) & \inst|nios2_qsys_0|i_readdata_d1\(21) & \inst|nios2_qsys_0|i_readdata_d1\(15) & \inst|nios2_qsys_0|i_readdata_d1\(14) & \inst|nios2_qsys_0|i_readdata_d1\(13));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|ic_fill_line\(6) & \inst|nios2_qsys_0|ic_fill_line\(5) & \inst|nios2_qsys_0|ic_fill_line\(4) & 
\inst|nios2_qsys_0|ic_fill_line\(3) & \inst|nios2_qsys_0|ic_fill_line\(2) & \inst|nios2_qsys_0|ic_fill_line\(1) & \inst|nios2_qsys_0|ic_fill_line\(0) & \inst|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst|nios2_qsys_0|ic_fill_dp_offset\(1) & 
\inst|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(4);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(5);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(6);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(7);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(8);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(33);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(35);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(33);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(35);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(33);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(35);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(32);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(34);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(33);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(35);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(32);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(34);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\inst|nios2_qsys_0|i_readdata_d1\(31) & \inst|nios2_qsys_0|i_readdata_d1\(30) & \inst|nios2_qsys_0|i_readdata_d1\(29) & 
\inst|nios2_qsys_0|i_readdata_d1\(28) & \inst|nios2_qsys_0|i_readdata_d1\(27) & \inst|nios2_qsys_0|i_readdata_d1\(18) & \inst|nios2_qsys_0|i_readdata_d1\(17) & \inst|nios2_qsys_0|i_readdata_d1\(10) & \inst|nios2_qsys_0|i_readdata_d1\(9));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|ic_fill_line\(6) & \inst|nios2_qsys_0|ic_fill_line\(5) & \inst|nios2_qsys_0|ic_fill_line\(4) & 
\inst|nios2_qsys_0|ic_fill_line\(3) & \inst|nios2_qsys_0|ic_fill_line\(2) & \inst|nios2_qsys_0|ic_fill_line\(1) & \inst|nios2_qsys_0|ic_fill_line\(0) & \inst|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst|nios2_qsys_0|ic_fill_dp_offset\(1) & 
\inst|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(5);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(6);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(7);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(8);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(34);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload~33_combout\);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_001|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) & \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
\inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_001|src_data\(34);

\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2_qsys_0|i_readdata_d1\(20) & \inst|nios2_qsys_0|i_readdata_d1\(19) & 
\inst|nios2_qsys_0|i_readdata_d1\(8) & \inst|nios2_qsys_0|i_readdata_d1\(7) & \inst|nios2_qsys_0|i_readdata_d1\(6));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|nios2_qsys_0|ic_fill_line\(6) & \inst|nios2_qsys_0|ic_fill_line\(5) & \inst|nios2_qsys_0|ic_fill_line\(4) & 
\inst|nios2_qsys_0|ic_fill_line\(3) & \inst|nios2_qsys_0|ic_fill_line\(2) & \inst|nios2_qsys_0|ic_fill_line\(1) & \inst|nios2_qsys_0|ic_fill_line\(0) & \inst|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst|nios2_qsys_0|ic_fill_dp_offset\(1) & 
\inst|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\ & \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\ & 
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & 
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & 
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ & \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ & \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ & 
\inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ & \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ & \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ & \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ & 
\inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \inst|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\ & 
\inst|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\ & 
\inst|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\ & 
\inst|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\ & \inst|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\ & 
\inst|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\ & gnd);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \inst|nios2_qsys_0|M_mul_src2\(15) & 
\inst|nios2_qsys_0|M_mul_src2\(14) & \inst|nios2_qsys_0|M_mul_src2\(13) & \inst|nios2_qsys_0|M_mul_src2\(12) & \inst|nios2_qsys_0|M_mul_src2\(11) & \inst|nios2_qsys_0|M_mul_src2\(10) & \inst|nios2_qsys_0|M_mul_src2\(9) & 
\inst|nios2_qsys_0|M_mul_src2\(8) & \inst|nios2_qsys_0|M_mul_src2\(7) & \inst|nios2_qsys_0|M_mul_src2\(6) & \inst|nios2_qsys_0|M_mul_src2\(5) & \inst|nios2_qsys_0|M_mul_src2\(4) & \inst|nios2_qsys_0|M_mul_src2\(3) & 
\inst|nios2_qsys_0|M_mul_src2\(2) & \inst|nios2_qsys_0|M_mul_src2\(1) & \inst|nios2_qsys_0|M_mul_src2\(0) & gnd);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~10_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~22_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~26_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~6_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~12_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~14_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~16_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~18_combout\ & gnd & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~7_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~21_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~25_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~5_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\
& \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\
& \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\
& \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\
);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ & 
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst|nios2_qsys_0|M_mul_src1\(31) & \inst|nios2_qsys_0|M_mul_src1\(30)
& \inst|nios2_qsys_0|M_mul_src1\(29) & \inst|nios2_qsys_0|M_mul_src1\(28) & \inst|nios2_qsys_0|M_mul_src1\(27) & \inst|nios2_qsys_0|M_mul_src1\(26) & \inst|nios2_qsys_0|M_mul_src1\(25) & \inst|nios2_qsys_0|M_mul_src1\(24) & 
\inst|nios2_qsys_0|M_mul_src1\(23) & \inst|nios2_qsys_0|M_mul_src1\(22) & \inst|nios2_qsys_0|M_mul_src1\(21) & \inst|nios2_qsys_0|M_mul_src1\(20) & \inst|nios2_qsys_0|M_mul_src1\(19) & \inst|nios2_qsys_0|M_mul_src1\(18) & 
\inst|nios2_qsys_0|M_mul_src1\(17) & \inst|nios2_qsys_0|M_mul_src1\(16) & gnd & gnd);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst|nios2_qsys_0|M_mul_src2\(15) & \inst|nios2_qsys_0|M_mul_src2\(14)
& \inst|nios2_qsys_0|M_mul_src2\(13) & \inst|nios2_qsys_0|M_mul_src2\(12) & \inst|nios2_qsys_0|M_mul_src2\(11) & \inst|nios2_qsys_0|M_mul_src2\(10) & \inst|nios2_qsys_0|M_mul_src2\(9) & \inst|nios2_qsys_0|M_mul_src2\(8) & 
\inst|nios2_qsys_0|M_mul_src2\(7) & \inst|nios2_qsys_0|M_mul_src2\(6) & \inst|nios2_qsys_0|M_mul_src2\(5) & \inst|nios2_qsys_0|M_mul_src2\(4) & \inst|nios2_qsys_0|M_mul_src2\(3) & \inst|nios2_qsys_0|M_mul_src2\(2) & 
\inst|nios2_qsys_0|M_mul_src2\(1) & \inst|nios2_qsys_0|M_mul_src2\(0) & gnd & gnd);

\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|merged_reset~0_combout\);

\CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK~input_o\);
\inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_Selector23~0_combout\ <= NOT \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\;
\inst|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\ <= NOT \inst|nios2_qsys_0|M_wr_dst_reg~q\;
\inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\ <= NOT \inst|nios2_qsys_0|M_mul_stall_d3~q\;
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|ALT_INV_address\(8) <= NOT \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8);
\inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\ <= NOT \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\;
\inst|nios2_qsys_0|ALT_INV_E_iw\(4) <= NOT \inst|nios2_qsys_0|E_iw\(4);
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \inst|rst_controller|r_early_rst~q\;
\inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\ <= NOT \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\;
\inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_wrx_reg~q\ <= NOT \inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg~q\;
\inst|lt24_ctrl_0|LT24_Slave_inst|ALT_INV_lcd_reset_n~q\ <= NOT \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~q\;
\inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_dcx_reg~q\ <= NOT \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~q\;
\inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_csx_reg~q\ <= NOT \inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg~q\;
\inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \inst|rst_controller|merged_reset~0clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \inst|rst_controller|r_sync_rst~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: FF_X26_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X26_Y15_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X26_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X26_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X26_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X26_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X26_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X26_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X26_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X26_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X26_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X26_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X26_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X26_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X26_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X26_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X26_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X26_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X26_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X26_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X26_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X26_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X26_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X26_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X26_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X26_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X26_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X26_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X29_Y34_N16
\GPIO_0_D[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(23));

-- Location: IOOBUF_X31_Y34_N2
\GPIO_0_D[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(24));

-- Location: IOOBUF_X31_Y34_N9
\GPIO_0_D[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(1),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(25));

-- Location: IOOBUF_X45_Y34_N9
\GPIO_0_D[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(0),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(26));

-- Location: IOOBUF_X45_Y34_N16
\GPIO_0_D[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CLOCK~input_o\,
	devoe => ww_devoe,
	o => ww_GPIO_0_D(27));

-- Location: IOOBUF_X38_Y34_N2
\GPIO_0_D[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devoe => ww_devoe,
	o => ww_GPIO_0_D(28));

-- Location: IOOBUF_X40_Y34_N9
\GPIO_0_D[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|av_waitrequest~0_combout\,
	devoe => ww_devoe,
	o => ww_GPIO_0_D(29));

-- Location: IOOBUF_X43_Y34_N16
\GPIO_0_D[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(30));

-- Location: IOOBUF_X51_Y34_N16
\GPIO_0_D[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(31));

-- Location: IOOBUF_X51_Y34_N23
\GPIO_0_D[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(32));

-- Location: IOOBUF_X43_Y34_N23
\GPIO_0_D[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_GPIO_0_D(33));

-- Location: IOOBUF_X53_Y9_N23
\GPIO_1_D23~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_csx_reg~q\,
	devoe => ww_devoe,
	o => ww_GPIO_1_D23);

-- Location: IOOBUF_X38_Y0_N2
\GPIO_1_D10~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_dcx_reg~q\,
	devoe => ww_devoe,
	o => ww_GPIO_1_D10);

-- Location: IOOBUF_X53_Y15_N9
\GPIO_1_D33~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~q\,
	devoe => ww_devoe,
	o => ww_GPIO_1_D33);

-- Location: IOOBUF_X53_Y13_N9
\GPIO_1_D31~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Slave_inst|ALT_INV_lcd_reset_n~q\,
	devoe => ww_devoe,
	o => ww_GPIO_1_D31);

-- Location: IOOBUF_X34_Y0_N16
\GPIO_1_D8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO_1_D8);

-- Location: IOOBUF_X34_Y0_N2
\GPIO_1_D9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_wrx_reg~q\,
	devoe => ww_devoe,
	o => ww_GPIO_1_D9);

-- Location: IOOBUF_X34_Y0_N23
\GPIO_1_D11~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(4),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D11);

-- Location: IOOBUF_X40_Y0_N16
\GPIO_1_D3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(3),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D3);

-- Location: IOOBUF_X40_Y0_N23
\GPIO_1_D4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(2),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D4);

-- Location: IOOBUF_X36_Y0_N9
\GPIO_1_D5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(1),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D5);

-- Location: IOOBUF_X36_Y0_N16
\GPIO_1_D6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(0),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D6);

-- Location: IOOBUF_X47_Y0_N23
\GPIO_1_D12~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(5),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D12);

-- Location: IOOBUF_X38_Y0_N9
\GPIO_1_D13~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(6),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D13);

-- Location: IOOBUF_X29_Y0_N2
\GPIO_1_D14~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(7),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D14);

-- Location: IOOBUF_X43_Y0_N16
\GPIO_1_D15~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(8),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D15);

-- Location: IOOBUF_X53_Y11_N9
\GPIO_1_D16~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(9),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D16);

-- Location: IOOBUF_X53_Y12_N2
\GPIO_1_D17~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(10),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D17);

-- Location: IOOBUF_X53_Y8_N23
\GPIO_1_D18~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(11),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D18);

-- Location: IOOBUF_X53_Y11_N2
\GPIO_1_D19~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(12),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D19);

-- Location: IOOBUF_X53_Y6_N16
\GPIO_1_D20~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(13),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D20);

-- Location: IOOBUF_X53_Y7_N9
\GPIO_1_D21~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(14),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D21);

-- Location: IOOBUF_X49_Y0_N2
\GPIO_1_D22~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(15),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO_1_D22);

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X27_Y0_N22
\CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

-- Location: CLKCTRL_G18
\CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X20_Y17_N14
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\ $ 
-- (((!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\ & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\ & 
-- !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout\);

-- Location: FF_X20_Y17_N15
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\);

-- Location: LCCOMB_X20_Y17_N18
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\ & 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\ & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\ & 
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X20_Y17_N20
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\ $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout\);

-- Location: FF_X20_Y17_N21
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\);

-- Location: LCCOMB_X20_Y17_N30
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\ $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\ $ 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X20_Y17_N31
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\(0));

-- Location: LCCOMB_X20_Y17_N16
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\ & 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\ & !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X20_Y17_N0
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\ & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\ & 
-- !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout\);

-- Location: FF_X20_Y17_N1
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\);

-- Location: LCCOMB_X20_Y17_N10
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\ $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\ & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout\);

-- Location: FF_X20_Y17_N11
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\);

-- Location: LCCOMB_X20_Y17_N6
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\ $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\ & !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout\);

-- Location: FF_X20_Y17_N7
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\);

-- Location: LCCOMB_X20_Y17_N12
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\ $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: FF_X20_Y17_N13
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\(1));

-- Location: LCCOMB_X20_Y17_N4
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\(0) $ 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\(0),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a\(1),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: FF_X20_Y17_N5
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\);

-- Location: LCCOMB_X20_Y17_N26
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\ $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: FF_X20_Y17_N27
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\);

-- Location: LCCOMB_X20_Y17_N22
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\ & 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\ & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\ & 
-- !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X20_Y17_N8
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\ $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\ & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout\);

-- Location: FF_X20_Y17_N9
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\);

-- Location: FF_X20_Y17_N3
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X20_Y17_N28
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout\ = !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X20_Y17_N29
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0));

-- Location: FF_X17_Y17_N3
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X17_Y17_N12
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X17_Y17_N13
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(5));

-- Location: FF_X17_Y17_N23
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(5));

-- Location: FF_X17_Y17_N9
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5));

-- Location: LCCOMB_X20_Y14_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X26_Y25_N22
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X53_Y14_N1
\KEY_n[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY_n(0),
	o => \KEY_n[0]~input_o\);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X24_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X24_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: LCCOMB_X24_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X25_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X25_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X25_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X25_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X25_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X25_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X25_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X25_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X25_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X25_Y15_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X25_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X25_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X25_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X25_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X25_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X25_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X25_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X25_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X25_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X25_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X25_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X25_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X25_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X25_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X25_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X25_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X25_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X25_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X25_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X25_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X25_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X25_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X25_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X25_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X25_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X25_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X25_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X25_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X24_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X24_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X24_Y15_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X24_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X24_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X24_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: FF_X24_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X24_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X24_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X24_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X24_Y15_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X24_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X24_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X24_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X24_Y15_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X24_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X24_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X24_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X24_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X25_Y12_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\);

-- Location: FF_X24_Y11_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X25_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X24_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X25_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X25_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: FF_X24_Y11_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X24_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: FF_X24_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X24_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: FF_X24_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: FF_X24_Y11_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X24_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\);

-- Location: LCCOMB_X25_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout\);

-- Location: LCCOMB_X24_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X24_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X24_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X25_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X26_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y25_N14
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: FF_X36_Y18_N17
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X40_Y17_N10
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	datac => \inst|nios2_qsys_0|W_stall~combout\,
	combout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: LCCOMB_X41_Y20_N4
\inst|nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: FF_X26_Y25_N3
\inst|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X26_Y25_N10
\inst|rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|r_sync_rst_chain~1_combout\ = (\inst|rst_controller|r_sync_rst_chain\(3) & \inst|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|rst_controller|r_sync_rst_chain\(3),
	datac => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X26_Y25_N11
\inst|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X26_Y25_N15
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X26_Y25_N9
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X26_Y25_N25
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X26_Y25_N18
\inst|rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|always2~0_combout\ = (\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\inst|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|r_sync_rst_chain\(2),
	datad => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst|rst_controller|always2~0_combout\);

-- Location: FF_X26_Y25_N19
\inst|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X41_Y20_N6
\inst|nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: FF_X41_Y19_N3
\inst|nios2_qsys_0|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(2));

-- Location: FF_X31_Y25_N23
\inst|nios2_qsys_0|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X32_Y25_N24
\inst|nios2_qsys_0|D_ic_fill_starting_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst|nios2_qsys_0|D_ic_fill_starting_d1~0_combout\);

-- Location: FF_X32_Y25_N25
\inst|nios2_qsys_0|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ic_fill_starting_d1~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\);

-- Location: LCCOMB_X31_Y25_N26
\inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_dp_offset\(0),
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset\(2),
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset\(1),
	datad => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X31_Y25_N16
\inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_initial_offset\(2),
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1_combout\,
	datad => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X31_Y25_N14
\inst|nios2_qsys_0|ic_fill_dp_offset_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	datad => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X31_Y25_N17
\inst|nios2_qsys_0|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_dp_offset\(2));

-- Location: FF_X25_Y18_N5
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q\);

-- Location: LCCOMB_X41_Y20_N8
\inst|nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X41_Y20_N10
\inst|nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X41_Y20_N12
\inst|nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X41_Y20_N14
\inst|nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: FF_X27_Y25_N15
\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X27_Y25_N3
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]~q\);

-- Location: LCCOMB_X18_Y23_N0
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32_combout\ = \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(0) $ (VCC)
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\ = CARRY(\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(0),
	datad => VCC,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\);

-- Location: LCCOMB_X41_Y20_N16
\inst|nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X41_Y18_N10
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(6),
	datad => \inst|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~9_combout\);

-- Location: LCCOMB_X40_Y19_N28
\inst|nios2_qsys_0|E_pc[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(7),
	combout => \inst|nios2_qsys_0|E_pc[7]~feeder_combout\);

-- Location: FF_X40_Y19_N29
\inst|nios2_qsys_0|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[7]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(7));

-- Location: LCCOMB_X36_Y15_N22
\inst|nios2_qsys_0|F_iw[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[12]~7_combout\);

-- Location: FF_X36_Y15_N23
\inst|nios2_qsys_0|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[12]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X41_Y20_N18
\inst|nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X41_Y20_N20
\inst|nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X41_Y16_N16
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(8),
	datad => \inst|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~13_combout\);

-- Location: LCCOMB_X31_Y21_N16
\inst|nios2_qsys_0|ic_fill_req_accepted~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~1_combout\,
	datab => \inst|nios2_qsys_0|i_read~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\);

-- Location: LCCOMB_X39_Y19_N28
\inst|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	datad => \inst|nios2_qsys_0|D_pc\(0),
	combout => \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~2_combout\);

-- Location: LCCOMB_X31_Y25_N22
\inst|nios2_qsys_0|ic_fill_active_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_initial_offset\(1),
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_initial_offset\(2),
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X31_Y25_N20
\inst|nios2_qsys_0|ic_fill_active_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_active_nxt~2_combout\,
	datab => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	datac => \inst|nios2_qsys_0|ic_fill_initial_offset\(0),
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X31_Y21_N28
\inst|nios2_qsys_0|ic_fill_active_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datac => \inst|nios2_qsys_0|ic_fill_active~q\,
	datad => \inst|nios2_qsys_0|ic_fill_active_nxt~3_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_active_nxt~4_combout\);

-- Location: FF_X31_Y21_N29
\inst|nios2_qsys_0|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_active_nxt~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_active~q\);

-- Location: LCCOMB_X31_Y21_N20
\inst|nios2_qsys_0|ic_fill_ap_offset[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting~0_combout\,
	datab => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|ic_fill_active~q\,
	combout => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\);

-- Location: FF_X39_Y19_N29
\inst|nios2_qsys_0|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X39_Y19_N16
\inst|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datab => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	datac => \inst|nios2_qsys_0|ic_fill_ap_offset\(1),
	datad => \inst|nios2_qsys_0|D_pc\(1),
	combout => \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~0_combout\);

-- Location: FF_X39_Y19_N17
\inst|nios2_qsys_0|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X39_Y19_N24
\inst|nios2_qsys_0|Add5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_ap_offset\(1),
	datac => \inst|nios2_qsys_0|ic_fill_ap_offset\(2),
	datad => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst|nios2_qsys_0|Add5~0_combout\);

-- Location: LCCOMB_X39_Y19_N26
\inst|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_pc\(2),
	datac => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datad => \inst|nios2_qsys_0|Add5~0_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1_combout\);

-- Location: FF_X39_Y19_N27
\inst|nios2_qsys_0|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X37_Y15_N12
\inst|nios2_qsys_0|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X35_Y12_N2
\inst|nios2_qsys_0|F_iw[16]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[16]~8_combout\);

-- Location: FF_X35_Y12_N3
\inst|nios2_qsys_0|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[16]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X38_Y15_N20
\inst|nios2_qsys_0|Equal4~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(11),
	combout => \inst|nios2_qsys_0|Equal4~7_combout\);

-- Location: LCCOMB_X38_Y15_N4
\inst|nios2_qsys_0|D_ctrl_logic~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_logic~9_combout\,
	datab => \inst|nios2_qsys_0|Equal4~7_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_logic~8_combout\);

-- Location: FF_X38_Y15_N5
\inst|nios2_qsys_0|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_logic~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_logic~q\);

-- Location: LCCOMB_X32_Y21_N10
\inst|mm_interconnect_0|router|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal2~1_combout\ = (!\inst|nios2_qsys_0|ic_fill_line\(6) & (!\inst|nios2_qsys_0|ic_fill_line\(4) & (!\inst|nios2_qsys_0|ic_fill_line\(3) & !\inst|nios2_qsys_0|ic_fill_line\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(6),
	datab => \inst|nios2_qsys_0|ic_fill_line\(4),
	datac => \inst|nios2_qsys_0|ic_fill_line\(3),
	datad => \inst|nios2_qsys_0|ic_fill_line\(5),
	combout => \inst|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X36_Y15_N12
\inst|nios2_qsys_0|D_ctrl_shift_rot~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datac => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_shift_rot~6_combout\);

-- Location: LCCOMB_X36_Y15_N14
\inst|nios2_qsys_0|Equal107~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(14),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(12),
	combout => \inst|nios2_qsys_0|Equal107~3_combout\);

-- Location: LCCOMB_X38_Y15_N6
\inst|nios2_qsys_0|D_ctrl_shift_right_arith~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|Equal4~1_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X36_Y15_N24
\inst|nios2_qsys_0|Equal107~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(14),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(12),
	combout => \inst|nios2_qsys_0|Equal107~5_combout\);

-- Location: LCCOMB_X36_Y15_N2
\inst|nios2_qsys_0|D_ctrl_shift_rot~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_shift_rot~6_combout\,
	datab => \inst|nios2_qsys_0|Equal107~3_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst|nios2_qsys_0|Equal107~5_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_shift_rot~5_combout\);

-- Location: FF_X36_Y15_N3
\inst|nios2_qsys_0|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_shift_rot~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_shift_rot~q\);

-- Location: FF_X36_Y14_N21
\inst|nios2_qsys_0|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_shift_rot~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_shift_rot~q\);

-- Location: LCCOMB_X36_Y15_N10
\inst|nios2_qsys_0|Equal107~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(12),
	datab => \inst|nios2_qsys_0|D_iw\(14),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(11),
	combout => \inst|nios2_qsys_0|Equal107~6_combout\);

-- Location: LCCOMB_X37_Y15_N6
\inst|nios2_qsys_0|Equal4~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~2_combout\);

-- Location: LCCOMB_X37_Y15_N10
\inst|nios2_qsys_0|D_op_rsvx55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(0),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|Equal4~2_combout\,
	combout => \inst|nios2_qsys_0|D_op_rsvx55~combout\);

-- Location: LCCOMB_X36_Y15_N28
\inst|nios2_qsys_0|D_ctrl_mul_lsw~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal107~6_combout\,
	datab => \inst|nios2_qsys_0|Equal107~5_combout\,
	datac => \inst|nios2_qsys_0|D_op_rsvx55~combout\,
	datad => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_mul_lsw~0_combout\);

-- Location: FF_X36_Y15_N29
\inst|nios2_qsys_0|E_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_mul_lsw~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_mul_lsw~q\);

-- Location: FF_X36_Y14_N3
\inst|nios2_qsys_0|M_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_mul_lsw~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X36_Y14_N20
\inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_ctrl_shift_rot~q\,
	datad => \inst|nios2_qsys_0|M_ctrl_mul_lsw~q\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\);

-- Location: LCCOMB_X36_Y14_N16
\inst|nios2_qsys_0|M_mul_cnt_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_mul_cnt\(0),
	datad => \inst|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst|nios2_qsys_0|M_mul_cnt_nxt[0]~2_combout\);

-- Location: FF_X36_Y14_N17
\inst|nios2_qsys_0|M_mul_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_cnt_nxt[0]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_cnt\(0));

-- Location: LCCOMB_X36_Y14_N22
\inst|nios2_qsys_0|M_mul_cnt_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_cnt\(0),
	datac => \inst|nios2_qsys_0|M_mul_cnt\(1),
	datad => \inst|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst|nios2_qsys_0|M_mul_cnt_nxt[1]~1_combout\);

-- Location: FF_X36_Y14_N23
\inst|nios2_qsys_0|M_mul_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_cnt_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_cnt\(1));

-- Location: LCCOMB_X36_Y14_N12
\inst|nios2_qsys_0|M_mul_cnt_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_cnt\(1),
	datab => \inst|nios2_qsys_0|M_mul_cnt\(0),
	datac => \inst|nios2_qsys_0|M_mul_cnt\(2),
	datad => \inst|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst|nios2_qsys_0|M_mul_cnt_nxt[2]~0_combout\);

-- Location: FF_X36_Y14_N13
\inst|nios2_qsys_0|M_mul_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_cnt_nxt[2]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_cnt\(2));

-- Location: LCCOMB_X36_Y14_N26
\inst|nios2_qsys_0|M_mul_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_cnt\(2),
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_mul_cnt\(1),
	datad => \inst|nios2_qsys_0|M_mul_cnt\(0),
	combout => \inst|nios2_qsys_0|M_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X37_Y16_N24
\inst|nios2_qsys_0|F_issue\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_inst_ram_hit~3_combout\,
	datab => \inst|nios2_qsys_0|D_br_pred_taken~0_combout\,
	datac => \inst|nios2_qsys_0|D_valid~combout\,
	datad => \inst|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst|nios2_qsys_0|F_issue~combout\);

-- Location: FF_X37_Y16_N25
\inst|nios2_qsys_0|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_issue~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_issue~q\);

-- Location: LCCOMB_X37_Y16_N0
\inst|nios2_qsys_0|D_valid\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|D_issue~q\,
	combout => \inst|nios2_qsys_0|D_valid~combout\);

-- Location: FF_X37_Y16_N1
\inst|nios2_qsys_0|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_valid~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_valid_from_D~q\);

-- Location: LCCOMB_X37_Y16_N30
\inst|nios2_qsys_0|M_status_reg_pie~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datab => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	datac => \inst|nios2_qsys_0|W_stall~combout\,
	datad => \inst|nios2_qsys_0|E_valid_from_D~q\,
	combout => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\);

-- Location: LCCOMB_X36_Y14_N18
\inst|nios2_qsys_0|M_mul_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_mul_lsw~q\,
	datab => \inst|nios2_qsys_0|M_mul_stall_nxt~0_combout\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\,
	combout => \inst|nios2_qsys_0|M_mul_stall_nxt~1_combout\);

-- Location: FF_X36_Y14_N19
\inst|nios2_qsys_0|M_mul_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_stall_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_stall~q\);

-- Location: LCCOMB_X38_Y15_N22
\inst|nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_iw\(4),
	combout => \inst|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X38_Y15_N16
\inst|nios2_qsys_0|D_ctrl_b_not_src~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(0),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_b_not_src~0_combout\);

-- Location: LCCOMB_X38_Y15_N28
\inst|nios2_qsys_0|D_ctrl_b_not_src~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|Equal4~1_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_ctrl_b_not_src~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\);

-- Location: LCCOMB_X34_Y14_N10
\inst|nios2_qsys_0|M_st_data[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_st_data[15]~7_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[15]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N16
\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\ & 
-- !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\);

-- Location: FF_X27_Y25_N21
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]~q\);

-- Location: LCCOMB_X27_Y25_N20
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]~q\))) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]~q\,
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X27_Y25_N16
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X27_Y25_N29
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\);

-- Location: LCCOMB_X27_Y25_N28
\inst|mm_interconnect_0|rsp_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ = (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\ & (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\ & 
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\,
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X25_Y18_N20
\inst|mm_interconnect_0|rsp_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\ = (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (!\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (!\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- !\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X36_Y18_N14
\inst|nios2_qsys_0|av_ld_data_transfer~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|nios2_qsys_0|av_ld_data_transfer~0_combout\);

-- Location: FF_X36_Y18_N15
\inst|nios2_qsys_0|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_transfer~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_aligning_data~q\);

-- Location: FF_X36_Y14_N31
\inst|nios2_qsys_0|av_ld_or_div_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|av_ld_aligning_data~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_or_div_done~q\);

-- Location: LCCOMB_X36_Y14_N2
\inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_ctrl_shift_rot~q\,
	datac => \inst|nios2_qsys_0|M_ctrl_mul_lsw~q\,
	datad => \inst|nios2_qsys_0|av_ld_or_div_done~q\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\);

-- Location: FF_X35_Y11_N13
\inst|nios2_qsys_0|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(4));

-- Location: FF_X35_Y11_N7
\inst|nios2_qsys_0|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(3));

-- Location: LCCOMB_X39_Y15_N6
\inst|nios2_qsys_0|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(14),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X39_Y15_N10
\inst|nios2_qsys_0|D_ctrl_shift_right_arith~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datac => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~1_combout\);

-- Location: FF_X39_Y15_N11
\inst|nios2_qsys_0|E_ctrl_shift_right_arith\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_shift_right_arith~q\);

-- Location: LCCOMB_X39_Y15_N14
\inst|nios2_qsys_0|E_rot_fill_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_right_arith~q\,
	combout => \inst|nios2_qsys_0|E_rot_fill_bit~0_combout\);

-- Location: FF_X39_Y15_N15
\inst|nios2_qsys_0|M_rot_fill_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_fill_bit~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_fill_bit~q\);

-- Location: LCCOMB_X38_Y15_N26
\inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(11),
	datad => \inst|nios2_qsys_0|D_iw\(12),
	combout => \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\);

-- Location: LCCOMB_X38_Y15_N12
\inst|nios2_qsys_0|D_wr_dst_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(0),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_wr_dst_reg~17_combout\);

-- Location: LCCOMB_X38_Y15_N2
\inst|nios2_qsys_0|D_ctrl_src2_choose_imm~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\,
	datab => \inst|nios2_qsys_0|D_wr_dst_reg~17_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~2_combout\);

-- Location: FF_X38_Y15_N3
\inst|nios2_qsys_0|E_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X37_Y15_N16
\inst|nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X35_Y12_N30
\inst|nios2_qsys_0|F_iw[10]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[10]~25_combout\);

-- Location: FF_X35_Y12_N31
\inst|nios2_qsys_0|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[10]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(10));

-- Location: LCCOMB_X35_Y14_N2
\inst|nios2_qsys_0|D_src2_imm[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(10),
	combout => \inst|nios2_qsys_0|D_src2_imm[4]~8_combout\);

-- Location: FF_X35_Y14_N3
\inst|nios2_qsys_0|E_src2_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[4]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(4));

-- Location: LCCOMB_X34_Y10_N24
\inst|nios2_qsys_0|M_mul_src2[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(4),
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[4]~21_combout\);

-- Location: LCCOMB_X34_Y10_N2
\inst|nios2_qsys_0|M_mul_src2[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(4),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[4]~21_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\);

-- Location: LCCOMB_X36_Y15_N20
\inst|nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X36_Y15_N21
\inst|nios2_qsys_0|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X39_Y14_N4
\inst|nios2_qsys_0|D_ctrl_alu_subtract~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|Equal4~3_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_alu_subtract~17_combout\);

-- Location: LCCOMB_X38_Y14_N4
\inst|nios2_qsys_0|D_ctrl_alu_subtract~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(12),
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datad => \inst|nios2_qsys_0|D_ctrl_alu_subtract~17_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_alu_subtract~18_combout\);

-- Location: LCCOMB_X37_Y15_N2
\inst|nios2_qsys_0|Equal4~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~4_combout\);

-- Location: LCCOMB_X37_Y15_N30
\inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\);

-- Location: LCCOMB_X38_Y14_N2
\inst|nios2_qsys_0|D_ctrl_alu_subtract~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_alu_subtract~18_combout\,
	datab => \inst|nios2_qsys_0|Equal4~4_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(0),
	combout => \inst|nios2_qsys_0|D_ctrl_alu_subtract~16_combout\);

-- Location: FF_X38_Y14_N3
\inst|nios2_qsys_0|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_alu_subtract~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\);

-- Location: LCCOMB_X32_Y21_N26
\inst|mm_interconnect_0|router|src_data[92]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|src_data[92]~0_combout\ = (!\inst|mm_interconnect_0|router|Equal3~1_combout\ & !\inst|mm_interconnect_0|router|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	datac => \inst|mm_interconnect_0|router|Equal2~3_combout\,
	combout => \inst|mm_interconnect_0|router|src_data[92]~0_combout\);

-- Location: FF_X32_Y21_N27
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|router|src_data[92]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(1));

-- Location: FF_X40_Y19_N15
\inst|nios2_qsys_0|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(9));

-- Location: LCCOMB_X41_Y20_N22
\inst|nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X41_Y20_N24
\inst|nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: FF_X41_Y20_N25
\inst|nios2_qsys_0|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(10));

-- Location: LCCOMB_X41_Y19_N18
\inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~20\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~22\);

-- Location: LCCOMB_X41_Y19_N20
\inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~22\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X41_Y19_N22
\inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~24\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~26\);

-- Location: LCCOMB_X41_Y19_N24
\inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~26\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X41_Y19_N26
\inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~28\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X41_Y19_N28
\inst|nios2_qsys_0|D_br_taken_waddr_partial[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~30\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X41_Y19_N29
\inst|nios2_qsys_0|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X40_Y16_N10
\inst|nios2_qsys_0|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \inst|nios2_qsys_0|Add1~1_cout\);

-- Location: LCCOMB_X40_Y16_N12
\inst|nios2_qsys_0|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(18),
	datab => \inst|nios2_qsys_0|D_pc_plus_one\(10),
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add1~1_cout\,
	combout => \inst|nios2_qsys_0|Add1~2_combout\,
	cout => \inst|nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X34_Y14_N4
\inst|nios2_qsys_0|M_st_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[8]~feeder_combout\);

-- Location: FF_X35_Y16_N7
\inst|nios2_qsys_0|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_dst_regnum\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_dst_regnum\(4));

-- Location: FF_X32_Y12_N27
\inst|nios2_qsys_0|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(8));

-- Location: LCCOMB_X19_Y21_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ = (\inst|nios2_qsys_0|M_st_data\(28) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(28),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\);

-- Location: LCCOMB_X39_Y19_N30
\inst|mm_interconnect_0|cmd_mux_003|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_ap_offset\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\);

-- Location: LCCOMB_X30_Y18_N10
\inst|mm_interconnect_0|cmd_mux_003|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\) # ((\inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X32_Y18_N14
\inst|mm_interconnect_0|cmd_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (!\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & \inst|nios2_qsys_0|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst|mm_interconnect_0|cmd_mux_003|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ = (\inst|nios2_qsys_0|i_read~q\ & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|i_read~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|nios2_qsys_0|d_write~q\) # 
-- (\inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X30_Y18_N4
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0_combout\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X23_Y18_N2
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0) & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1)) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: FF_X23_Y18_N3
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X23_Y18_N24
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1) & ((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0)))) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\ & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout\);

-- Location: FF_X23_Y18_N25
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X38_Y8_N26
\inst|nios2_qsys_0|E_src1[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(3),
	combout => \inst|nios2_qsys_0|E_src1[3]~9_combout\);

-- Location: LCCOMB_X40_Y15_N8
\inst|nios2_qsys_0|E_alu_result[3]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[3]~9_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|E_compare_op\(1),
	datad => \inst|nios2_qsys_0|E_compare_op\(0),
	combout => \inst|nios2_qsys_0|E_alu_result[3]~35_combout\);

-- Location: LCCOMB_X40_Y11_N16
\inst|nios2_qsys_0|Add8|auto_generated|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~9_combout\);

-- Location: LCCOMB_X40_Y17_N18
\inst|nios2_qsys_0|F_iw[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[8]~27_combout\);

-- Location: FF_X40_Y17_N19
\inst|nios2_qsys_0|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[8]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(8));

-- Location: LCCOMB_X35_Y14_N30
\inst|nios2_qsys_0|D_src2_imm[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(8),
	combout => \inst|nios2_qsys_0|D_src2_imm[2]~10_combout\);

-- Location: FF_X35_Y14_N31
\inst|nios2_qsys_0|E_src2_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[2]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(2));

-- Location: LCCOMB_X36_Y13_N26
\inst|nios2_qsys_0|M_mul_src2[2]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(2),
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[2]~23_combout\);

-- Location: FF_X31_Y11_N27
\inst|nios2_qsys_0|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(2));

-- Location: LCCOMB_X23_Y23_N2
\inst|mm_interconnect_0|cmd_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(22),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X34_Y24_N10
\inst|mm_interconnect_0|cmd_mux_001|src_data[38]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[38]~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(2)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \inst|nios2_qsys_0|ic_fill_ap_offset\(0))))) # (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(2),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[38]~1_combout\);

-- Location: LCCOMB_X26_Y26_N6
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~14_combout\ = \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2) $ (VCC)
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\ = CARRY(\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2),
	datad => VCC,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~14_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\);

-- Location: LCCOMB_X36_Y13_N22
\inst|nios2_qsys_0|M_st_data[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(2),
	combout => \inst|nios2_qsys_0|M_st_data[10]~2_combout\);

-- Location: FF_X36_Y13_N23
\inst|nios2_qsys_0|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[10]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(2));

-- Location: LCCOMB_X19_Y23_N20
\inst|mm_interconnect_0|cmd_mux_003|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ = (\inst|nios2_qsys_0|M_st_data\(2) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(2),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\);

-- Location: LCCOMB_X19_Y23_N2
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder_combout\);

-- Location: FF_X19_Y23_N3
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(2));

-- Location: FF_X27_Y25_N5
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q\);

-- Location: LCCOMB_X27_Y25_N4
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q\)))) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q\,
	datad => \inst|nios2_qsys_0|d_write~q\,
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X27_Y25_N9
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\);

-- Location: FF_X28_Y24_N3
\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2));

-- Location: LCCOMB_X32_Y18_N4
\inst|mm_interconnect_0|router_001|src_channel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\ = (\inst|mm_interconnect_0|router_001|Equal1~1_combout\ & (!\inst|mm_interconnect_0|router_001|Equal2~3_combout\ & !\inst|mm_interconnect_0|router_001|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|router_001|Equal1~1_combout\,
	datac => \inst|mm_interconnect_0|router_001|Equal2~3_combout\,
	datad => \inst|mm_interconnect_0|router_001|Equal3~1_combout\,
	combout => \inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X32_Y18_N2
\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ = (\inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & ((\inst|nios2_qsys_0|d_write~q\) # ((!\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \inst|nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\);

-- Location: LCCOMB_X28_Y24_N14
\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X28_Y24_N15
\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X28_Y24_N24
\inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2_combout\ = (!\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & (!\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & ((\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # 
-- (!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datab => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datad => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2_combout\);

-- Location: LCCOMB_X28_Y24_N16
\inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1) & 
-- ((\inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2_combout\) # (!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2)))) # (!\inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1) & 
-- (\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3_combout\);

-- Location: LCCOMB_X28_Y25_N10
\inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X28_Y25_N11
\inst|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X28_Y25_N24
\inst|mm_interconnect_0|cmd_mux_001|src_payload[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload\(0) = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload\(0));

-- Location: LCCOMB_X28_Y25_N8
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\ = (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X28_Y25_N30
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\) 
-- # ((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1_combout\);

-- Location: FF_X28_Y25_N31
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\);

-- Location: LCCOMB_X28_Y24_N22
\inst|mm_interconnect_0|cmd_mux_001|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|WideOr1~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)))) # (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~2_combout\);

-- Location: LCCOMB_X28_Y25_N22
\inst|mm_interconnect_0|cmd_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\inst|mm_interconnect_0|cmd_mux_001|WideOr1~2_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\ & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~2_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X28_Y25_N4
\inst|mm_interconnect_0|cmd_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (((\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & \inst|mm_interconnect_0|cmd_mux_001|src_payload\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (!\inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	datab => \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|src_payload\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: FF_X28_Y24_N17
\inst|mm_interconnect_0|cmd_mux_001|saved_grant[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2));

-- Location: LCCOMB_X28_Y24_N26
\inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\ = (\inst|nios2_qsys_0|i_read~q\ & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2))))) # (!\inst|nios2_qsys_0|i_read~q\ & (((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\ & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|i_read~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\);

-- Location: FF_X27_Y25_N31
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LCCOMB_X27_Y25_N30
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q\)))) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q\,
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X27_Y25_N25
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LCCOMB_X27_Y25_N18
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\ = (((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\) # (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\)) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q\)) # (!\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X28_Y25_N18
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\) # (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X17_Y23_N18
\inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & 
-- ((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0_combout\);

-- Location: FF_X17_Y23_N19
\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\);

-- Location: LCCOMB_X17_Y23_N20
\inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\) # ((!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\ & ((\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5_combout\);

-- Location: FF_X17_Y23_N21
\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\);

-- Location: LCCOMB_X17_Y23_N14
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\ & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & 
-- \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\ & 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\);

-- Location: FF_X26_Y26_N7
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~14_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2));

-- Location: LCCOMB_X34_Y24_N28
\inst|mm_interconnect_0|cmd_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(38) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[38]~1_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|src_data[38]~1_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(2),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: LCCOMB_X26_Y26_N8
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~16_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3) & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~15\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~16_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\);

-- Location: FF_X28_Y12_N19
\inst|nios2_qsys_0|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(12));

-- Location: LCCOMB_X25_Y12_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X27_Y13_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X26_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X26_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X27_Y16_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X26_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X25_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X25_Y15_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X26_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X26_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X25_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X26_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X26_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X26_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X26_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X25_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X25_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X26_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X26_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X28_Y22_N30
\inst|mm_interconnect_0|cmd_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~2_combout\ = (\inst|nios2_qsys_0|M_st_data\(0) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(0),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: FF_X28_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(0));

-- Location: LCCOMB_X26_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X25_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X26_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X26_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X26_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X26_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X26_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X26_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X25_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X25_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X25_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X25_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X25_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X25_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X29_Y19_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X30_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X29_Y19_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X29_Y19_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X29_Y19_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X29_Y19_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X29_Y19_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X29_Y19_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X29_Y19_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X29_Y19_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X29_Y19_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X29_Y19_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X29_Y19_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X29_Y19_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X29_Y19_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X29_Y19_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X29_Y19_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X29_Y19_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X29_Y19_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X29_Y19_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X29_Y19_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X27_Y23_N22
\inst|mm_interconnect_0|cmd_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(38) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(2)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_ap_offset\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \inst|nios2_qsys_0|M_alu_result\(2),
	datad => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(38));

-- Location: FF_X27_Y23_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(0));

-- Location: LCCOMB_X30_Y24_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: FF_X35_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X29_Y19_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X31_Y20_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: FF_X35_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X31_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X31_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: FF_X36_Y14_N29
\inst|nios2_qsys_0|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_ld~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_ld~q\);

-- Location: FF_X34_Y21_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X30_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X29_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|r_sync_rst~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X29_Y22_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X29_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X29_Y22_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X29_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X29_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~q\);

-- Location: FF_X35_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X35_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0_combout\);

-- Location: LCCOMB_X32_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\);

-- Location: FF_X34_Y21_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(66));

-- Location: FF_X36_Y16_N25
\inst|nios2_qsys_0|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(1));

-- Location: FF_X36_Y16_N31
\inst|nios2_qsys_0|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(0));

-- Location: FF_X36_Y16_N7
\inst|nios2_qsys_0|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(2));

-- Location: FF_X35_Y14_N9
\inst|nios2_qsys_0|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(5));

-- Location: LCCOMB_X36_Y16_N6
\inst|nios2_qsys_0|Equal132~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_iw\(3),
	datac => \inst|nios2_qsys_0|E_iw\(2),
	datad => \inst|nios2_qsys_0|E_iw\(5),
	combout => \inst|nios2_qsys_0|Equal132~0_combout\);

-- Location: LCCOMB_X36_Y16_N30
\inst|nios2_qsys_0|Equal132~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_iw\(1),
	datac => \inst|nios2_qsys_0|E_iw\(0),
	datad => \inst|nios2_qsys_0|Equal132~0_combout\,
	combout => \inst|nios2_qsys_0|Equal132~1_combout\);

-- Location: FF_X36_Y16_N13
\inst|nios2_qsys_0|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(11));

-- Location: FF_X41_Y18_N21
\inst|nios2_qsys_0|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(12));

-- Location: LCCOMB_X36_Y16_N26
\inst|nios2_qsys_0|E_op_eret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal132~1_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(11),
	datad => \inst|nios2_qsys_0|E_iw\(12),
	combout => \inst|nios2_qsys_0|E_op_eret~0_combout\);

-- Location: LCCOMB_X35_Y20_N28
\inst|nios2_qsys_0|E_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|E_valid_from_D~q\,
	combout => \inst|nios2_qsys_0|E_valid~0_combout\);

-- Location: LCCOMB_X36_Y18_N20
\inst|nios2_qsys_0|E_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_hbreak_req~0_combout\,
	datab => \inst|nios2_qsys_0|hbreak_req~1_combout\,
	datac => \inst|nios2_qsys_0|E_op_eret~0_combout\,
	datad => \inst|nios2_qsys_0|E_valid~0_combout\,
	combout => \inst|nios2_qsys_0|E_valid~1_combout\);

-- Location: FF_X36_Y18_N21
\inst|nios2_qsys_0|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_valid~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_valid_from_E~q\);

-- Location: LCCOMB_X34_Y21_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_ctrl_ld~q\,
	datab => \inst|nios2_qsys_0|W_stall~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(66),
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~1_combout\);

-- Location: LCCOMB_X38_Y15_N0
\inst|nios2_qsys_0|D_ctrl_st~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(0),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: FF_X38_Y15_N1
\inst|nios2_qsys_0|E_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_st~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_st~q\);

-- Location: FF_X34_Y15_N25
\inst|nios2_qsys_0|M_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_st~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_st~q\);

-- Location: FF_X34_Y21_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(65));

-- Location: LCCOMB_X34_Y21_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_ctrl_st~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(65),
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0_combout\);

-- Location: LCCOMB_X31_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X31_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: FF_X32_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X30_Y24_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X30_Y24_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X30_Y24_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X29_Y24_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y21_N26
\inst|mm_interconnect_0|cmd_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(39) = (\inst|nios2_qsys_0|ic_fill_ap_offset\(1) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\inst|nios2_qsys_0|M_alu_result\(3) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))))) # 
-- (!\inst|nios2_qsys_0|ic_fill_ap_offset\(1) & (\inst|nios2_qsys_0|M_alu_result\(3) & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_ap_offset\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(3),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(39));

-- Location: FF_X31_Y21_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(1));

-- Location: LCCOMB_X29_Y24_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X32_Y24_N8
\inst|mm_interconnect_0|cmd_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(40) = (\inst|nios2_qsys_0|M_alu_result\(4) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\inst|nios2_qsys_0|ic_fill_ap_offset\(2) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # 
-- (!\inst|nios2_qsys_0|M_alu_result\(4) & (\inst|nios2_qsys_0|ic_fill_ap_offset\(2) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(4),
	datab => \inst|nios2_qsys_0|ic_fill_ap_offset\(2),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(40));

-- Location: FF_X32_Y24_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(2));

-- Location: LCCOMB_X29_Y24_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X30_Y24_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X30_Y24_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X30_Y24_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X30_Y24_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: FF_X32_Y13_N5
\inst|nios2_qsys_0|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(5));

-- Location: LCCOMB_X32_Y24_N22
\inst|mm_interconnect_0|cmd_mux_001|src_data[40]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[40]~3_combout\ = (\inst|nios2_qsys_0|M_alu_result\(4) & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \inst|nios2_qsys_0|ic_fill_ap_offset\(2))))) # (!\inst|nios2_qsys_0|M_alu_result\(4) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(4),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|ic_fill_ap_offset\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[40]~3_combout\);

-- Location: LCCOMB_X26_Y26_N10
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~20_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4) & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4) & !\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~17\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~20_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\);

-- Location: LCCOMB_X34_Y10_N14
\inst|nios2_qsys_0|M_st_data[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(4),
	combout => \inst|nios2_qsys_0|M_st_data[12]~4_combout\);

-- Location: FF_X34_Y10_N15
\inst|nios2_qsys_0|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[12]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(4));

-- Location: LCCOMB_X19_Y23_N6
\inst|mm_interconnect_0|cmd_mux_003|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ = (\inst|nios2_qsys_0|M_st_data\(4) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(4),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\);

-- Location: FF_X19_Y23_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(4));

-- Location: FF_X26_Y26_N11
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~20_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4));

-- Location: LCCOMB_X26_Y26_N0
\inst|mm_interconnect_0|cmd_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(40) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[40]~3_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_data[40]~3_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(4),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: LCCOMB_X26_Y26_N12
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~22_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5) & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~21\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~22_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\);

-- Location: LCCOMB_X37_Y14_N8
\inst|nios2_qsys_0|M_st_data[13]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_prelim\(5),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_st_data[13]~5_combout\);

-- Location: FF_X37_Y14_N9
\inst|nios2_qsys_0|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[13]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(5));

-- Location: LCCOMB_X19_Y23_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ = (\inst|nios2_qsys_0|M_st_data\(5) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(5),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\);

-- Location: FF_X19_Y23_N25
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(5));

-- Location: FF_X26_Y26_N13
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~22_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5));

-- Location: LCCOMB_X32_Y24_N24
\inst|mm_interconnect_0|cmd_mux_001|src_data[41]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[41]~4_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(5)) # ((\inst|nios2_qsys_0|ic_fill_line\(0) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\inst|nios2_qsys_0|ic_fill_line\(0) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(5),
	datac => \inst|nios2_qsys_0|ic_fill_line\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[41]~4_combout\);

-- Location: LCCOMB_X32_Y24_N26
\inst|mm_interconnect_0|cmd_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(41) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[41]~4_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(5),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[41]~4_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: LCCOMB_X26_Y26_N14
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~24_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6) & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6) & !\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~23\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~24_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\);

-- Location: LCCOMB_X23_Y20_N16
\inst|mm_interconnect_0|cmd_mux_003|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(6),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\);

-- Location: FF_X23_Y20_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(6));

-- Location: FF_X26_Y26_N15
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~24_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6));

-- Location: LCCOMB_X39_Y12_N16
\inst|nios2_qsys_0|E_src1[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(6),
	combout => \inst|nios2_qsys_0|E_src1[6]~6_combout\);

-- Location: FF_X39_Y12_N5
\inst|nios2_qsys_0|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(6));

-- Location: LCCOMB_X39_Y11_N6
\inst|nios2_qsys_0|E_rot_mask[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[5]~7_combout\);

-- Location: FF_X39_Y11_N7
\inst|nios2_qsys_0|M_rot_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[5]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(5));

-- Location: LCCOMB_X32_Y10_N0
\inst|nios2_qsys_0|E_rot_sel_fill3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst|nios2_qsys_0|E_rot_sel_fill3~0_combout\);

-- Location: FF_X32_Y10_N1
\inst|nios2_qsys_0|M_rot_sel_fill3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_sel_fill3~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_sel_fill3~q\);

-- Location: LCCOMB_X32_Y9_N14
\inst|nios2_qsys_0|M_rot_lut3[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_mask\(5),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut3[5]~2_combout\);

-- Location: LCCOMB_X32_Y10_N10
\inst|nios2_qsys_0|Add12~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|Add12~0_combout\,
	datad => VCC,
	combout => \inst|nios2_qsys_0|Add12~1_combout\,
	cout => \inst|nios2_qsys_0|Add12~2\);

-- Location: LCCOMB_X32_Y10_N12
\inst|nios2_qsys_0|Add12~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add12~2\,
	combout => \inst|nios2_qsys_0|Add12~3_combout\,
	cout => \inst|nios2_qsys_0|Add12~4\);

-- Location: LCCOMB_X37_Y11_N6
\inst|nios2_qsys_0|E_rot_prestep1[3]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[2]~10_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[3]~9_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[3]~24_combout\);

-- Location: LCCOMB_X36_Y8_N18
\inst|nios2_qsys_0|E_src1[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datac => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(4),
	combout => \inst|nios2_qsys_0|E_src1[4]~8_combout\);

-- Location: LCCOMB_X37_Y11_N12
\inst|nios2_qsys_0|E_rot_prestep1[5]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[4]~8_combout\,
	datad => \inst|nios2_qsys_0|E_src1[5]~7_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[5]~31_combout\);

-- Location: LCCOMB_X34_Y8_N14
\inst|nios2_qsys_0|M_rot_prestep2[5]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~3_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[3]~24_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[5]~31_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[5]~24_combout\);

-- Location: LCCOMB_X32_Y24_N20
\inst|mm_interconnect_0|cmd_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(42) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(6)) # ((\inst|nios2_qsys_0|ic_fill_line\(1) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & (((\inst|nios2_qsys_0|ic_fill_line\(1) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datac => \inst|nios2_qsys_0|ic_fill_line\(1),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(42));

-- Location: FF_X32_Y24_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(4));

-- Location: LCCOMB_X30_Y24_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X30_Y24_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X30_Y24_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X29_Y24_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X31_Y20_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X31_Y20_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X30_Y24_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X30_Y24_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X30_Y24_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X34_Y22_N18
\inst|mm_interconnect_0|cmd_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(43) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_line\(2)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_alu_result\(7))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\inst|nios2_qsys_0|M_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_alu_result\(7),
	datad => \inst|nios2_qsys_0|ic_fill_line\(2),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(43));

-- Location: FF_X34_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(5));

-- Location: LCCOMB_X34_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X30_Y24_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X30_Y24_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X30_Y24_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X27_Y23_N18
\inst|mm_interconnect_0|cmd_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(44) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(8)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_line\(3))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \inst|nios2_qsys_0|M_alu_result\(8),
	datad => \inst|nios2_qsys_0|ic_fill_line\(3),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(44));

-- Location: FF_X27_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(6));

-- Location: LCCOMB_X27_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: FF_X36_Y16_N1
\inst|nios2_qsys_0|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_iw\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(4));

-- Location: LCCOMB_X38_Y14_N30
\inst|nios2_qsys_0|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(0),
	datac => \inst|nios2_qsys_0|D_iw\(1),
	datad => \inst|nios2_qsys_0|D_iw\(2),
	combout => \inst|nios2_qsys_0|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X38_Y14_N31
\inst|nios2_qsys_0|E_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_ld_signed~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_ld_signed~q\);

-- Location: FF_X29_Y12_N31
\inst|nios2_qsys_0|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_ld_signed~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\);

-- Location: LCCOMB_X29_Y12_N0
\inst|nios2_qsys_0|av_ld_byte3_data[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(31),
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[7]~0_combout\);

-- Location: FF_X29_Y12_N1
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[7]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(31));

-- Location: LCCOMB_X39_Y11_N2
\inst|nios2_qsys_0|E_rot_mask[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[7]~5_combout\);

-- Location: FF_X39_Y11_N3
\inst|nios2_qsys_0|M_rot_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[7]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(7));

-- Location: LCCOMB_X30_Y8_N16
\inst|nios2_qsys_0|M_rot_lut3[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_mask\(7),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut3[7]~0_combout\);

-- Location: M9K_X33_Y12_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a_module:LT24_System_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vrh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X35_Y11_N19
\inst|nios2_qsys_0|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(7));

-- Location: LCCOMB_X38_Y12_N28
\inst|nios2_qsys_0|E_src1_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(7),
	combout => \inst|nios2_qsys_0|E_src1_prelim[7]~8_combout\);

-- Location: LCCOMB_X35_Y16_N6
\inst|nios2_qsys_0|D_src1_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(31),
	datac => \inst|nios2_qsys_0|M_dst_regnum\(4),
	datad => \inst|nios2_qsys_0|M_wr_dst_reg~q\,
	combout => \inst|nios2_qsys_0|D_src1_hazard_M~0_combout\);

-- Location: LCCOMB_X34_Y16_N24
\inst|nios2_qsys_0|F_iw[28]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2_qsys_0|F_iw[28]~20_combout\);

-- Location: FF_X34_Y16_N25
\inst|nios2_qsys_0|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[28]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X34_Y16_N26
\inst|nios2_qsys_0|D_src1_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_dst_regnum\(1),
	datab => \inst|nios2_qsys_0|D_iw\(28),
	datac => \inst|nios2_qsys_0|M_dst_regnum\(0),
	datad => \inst|nios2_qsys_0|D_iw\(27),
	combout => \inst|nios2_qsys_0|D_src1_hazard_M~1_combout\);

-- Location: LCCOMB_X32_Y16_N8
\inst|nios2_qsys_0|F_iw[29]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[29]~23_combout\);

-- Location: FF_X32_Y16_N9
\inst|nios2_qsys_0|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[29]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X32_Y16_N24
\inst|nios2_qsys_0|F_iw[30]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[30]~22_combout\);

-- Location: FF_X32_Y16_N25
\inst|nios2_qsys_0|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[30]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X32_Y16_N14
\inst|nios2_qsys_0|D_src1_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(29),
	datab => \inst|nios2_qsys_0|M_dst_regnum\(3),
	datac => \inst|nios2_qsys_0|M_dst_regnum\(2),
	datad => \inst|nios2_qsys_0|D_iw\(30),
	combout => \inst|nios2_qsys_0|D_src1_hazard_M~2_combout\);

-- Location: LCCOMB_X38_Y16_N22
\inst|nios2_qsys_0|D_ctrl_a_not_src~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_a_not_src~0_combout\);

-- Location: LCCOMB_X34_Y16_N10
\inst|nios2_qsys_0|D_src1_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_M~0_combout\,
	datab => \inst|nios2_qsys_0|D_src1_hazard_M~1_combout\,
	datac => \inst|nios2_qsys_0|D_src1_hazard_M~2_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	combout => \inst|nios2_qsys_0|D_src1_hazard_M~combout\);

-- Location: FF_X38_Y12_N29
\inst|nios2_qsys_0|E_src1_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[7]~8_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(7));

-- Location: LCCOMB_X38_Y12_N8
\inst|nios2_qsys_0|E_src1[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(7),
	combout => \inst|nios2_qsys_0|E_src1[7]~5_combout\);

-- Location: LCCOMB_X37_Y11_N10
\inst|nios2_qsys_0|E_rot_prestep1[7]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[7]~5_combout\,
	datad => \inst|nios2_qsys_0|E_src1[6]~6_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[7]~30_combout\);

-- Location: LCCOMB_X34_Y8_N6
\inst|nios2_qsys_0|M_rot_prestep2[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[7]~30_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[5]~31_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[7]~1_combout\);

-- Location: FF_X35_Y11_N27
\inst|nios2_qsys_0|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(1));

-- Location: LCCOMB_X36_Y8_N26
\inst|nios2_qsys_0|E_src1_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|nios2_qsys_0|W_wr_data\(1),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[1]~2_combout\);

-- Location: FF_X36_Y8_N27
\inst|nios2_qsys_0|E_src1_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[1]~2_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(1));

-- Location: LCCOMB_X36_Y8_N4
\inst|nios2_qsys_0|E_src1[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_src1_prelim\(1),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	combout => \inst|nios2_qsys_0|E_src1[1]~11_combout\);

-- Location: LCCOMB_X38_Y8_N20
\inst|nios2_qsys_0|E_src1[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(0),
	combout => \inst|nios2_qsys_0|E_src1[0]~12_combout\);

-- Location: LCCOMB_X37_Y11_N0
\inst|nios2_qsys_0|E_rot_prestep1[1]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[1]~11_combout\,
	datad => \inst|nios2_qsys_0|E_src1[0]~12_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[1]~25_combout\);

-- Location: LCCOMB_X34_Y8_N20
\inst|nios2_qsys_0|M_rot_prestep2[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[1]~25_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[3]~24_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[3]~16_combout\);

-- Location: LCCOMB_X32_Y10_N14
\inst|nios2_qsys_0|Add12~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add12~4\,
	combout => \inst|nios2_qsys_0|Add12~5_combout\,
	cout => \inst|nios2_qsys_0|Add12~6\);

-- Location: FF_X34_Y8_N7
\inst|nios2_qsys_0|M_rot_prestep2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[7]~1_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[3]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(7));

-- Location: LCCOMB_X32_Y10_N16
\inst|nios2_qsys_0|Add12~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add12~6\,
	combout => \inst|nios2_qsys_0|Add12~7_combout\,
	cout => \inst|nios2_qsys_0|Add12~8\);

-- Location: FF_X32_Y10_N17
\inst|nios2_qsys_0|M_rot_rn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|Add12~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_rn\(3));

-- Location: LCCOMB_X38_Y8_N14
\inst|nios2_qsys_0|E_src1[13]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(13),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_src1[13]~15_combout\);

-- Location: LCCOMB_X35_Y8_N30
\inst|nios2_qsys_0|E_rot_prestep1[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1[12]~0_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[13]~15_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[13]~19_combout\);

-- Location: LCCOMB_X36_Y8_N20
\inst|nios2_qsys_0|E_src1_prelim[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(15),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[15]~0_combout\);

-- Location: FF_X36_Y8_N21
\inst|nios2_qsys_0|E_src1_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[15]~0_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(15));

-- Location: LCCOMB_X36_Y8_N2
\inst|nios2_qsys_0|E_src1[15]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(15),
	combout => \inst|nios2_qsys_0|E_src1[15]~13_combout\);

-- Location: LCCOMB_X38_Y12_N22
\inst|nios2_qsys_0|E_src1[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(14),
	combout => \inst|nios2_qsys_0|E_src1[14]~14_combout\);

-- Location: LCCOMB_X35_Y8_N28
\inst|nios2_qsys_0|E_rot_prestep1[15]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[15]~13_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[14]~14_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[15]~18_combout\);

-- Location: LCCOMB_X34_Y8_N16
\inst|nios2_qsys_0|M_rot_prestep2[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[13]~19_combout\,
	datab => \inst|nios2_qsys_0|Add12~3_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[15]~18_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[15]~0_combout\);

-- Location: LCCOMB_X36_Y12_N14
\inst|nios2_qsys_0|E_src1[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(10),
	combout => \inst|nios2_qsys_0|E_src1[10]~2_combout\);

-- Location: LCCOMB_X41_Y16_N6
\inst|nios2_qsys_0|E_rot_prestep1[11]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1[11]~1_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[10]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[11]~28_combout\);

-- Location: LCCOMB_X36_Y12_N30
\inst|nios2_qsys_0|E_src1[9]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(9),
	combout => \inst|nios2_qsys_0|E_src1[9]~3_combout\);

-- Location: LCCOMB_X38_Y12_N6
\inst|nios2_qsys_0|E_src1[8]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(8),
	combout => \inst|nios2_qsys_0|E_src1[8]~4_combout\);

-- Location: LCCOMB_X41_Y14_N12
\inst|nios2_qsys_0|E_rot_prestep1[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[9]~3_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[8]~4_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[9]~29_combout\);

-- Location: LCCOMB_X34_Y8_N30
\inst|nios2_qsys_0|M_rot_prestep2[11]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[11]~28_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[9]~29_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[11]~19_combout\);

-- Location: FF_X34_Y8_N17
\inst|nios2_qsys_0|M_rot_prestep2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[15]~0_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[11]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(15));

-- Location: LCCOMB_X30_Y8_N18
\inst|nios2_qsys_0|M_rot[31]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(7),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(15),
	combout => \inst|nios2_qsys_0|M_rot[31]~40_combout\);

-- Location: FF_X36_Y9_N7
\inst|nios2_qsys_0|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(29));

-- Location: LCCOMB_X35_Y12_N6
\inst|nios2_qsys_0|E_src1_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \inst|nios2_qsys_0|W_wr_data\(29),
	combout => \inst|nios2_qsys_0|E_src1_prelim[29]~29_combout\);

-- Location: FF_X35_Y12_N7
\inst|nios2_qsys_0|E_src1_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[29]~29_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(29));

-- Location: LCCOMB_X38_Y9_N20
\inst|nios2_qsys_0|M_mul_src1[29]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(29),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\);

-- Location: FF_X34_Y10_N5
\inst|nios2_qsys_0|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(28));

-- Location: LCCOMB_X35_Y12_N8
\inst|nios2_qsys_0|E_src1_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst|nios2_qsys_0|W_wr_data\(28),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[28]~28_combout\);

-- Location: FF_X35_Y12_N9
\inst|nios2_qsys_0|E_src1_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[28]~28_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(28));

-- Location: LCCOMB_X38_Y9_N22
\inst|nios2_qsys_0|M_mul_src1[28]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(28),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\);

-- Location: LCCOMB_X38_Y9_N24
\inst|nios2_qsys_0|E_rot_prestep1[29]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datad => \inst|nios2_qsys_0|Add12~1_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[29]~27_combout\);

-- Location: LCCOMB_X34_Y8_N4
\inst|nios2_qsys_0|M_rot_prestep2[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[31]~26_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[29]~27_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[31]~2_combout\);

-- Location: FF_X36_Y13_N15
\inst|nios2_qsys_0|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(26));

-- Location: LCCOMB_X34_Y12_N10
\inst|nios2_qsys_0|E_src1_prelim[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst|nios2_qsys_0|W_wr_data\(26),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[26]~26_combout\);

-- Location: FF_X34_Y12_N11
\inst|nios2_qsys_0|E_src1_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[26]~26_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(26));

-- Location: LCCOMB_X37_Y8_N18
\inst|nios2_qsys_0|M_mul_src1[26]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(26),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\);

-- Location: LCCOMB_X37_Y9_N26
\inst|nios2_qsys_0|E_rot_prestep1[27]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[27]~20_combout\);

-- Location: FF_X34_Y13_N21
\inst|nios2_qsys_0|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(25));

-- Location: LCCOMB_X34_Y12_N12
\inst|nios2_qsys_0|E_src1_prelim[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(25),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[25]~25_combout\);

-- Location: FF_X34_Y12_N13
\inst|nios2_qsys_0|E_src1_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[25]~25_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(25));

-- Location: LCCOMB_X37_Y8_N12
\inst|nios2_qsys_0|M_mul_src1[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(25),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\);

-- Location: FF_X32_Y12_N5
\inst|nios2_qsys_0|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(24));

-- Location: LCCOMB_X34_Y12_N22
\inst|nios2_qsys_0|E_src1_prelim[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(24),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[24]~24_combout\);

-- Location: FF_X34_Y12_N23
\inst|nios2_qsys_0|E_src1_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[24]~24_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(24));

-- Location: LCCOMB_X37_Y8_N14
\inst|nios2_qsys_0|M_mul_src1[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(24),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\);

-- Location: LCCOMB_X37_Y9_N20
\inst|nios2_qsys_0|E_rot_prestep1[25]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[25]~21_combout\);

-- Location: LCCOMB_X34_Y8_N10
\inst|nios2_qsys_0|M_rot_prestep2[27]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[27]~20_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[25]~21_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[27]~17_combout\);

-- Location: FF_X34_Y8_N5
\inst|nios2_qsys_0|M_rot_prestep2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[31]~2_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[27]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(31));

-- Location: FF_X38_Y10_N3
\inst|nios2_qsys_0|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(20));

-- Location: LCCOMB_X35_Y12_N26
\inst|nios2_qsys_0|E_src1_prelim[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst|nios2_qsys_0|W_wr_data\(20),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[20]~20_combout\);

-- Location: FF_X35_Y12_N27
\inst|nios2_qsys_0|E_src1_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[20]~20_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(20));

-- Location: LCCOMB_X37_Y8_N26
\inst|nios2_qsys_0|M_mul_src1[20]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(20),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\);

-- Location: LCCOMB_X35_Y8_N10
\inst|nios2_qsys_0|E_rot_prestep1[21]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[21]~23_combout\);

-- Location: LCCOMB_X34_Y8_N26
\inst|nios2_qsys_0|M_rot_prestep2[23]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[21]~23_combout\,
	datab => \inst|nios2_qsys_0|Add12~3_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[23]~22_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[23]~3_combout\);

-- Location: FF_X36_Y9_N9
\inst|nios2_qsys_0|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(19));

-- Location: LCCOMB_X34_Y12_N14
\inst|nios2_qsys_0|E_src1_prelim[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(19),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[19]~19_combout\);

-- Location: FF_X34_Y12_N15
\inst|nios2_qsys_0|E_src1_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[19]~19_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(19));

-- Location: LCCOMB_X37_Y8_N28
\inst|nios2_qsys_0|M_mul_src1[19]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(19),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\);

-- Location: FF_X31_Y10_N31
\inst|nios2_qsys_0|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(18));

-- Location: LCCOMB_X34_Y12_N8
\inst|nios2_qsys_0|E_src1_prelim[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(18),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[18]~18_combout\);

-- Location: FF_X34_Y12_N9
\inst|nios2_qsys_0|E_src1_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[18]~18_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(18));

-- Location: LCCOMB_X41_Y10_N18
\inst|nios2_qsys_0|M_mul_src1[18]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(18),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\);

-- Location: LCCOMB_X35_Y8_N8
\inst|nios2_qsys_0|E_rot_prestep1[19]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[19]~16_combout\);

-- Location: LCCOMB_X35_Y8_N18
\inst|nios2_qsys_0|E_rot_prestep1[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[17]~17_combout\);

-- Location: LCCOMB_X34_Y8_N0
\inst|nios2_qsys_0|M_rot_prestep2[19]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~3_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[19]~16_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[17]~17_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[19]~18_combout\);

-- Location: FF_X34_Y8_N27
\inst|nios2_qsys_0|M_rot_prestep2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[23]~3_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[19]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(23));

-- Location: LCCOMB_X30_Y8_N24
\inst|nios2_qsys_0|M_rot[31]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(31),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(23),
	combout => \inst|nios2_qsys_0|M_rot[31]~39_combout\);

-- Location: LCCOMB_X30_Y8_N30
\inst|nios2_qsys_0|M_rot[31]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[31]~40_combout\,
	datac => \inst|nios2_qsys_0|M_rot[31]~39_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[31]~48_combout\);

-- Location: LCCOMB_X30_Y8_N8
\inst|nios2_qsys_0|M_shift_rot_result[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst|nios2_qsys_0|M_rot_lut3[7]~0_combout\,
	datac => \inst|nios2_qsys_0|M_rot[31]~48_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[31]~31_combout\);

-- Location: LCCOMB_X36_Y15_N30
\inst|nios2_qsys_0|D_ctrl_shift_rot_left~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_shift_rot_left~0_combout\);

-- Location: FF_X36_Y15_N31
\inst|nios2_qsys_0|E_ctrl_shift_rot_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_shift_rot_left~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\);

-- Location: LCCOMB_X36_Y15_N8
\inst|nios2_qsys_0|D_ctrl_rot~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(12),
	datab => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_ctrl_rot~0_combout\);

-- Location: FF_X36_Y15_N9
\inst|nios2_qsys_0|E_ctrl_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_rot~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_rot~q\);

-- Location: LCCOMB_X32_Y10_N20
\inst|nios2_qsys_0|E_rot_pass3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_rot~q\,
	combout => \inst|nios2_qsys_0|E_rot_pass3~0_combout\);

-- Location: FF_X32_Y10_N21
\inst|nios2_qsys_0|M_rot_pass3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_pass3~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_pass3~q\);

-- Location: FF_X30_Y8_N9
\inst|nios2_qsys_0|M_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[31]~31_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[31]~48_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(31));

-- Location: LCCOMB_X32_Y12_N10
\inst|nios2_qsys_0|E_st_data[24]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|E_src2_prelim\(0),
	datac => \inst|nios2_qsys_0|E_src2_prelim\(8),
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[24]~16_combout\);

-- Location: LCCOMB_X32_Y12_N22
\inst|nios2_qsys_0|E_st_data[24]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(4),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|E_st_data[24]~40_combout\);

-- Location: LCCOMB_X32_Y12_N12
\inst|nios2_qsys_0|E_st_data[24]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[24]~16_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(4),
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_st_data[24]~40_combout\,
	combout => \inst|nios2_qsys_0|E_st_data[24]~17_combout\);

-- Location: M9K_X33_Y13_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b_module:LT24_System_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0sh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y12_N24
\inst|nios2_qsys_0|E_src2_prelim[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|W_wr_data\(24),
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|nios2_qsys_0|E_src2_prelim[24]~24_combout\);

-- Location: LCCOMB_X32_Y16_N18
\inst|nios2_qsys_0|F_iw[25]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2_qsys_0|F_iw[25]~16_combout\);

-- Location: FF_X32_Y16_N19
\inst|nios2_qsys_0|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[25]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(25));

-- Location: LCCOMB_X32_Y16_N4
\inst|nios2_qsys_0|D_src2_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(24),
	datab => \inst|nios2_qsys_0|M_dst_regnum\(2),
	datac => \inst|nios2_qsys_0|M_dst_regnum\(3),
	datad => \inst|nios2_qsys_0|D_iw\(25),
	combout => \inst|nios2_qsys_0|D_src2_hazard_M~2_combout\);

-- Location: LCCOMB_X34_Y16_N30
\inst|nios2_qsys_0|D_src2_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(23),
	datab => \inst|nios2_qsys_0|D_iw\(22),
	datac => \inst|nios2_qsys_0|M_dst_regnum\(1),
	datad => \inst|nios2_qsys_0|M_dst_regnum\(0),
	combout => \inst|nios2_qsys_0|D_src2_hazard_M~1_combout\);

-- Location: LCCOMB_X35_Y16_N18
\inst|nios2_qsys_0|F_iw[26]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|nios2_qsys_0|F_iw[26]~17_combout\);

-- Location: FF_X35_Y16_N19
\inst|nios2_qsys_0|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[26]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(26));

-- Location: LCCOMB_X35_Y16_N8
\inst|nios2_qsys_0|D_src2_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_dst_reg~q\,
	datac => \inst|nios2_qsys_0|M_dst_regnum\(4),
	datad => \inst|nios2_qsys_0|D_iw\(26),
	combout => \inst|nios2_qsys_0|D_src2_hazard_M~0_combout\);

-- Location: LCCOMB_X34_Y16_N28
\inst|nios2_qsys_0|D_src2_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_M~2_combout\,
	datab => \inst|nios2_qsys_0|D_src2_hazard_M~1_combout\,
	datac => \inst|nios2_qsys_0|D_src2_hazard_M~0_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_hazard_M~combout\);

-- Location: FF_X32_Y12_N25
\inst|nios2_qsys_0|E_src2_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[24]~24_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(24));

-- Location: LCCOMB_X32_Y12_N6
\inst|nios2_qsys_0|E_st_data[24]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[24]~17_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(24),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[24]~18_combout\);

-- Location: FF_X32_Y12_N7
\inst|nios2_qsys_0|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[24]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(24));

-- Location: LCCOMB_X24_Y21_N28
\inst|mm_interconnect_0|cmd_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(24),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X34_Y22_N20
\inst|mm_interconnect_0|cmd_mux_001|src_data[43]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[43]~6_combout\ = (\inst|nios2_qsys_0|M_alu_result\(7) & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_line\(2))))) # 
-- (!\inst|nios2_qsys_0|M_alu_result\(7) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_line\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(7),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|ic_fill_line\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[43]~6_combout\);

-- Location: LCCOMB_X26_Y26_N16
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~26_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7) & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~25\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~26_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\);

-- Location: FF_X26_Y26_N17
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~26_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7));

-- Location: LCCOMB_X26_Y26_N2
\inst|mm_interconnect_0|cmd_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(43) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[43]~6_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_data[43]~6_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: LCCOMB_X26_Y26_N18
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~28_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8) & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8) & !\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~27\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~28_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\);

-- Location: LCCOMB_X21_Y18_N18
\inst|mm_interconnect_0|cmd_mux_003|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ = (\inst|nios2_qsys_0|M_st_data\(8) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(8),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\);

-- Location: FF_X21_Y18_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(8));

-- Location: FF_X26_Y26_N19
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~28_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8));

-- Location: LCCOMB_X28_Y24_N6
\inst|mm_interconnect_0|cmd_mux_001|src_data[44]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[44]~7_combout\ = (\inst|nios2_qsys_0|ic_fill_line\(3) & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_alu_result\(8))))) # 
-- (!\inst|nios2_qsys_0|ic_fill_line\(3) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\inst|nios2_qsys_0|M_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(3),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_alu_result\(8),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[44]~7_combout\);

-- Location: LCCOMB_X28_Y24_N0
\inst|mm_interconnect_0|cmd_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(44) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[44]~7_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(8),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[44]~7_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: LCCOMB_X34_Y22_N22
\inst|mm_interconnect_0|cmd_mux_001|src_data[45]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[45]~8_combout\ = (\inst|nios2_qsys_0|M_alu_result\(9) & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\inst|nios2_qsys_0|ic_fill_line\(4) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\inst|nios2_qsys_0|M_alu_result\(9) & (((\inst|nios2_qsys_0|ic_fill_line\(4) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(9),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|ic_fill_line\(4),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[45]~8_combout\);

-- Location: LCCOMB_X26_Y26_N20
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~30_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9) & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~29\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~30_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\);

-- Location: LCCOMB_X34_Y13_N24
\inst|nios2_qsys_0|E_src2_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(1),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[1]~2_combout\);

-- Location: FF_X34_Y13_N25
\inst|nios2_qsys_0|E_src2_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[1]~2_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(1));

-- Location: LCCOMB_X34_Y13_N28
\inst|nios2_qsys_0|M_st_data[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(1),
	combout => \inst|nios2_qsys_0|M_st_data[9]~1_combout\);

-- Location: LCCOMB_X34_Y14_N22
\inst|nios2_qsys_0|M_st_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_st_data[9]~1_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[9]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N22
\inst|nios2_qsys_0|E_stw_data[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(9),
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_stw_data[9]~1_combout\);

-- Location: LCCOMB_X34_Y14_N14
\inst|nios2_qsys_0|Equal183~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|Equal183~0_combout\);

-- Location: FF_X34_Y14_N23
\inst|nios2_qsys_0|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[9]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[9]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(9));

-- Location: LCCOMB_X26_Y21_N8
\inst|mm_interconnect_0|cmd_mux_003|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(9),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\);

-- Location: FF_X26_Y21_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(9));

-- Location: FF_X26_Y26_N21
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~30_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9));

-- Location: LCCOMB_X26_Y26_N4
\inst|mm_interconnect_0|cmd_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(45) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[45]~8_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_data[45]~8_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(9),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: LCCOMB_X26_Y26_N22
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~32_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10) & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\ $ (GND))) # 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10) & !\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~31\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~32_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\);

-- Location: LCCOMB_X34_Y14_N16
\inst|nios2_qsys_0|M_st_data[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_st_data[10]~2_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[10]~feeder_combout\);

-- Location: FF_X36_Y12_N1
\inst|nios2_qsys_0|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(10));

-- Location: LCCOMB_X36_Y13_N8
\inst|nios2_qsys_0|E_src2_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(10),
	combout => \inst|nios2_qsys_0|E_src2_prelim[10]~11_combout\);

-- Location: FF_X36_Y13_N9
\inst|nios2_qsys_0|E_src2_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[10]~11_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(10));

-- Location: LCCOMB_X36_Y12_N24
\inst|nios2_qsys_0|E_stw_data[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(10),
	combout => \inst|nios2_qsys_0|E_stw_data[10]~2_combout\);

-- Location: FF_X34_Y14_N17
\inst|nios2_qsys_0|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[10]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[10]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(10));

-- Location: LCCOMB_X23_Y22_N8
\inst|mm_interconnect_0|cmd_mux_003|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ = (\inst|nios2_qsys_0|M_st_data\(10) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(10),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\);

-- Location: FF_X23_Y22_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(10));

-- Location: FF_X26_Y26_N23
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~32_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10));

-- Location: LCCOMB_X35_Y14_N4
\inst|nios2_qsys_0|D_src2_imm[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(16),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(2),
	combout => \inst|nios2_qsys_0|D_src2_imm[10]~2_combout\);

-- Location: FF_X35_Y14_N5
\inst|nios2_qsys_0|E_src2_imm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[10]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(10));

-- Location: LCCOMB_X36_Y12_N10
\inst|nios2_qsys_0|M_mul_src2[10]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_imm\(10),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(10),
	combout => \inst|nios2_qsys_0|M_mul_src2[10]~18_combout\);

-- Location: LCCOMB_X36_Y12_N8
\inst|nios2_qsys_0|M_mul_src2[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|M_mul_src2[10]~18_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[10]~10_combout\);

-- Location: LCCOMB_X36_Y12_N20
\inst|nios2_qsys_0|Add8|auto_generated|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~2_combout\);

-- Location: LCCOMB_X38_Y11_N0
\inst|nios2_qsys_0|D_src2_imm[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(5),
	datac => \inst|nios2_qsys_0|D_iw\(13),
	datad => \inst|nios2_qsys_0|D_iw\(2),
	combout => \inst|nios2_qsys_0|D_src2_imm[7]~5_combout\);

-- Location: FF_X38_Y11_N1
\inst|nios2_qsys_0|E_src2_imm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[7]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(7));

-- Location: LCCOMB_X38_Y11_N10
\inst|nios2_qsys_0|Add8|auto_generated|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data[15]~7_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(7),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~5_combout\);

-- Location: LCCOMB_X39_Y12_N26
\inst|nios2_qsys_0|D_src2_imm[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(12),
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[6]~6_combout\);

-- Location: FF_X39_Y12_N27
\inst|nios2_qsys_0|E_src2_imm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[6]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(6));

-- Location: LCCOMB_X39_Y12_N30
\inst|nios2_qsys_0|Add8|auto_generated|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(6),
	datad => \inst|nios2_qsys_0|M_st_data[14]~6_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~6_combout\);

-- Location: LCCOMB_X37_Y14_N6
\inst|nios2_qsys_0|D_src2_imm[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(11),
	combout => \inst|nios2_qsys_0|D_src2_imm[5]~7_combout\);

-- Location: FF_X37_Y14_N7
\inst|nios2_qsys_0|E_src2_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[5]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(5));

-- Location: LCCOMB_X37_Y14_N24
\inst|nios2_qsys_0|Add8|auto_generated|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(5),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_st_data[13]~5_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~7_combout\);

-- Location: LCCOMB_X36_Y8_N24
\inst|nios2_qsys_0|Add8|auto_generated|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~8_combout\);

-- Location: LCCOMB_X37_Y11_N22
\inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~9_combout\,
	datab => \inst|nios2_qsys_0|E_src1[3]~9_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~7\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~8_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X37_Y11_N24
\inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[4]~8_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~8_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~9\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~10_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X37_Y11_N26
\inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[5]~7_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~11\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~12_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X37_Y11_N28
\inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~6_combout\,
	datab => \inst|nios2_qsys_0|E_src1[6]~6_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~13\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~14_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X37_Y11_N30
\inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[7]~5_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~5_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~15\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~16_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X37_Y10_N0
\inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~4_combout\,
	datab => \inst|nios2_qsys_0|E_src1[8]~4_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~17\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~18_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X37_Y10_N2
\inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~3_combout\,
	datab => \inst|nios2_qsys_0|E_src1[9]~3_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~19\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~20_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X37_Y10_N4
\inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[10]~2_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~2_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~21\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~22_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X37_Y15_N24
\inst|nios2_qsys_0|E_ctrl_br_cond_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(5),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(3),
	combout => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X37_Y15_N26
\inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(1),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout\,
	combout => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\);

-- Location: FF_X41_Y20_N21
\inst|nios2_qsys_0|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(8));

-- Location: LCCOMB_X41_Y16_N28
\inst|nios2_qsys_0|D_extra_pc[8]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(21),
	datab => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(8),
	datad => \inst|nios2_qsys_0|D_pc_plus_one\(8),
	combout => \inst|nios2_qsys_0|D_extra_pc[8]~5_combout\);

-- Location: FF_X41_Y16_N29
\inst|nios2_qsys_0|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[8]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(8));

-- Location: LCCOMB_X41_Y16_N8
\inst|nios2_qsys_0|E_alu_result[10]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[10]~2_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[10]~16_combout\);

-- Location: LCCOMB_X41_Y16_N10
\inst|nios2_qsys_0|E_alu_result[10]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datac => \inst|nios2_qsys_0|E_extra_pc\(8),
	datad => \inst|nios2_qsys_0|E_alu_result[10]~16_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[10]~17_combout\);

-- Location: LCCOMB_X37_Y12_N22
\inst|nios2_qsys_0|E_alu_result[10]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~22_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result[10]~17_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[10]~18_combout\);

-- Location: FF_X37_Y12_N23
\inst|nios2_qsys_0|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[10]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(10));

-- Location: LCCOMB_X32_Y24_N0
\inst|mm_interconnect_0|cmd_mux_001|src_data[46]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[46]~9_combout\ = (\inst|nios2_qsys_0|ic_fill_line\(5) & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|nios2_qsys_0|M_alu_result\(10) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) 
-- # (!\inst|nios2_qsys_0|ic_fill_line\(5) & (\inst|nios2_qsys_0|M_alu_result\(10) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(5),
	datab => \inst|nios2_qsys_0|M_alu_result\(10),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[46]~9_combout\);

-- Location: LCCOMB_X26_Y26_N30
\inst|mm_interconnect_0|cmd_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(46) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[46]~9_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(10),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[46]~9_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: LCCOMB_X26_Y26_N24
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~34_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11) & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\) # (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~33\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~34_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\);

-- Location: LCCOMB_X34_Y14_N2
\inst|nios2_qsys_0|M_st_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_st_data[11]~3_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[11]~feeder_combout\);

-- Location: FF_X35_Y13_N27
\inst|nios2_qsys_0|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(11));

-- Location: LCCOMB_X35_Y13_N10
\inst|nios2_qsys_0|E_src2_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|nios2_qsys_0|W_wr_data\(11),
	combout => \inst|nios2_qsys_0|E_src2_prelim[11]~12_combout\);

-- Location: FF_X35_Y13_N11
\inst|nios2_qsys_0|E_src2_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[11]~12_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(11));

-- Location: LCCOMB_X35_Y13_N22
\inst|nios2_qsys_0|E_stw_data[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(11),
	combout => \inst|nios2_qsys_0|E_stw_data[11]~3_combout\);

-- Location: FF_X34_Y14_N3
\inst|nios2_qsys_0|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[11]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[11]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(11));

-- Location: LCCOMB_X26_Y21_N10
\inst|mm_interconnect_0|cmd_mux_003|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(11),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\);

-- Location: FF_X26_Y21_N11
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(11));

-- Location: FF_X26_Y26_N25
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~34_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11));

-- Location: LCCOMB_X28_Y25_N14
\inst|mm_interconnect_0|cmd_mux_001|src_data[47]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[47]~10_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(11)) # ((\inst|nios2_qsys_0|ic_fill_line\(6) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) 
-- # (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\inst|nios2_qsys_0|ic_fill_line\(6) & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|ic_fill_line\(6),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \inst|nios2_qsys_0|M_alu_result\(11),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[47]~10_combout\);

-- Location: LCCOMB_X28_Y25_N16
\inst|mm_interconnect_0|cmd_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(47) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[47]~10_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(11),
	datac => \inst|mm_interconnect_0|cmd_mux_001|src_data[47]~10_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(47));

-- Location: LCCOMB_X26_Y26_N26
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~36_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12) & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\ $ (GND))) # 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12) & (!\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~37\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12) & !\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~35\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~36_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~37\);

-- Location: LCCOMB_X34_Y14_N28
\inst|nios2_qsys_0|M_st_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data[12]~4_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[12]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N16
\inst|nios2_qsys_0|E_src2_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(12),
	combout => \inst|nios2_qsys_0|E_src2_prelim[12]~13_combout\);

-- Location: FF_X35_Y13_N17
\inst|nios2_qsys_0|E_src2_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[12]~13_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(12));

-- Location: LCCOMB_X34_Y10_N6
\inst|nios2_qsys_0|E_stw_data[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(12),
	combout => \inst|nios2_qsys_0|E_stw_data[12]~4_combout\);

-- Location: FF_X34_Y14_N29
\inst|nios2_qsys_0|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[12]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[12]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(12));

-- Location: LCCOMB_X26_Y21_N4
\inst|mm_interconnect_0|cmd_mux_003|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(12),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\);

-- Location: FF_X26_Y21_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(12));

-- Location: FF_X26_Y26_N27
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~36_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12));

-- Location: LCCOMB_X36_Y10_N12
\inst|nios2_qsys_0|D_src2_imm[12]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(18),
	datad => \inst|nios2_qsys_0|D_iw\(5),
	combout => \inst|nios2_qsys_0|D_src2_imm[12]~0_combout\);

-- Location: FF_X36_Y10_N13
\inst|nios2_qsys_0|E_src2_imm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[12]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(12));

-- Location: LCCOMB_X36_Y10_N22
\inst|nios2_qsys_0|M_mul_src2[12]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(12),
	datad => \inst|nios2_qsys_0|E_src2_imm\(12),
	combout => \inst|nios2_qsys_0|M_mul_src2[12]~16_combout\);

-- Location: LCCOMB_X34_Y14_N24
\inst|nios2_qsys_0|M_mul_src2[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[12]~16_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[12]~12_combout\);

-- Location: LCCOMB_X36_Y10_N16
\inst|nios2_qsys_0|Add8|auto_generated|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~0_combout\);

-- Location: LCCOMB_X38_Y16_N8
\inst|nios2_qsys_0|F_iw[17]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datab => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|nios2_qsys_0|F_iw[17]~24_combout\);

-- Location: FF_X38_Y16_N9
\inst|nios2_qsys_0|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[17]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(17));

-- Location: LCCOMB_X35_Y14_N18
\inst|nios2_qsys_0|D_src2_imm[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(17),
	combout => \inst|nios2_qsys_0|D_src2_imm[11]~1_combout\);

-- Location: FF_X35_Y14_N19
\inst|nios2_qsys_0|E_src2_imm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[11]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(11));

-- Location: LCCOMB_X35_Y13_N12
\inst|nios2_qsys_0|M_mul_src2[11]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(11),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(11),
	combout => \inst|nios2_qsys_0|M_mul_src2[11]~17_combout\);

-- Location: LCCOMB_X35_Y13_N28
\inst|nios2_qsys_0|M_mul_src2[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|M_mul_src2[11]~17_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[11]~11_combout\);

-- Location: LCCOMB_X40_Y10_N20
\inst|nios2_qsys_0|Add8|auto_generated|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~1_combout\);

-- Location: LCCOMB_X37_Y10_N6
\inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[11]~1_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~1_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~23\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~24_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X37_Y10_N8
\inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~0_combout\,
	datab => \inst|nios2_qsys_0|E_src1[12]~0_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~25\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~26_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X36_Y10_N26
\inst|nios2_qsys_0|E_alu_result[12]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(0),
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_src1[12]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[12]~1_combout\);

-- Location: LCCOMB_X40_Y16_N24
\inst|nios2_qsys_0|D_extra_pc[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add1~2_combout\,
	datab => \inst|nios2_qsys_0|D_pc_plus_one\(10),
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[10]~0_combout\);

-- Location: FF_X40_Y16_N25
\inst|nios2_qsys_0|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[10]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(10));

-- Location: LCCOMB_X36_Y10_N20
\inst|nios2_qsys_0|E_alu_result[12]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_alu_result[12]~1_combout\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(10),
	combout => \inst|nios2_qsys_0|E_alu_result[12]~2_combout\);

-- Location: LCCOMB_X36_Y10_N10
\inst|nios2_qsys_0|E_alu_result[12]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~26_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[12]~2_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[12]~3_combout\);

-- Location: FF_X36_Y10_N11
\inst|nios2_qsys_0|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[12]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(12));

-- Location: LCCOMB_X34_Y24_N6
\inst|mm_interconnect_0|cmd_mux_001|src_data[48]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[48]~11_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(12)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_tag\(0))))) 
-- # (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_tag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(12),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \inst|nios2_qsys_0|ic_fill_tag\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[48]~11_combout\);

-- Location: LCCOMB_X34_Y24_N16
\inst|mm_interconnect_0|cmd_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(48) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[48]~11_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(12),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[48]~11_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(48));

-- Location: LCCOMB_X26_Y26_N28
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~38_combout\ = \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~37\ $ (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(13),
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~37\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~38_combout\);

-- Location: LCCOMB_X34_Y14_N6
\inst|nios2_qsys_0|M_st_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_st_data[13]~5_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[13]~feeder_combout\);

-- Location: FF_X32_Y13_N21
\inst|nios2_qsys_0|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(13));

-- Location: LCCOMB_X32_Y13_N6
\inst|nios2_qsys_0|E_src2_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst|nios2_qsys_0|W_wr_data\(13),
	combout => \inst|nios2_qsys_0|E_src2_prelim[13]~14_combout\);

-- Location: FF_X32_Y13_N7
\inst|nios2_qsys_0|E_src2_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[13]~14_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(13));

-- Location: LCCOMB_X32_Y13_N8
\inst|nios2_qsys_0|E_stw_data[13]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(13),
	combout => \inst|nios2_qsys_0|E_stw_data[13]~5_combout\);

-- Location: FF_X34_Y14_N7
\inst|nios2_qsys_0|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[13]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[13]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(13));

-- Location: LCCOMB_X26_Y21_N6
\inst|mm_interconnect_0|cmd_mux_003|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ = (\inst|nios2_qsys_0|M_st_data\(13) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(13),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\);

-- Location: FF_X26_Y21_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(13));

-- Location: FF_X26_Y26_N29
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~38_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(13));

-- Location: LCCOMB_X35_Y14_N14
\inst|nios2_qsys_0|D_src2_imm[13]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(19),
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[13]~15_combout\);

-- Location: FF_X35_Y14_N15
\inst|nios2_qsys_0|E_src2_imm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[13]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(13));

-- Location: LCCOMB_X32_Y13_N14
\inst|nios2_qsys_0|M_mul_src2[13]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(13),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(13),
	combout => \inst|nios2_qsys_0|M_mul_src2[13]~28_combout\);

-- Location: LCCOMB_X40_Y10_N2
\inst|nios2_qsys_0|M_mul_src2[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[13]~28_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[13]~13_combout\);

-- Location: LCCOMB_X40_Y10_N6
\inst|nios2_qsys_0|Add8|auto_generated|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~15_combout\);

-- Location: LCCOMB_X37_Y10_N10
\inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[13]~15_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~27\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~28_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X41_Y20_N26
\inst|nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[11]~23\);

-- Location: FF_X41_Y20_N27
\inst|nios2_qsys_0|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(11));

-- Location: LCCOMB_X40_Y16_N22
\inst|nios2_qsys_0|D_extra_pc[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(21),
	datab => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2_qsys_0|Add1~4_combout\,
	datad => \inst|nios2_qsys_0|D_pc_plus_one\(11),
	combout => \inst|nios2_qsys_0|D_extra_pc[11]~3_combout\);

-- Location: FF_X40_Y16_N23
\inst|nios2_qsys_0|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[11]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(11));

-- Location: LCCOMB_X43_Y16_N28
\inst|nios2_qsys_0|E_alu_result[13]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	datad => \inst|nios2_qsys_0|E_src1[13]~15_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[13]~10_combout\);

-- Location: LCCOMB_X43_Y16_N6
\inst|nios2_qsys_0|E_alu_result[13]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_extra_pc\(11),
	datad => \inst|nios2_qsys_0|E_alu_result[13]~10_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[13]~11_combout\);

-- Location: LCCOMB_X43_Y16_N8
\inst|nios2_qsys_0|E_alu_result[13]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~28_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[13]~11_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[13]~12_combout\);

-- Location: FF_X43_Y16_N9
\inst|nios2_qsys_0|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[13]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(13));

-- Location: LCCOMB_X34_Y24_N20
\inst|mm_interconnect_0|cmd_mux_001|src_data[49]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[49]~12_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(13)) # ((\inst|nios2_qsys_0|ic_fill_tag\(1) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) 
-- # (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\inst|nios2_qsys_0|ic_fill_tag\(1) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(13),
	datac => \inst|nios2_qsys_0|ic_fill_tag\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[49]~12_combout\);

-- Location: LCCOMB_X34_Y24_N2
\inst|mm_interconnect_0|cmd_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(49) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[49]~12_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(13) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(13),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[49]~12_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(49));

-- Location: LCCOMB_X40_Y11_N2
\inst|nios2_qsys_0|Add8|auto_generated|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~11_combout\);

-- Location: LCCOMB_X40_Y10_N10
\inst|nios2_qsys_0|Add8|auto_generated|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~12_combout\);

-- Location: LCCOMB_X37_Y11_N14
\inst|nios2_qsys_0|Add8|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X37_Y11_N16
\inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[0]~12_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[0]~1_cout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X37_Y11_N18
\inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~11_combout\,
	datab => \inst|nios2_qsys_0|E_src1[1]~11_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~3\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X35_Y11_N8
\inst|nios2_qsys_0|E_mem_byte_en[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_mem_byte_en[3]~4_combout\);

-- Location: FF_X35_Y11_N9
\inst|nios2_qsys_0|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_mem_byte_en[3]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mem_byte_en\(3));

-- Location: LCCOMB_X32_Y24_N2
\inst|mm_interconnect_0|cmd_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(35) = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \inst|nios2_qsys_0|M_mem_byte_en\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_mem_byte_en\(3),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: LCCOMB_X34_Y13_N16
\inst|nios2_qsys_0|E_st_data[25]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(9),
	datab => \inst|nios2_qsys_0|E_iw\(3),
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(1),
	combout => \inst|nios2_qsys_0|E_st_data[25]~19_combout\);

-- Location: LCCOMB_X34_Y13_N30
\inst|nios2_qsys_0|E_st_data[25]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|E_st_data[25]~41_combout\);

-- Location: LCCOMB_X34_Y13_N10
\inst|nios2_qsys_0|E_st_data[25]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_st_data[25]~19_combout\,
	datac => \inst|nios2_qsys_0|E_st_data[25]~41_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_st_data[25]~20_combout\);

-- Location: LCCOMB_X34_Y13_N6
\inst|nios2_qsys_0|E_src2_prelim[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(25),
	combout => \inst|nios2_qsys_0|E_src2_prelim[25]~25_combout\);

-- Location: FF_X34_Y13_N7
\inst|nios2_qsys_0|E_src2_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[25]~25_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(25));

-- Location: LCCOMB_X34_Y13_N18
\inst|nios2_qsys_0|E_st_data[25]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	datab => \inst|nios2_qsys_0|E_st_data[25]~20_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(25),
	combout => \inst|nios2_qsys_0|E_st_data[25]~21_combout\);

-- Location: FF_X34_Y13_N19
\inst|nios2_qsys_0|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[25]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(25));

-- Location: LCCOMB_X32_Y20_N30
\inst|mm_interconnect_0|cmd_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(25),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: M9K_X22_Y20_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y18_N2
\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\);

-- Location: LCCOMB_X35_Y11_N22
\inst|nios2_qsys_0|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X35_Y11_N23
\inst|nios2_qsys_0|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_mem_byte_en[1]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mem_byte_en\(1));

-- Location: LCCOMB_X28_Y22_N24
\inst|mm_interconnect_0|cmd_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(33) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\inst|nios2_qsys_0|M_mem_byte_en\(1) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mem_byte_en\(1),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(33));

-- Location: FF_X28_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X28_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\);

-- Location: LCCOMB_X31_Y24_N12
\inst|mm_interconnect_0|cmd_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~17_combout\ = (\inst|nios2_qsys_0|M_st_data\(9) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(9),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~17_combout\);

-- Location: FF_X31_Y24_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(9));

-- Location: LCCOMB_X30_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~85_combout\);

-- Location: FF_X30_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~85_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X26_Y21_N22
\inst|mm_interconnect_0|cmd_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~13_combout\ = (\inst|nios2_qsys_0|M_st_data\(11) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(11),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~13_combout\);

-- Location: FF_X26_Y21_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(11));

-- Location: LCCOMB_X34_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(11),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout\);

-- Location: LCCOMB_X30_Y20_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X30_Y20_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X29_Y24_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[14]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[14]~0_combout\);

-- Location: LCCOMB_X25_Y22_N10
\inst|mm_interconnect_0|cmd_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~9_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(15),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~9_combout\);

-- Location: FF_X25_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(15));

-- Location: LCCOMB_X25_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(15),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~7_combout\);

-- Location: LCCOMB_X28_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCCOMB_X31_Y24_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X31_Y24_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X31_Y24_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X31_Y24_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: FF_X28_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X24_Y21_N20
\inst|mm_interconnect_0|cmd_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~20_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(24),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~20_combout\);

-- Location: FF_X24_Y21_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(24));

-- Location: LCCOMB_X24_Y21_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(24),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~18_combout\);

-- Location: LCCOMB_X26_Y23_N4
\inst|mm_interconnect_0|cmd_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~18_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(25),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~18_combout\);

-- Location: FF_X26_Y23_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(25));

-- Location: LCCOMB_X26_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(25),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~16_combout\);

-- Location: LCCOMB_X23_Y24_N18
\inst|mm_interconnect_0|cmd_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~16_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(26),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~16_combout\);

-- Location: FF_X23_Y24_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(26));

-- Location: LCCOMB_X23_Y24_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(26),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~14_combout\);

-- Location: LCCOMB_X38_Y13_N30
\inst|nios2_qsys_0|E_st_data[27]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(3),
	datab => \inst|nios2_qsys_0|E_iw\(3),
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(11),
	combout => \inst|nios2_qsys_0|E_st_data[27]~25_combout\);

-- Location: LCCOMB_X38_Y13_N22
\inst|nios2_qsys_0|E_st_data[27]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|E_st_data[27]~43_combout\);

-- Location: LCCOMB_X38_Y13_N0
\inst|nios2_qsys_0|E_st_data[27]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[27]~25_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_st_data[27]~43_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[27]~26_combout\);

-- Location: FF_X32_Y9_N1
\inst|nios2_qsys_0|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(27));

-- Location: LCCOMB_X35_Y13_N18
\inst|nios2_qsys_0|E_src2_prelim[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(27),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|nios2_qsys_0|E_src2_prelim[27]~27_combout\);

-- Location: FF_X35_Y13_N19
\inst|nios2_qsys_0|E_src2_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[27]~27_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(27));

-- Location: LCCOMB_X38_Y13_N18
\inst|nios2_qsys_0|E_st_data[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	datab => \inst|nios2_qsys_0|E_st_data[27]~26_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(27),
	combout => \inst|nios2_qsys_0|E_st_data[27]~27_combout\);

-- Location: FF_X38_Y13_N19
\inst|nios2_qsys_0|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[27]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(27));

-- Location: LCCOMB_X29_Y23_N26
\inst|mm_interconnect_0|cmd_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~14_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(27),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~14_combout\);

-- Location: FF_X29_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(27));

-- Location: LCCOMB_X29_Y20_N6
\inst|mm_interconnect_0|cmd_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~28_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(29),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~28_combout\);

-- Location: FF_X29_Y20_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(29));

-- Location: FF_X35_Y9_N17
\inst|nios2_qsys_0|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(30));

-- Location: LCCOMB_X35_Y9_N24
\inst|nios2_qsys_0|E_src2_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(30),
	combout => \inst|nios2_qsys_0|E_src2_prelim[30]~30_combout\);

-- Location: FF_X35_Y9_N25
\inst|nios2_qsys_0|E_src2_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[30]~30_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(30));

-- Location: LCCOMB_X35_Y11_N12
\inst|nios2_qsys_0|E_st_data[30]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	combout => \inst|nios2_qsys_0|E_st_data[30]~46_combout\);

-- Location: FF_X38_Y12_N13
\inst|nios2_qsys_0|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(14));

-- Location: LCCOMB_X39_Y12_N20
\inst|nios2_qsys_0|E_src2_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(14),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[14]~15_combout\);

-- Location: FF_X39_Y12_N21
\inst|nios2_qsys_0|E_src2_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[14]~15_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(14));

-- Location: LCCOMB_X39_Y12_N2
\inst|nios2_qsys_0|E_st_data[30]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_src2_prelim\(14),
	datac => \inst|nios2_qsys_0|E_iw\(3),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(6),
	combout => \inst|nios2_qsys_0|E_st_data[30]~34_combout\);

-- Location: LCCOMB_X39_Y12_N12
\inst|nios2_qsys_0|E_st_data[30]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[30]~46_combout\,
	datab => \inst|nios2_qsys_0|E_st_data[30]~34_combout\,
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[30]~35_combout\);

-- Location: LCCOMB_X35_Y9_N22
\inst|nios2_qsys_0|E_st_data[30]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(30),
	datac => \inst|nios2_qsys_0|E_st_data[30]~35_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[30]~36_combout\);

-- Location: FF_X35_Y9_N23
\inst|nios2_qsys_0|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[30]~36_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(30));

-- Location: LCCOMB_X23_Y20_N0
\inst|mm_interconnect_0|cmd_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~24_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(30),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~24_combout\);

-- Location: FF_X23_Y20_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(30));

-- Location: LCCOMB_X29_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(30),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~22_combout\);

-- Location: LCCOMB_X32_Y24_N28
\inst|mm_interconnect_0|cmd_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(35) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\inst|nios2_qsys_0|M_mem_byte_en\(3) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mem_byte_en\(3),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(35));

-- Location: FF_X32_Y24_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X32_Y24_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M9K_X22_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"779E4381A2EA0CBEA96C099A66A698E4A42D13A607A190D250526D1B1801E4D100B96EC14D2FC52B00E3041061761E186C70F9589E04010F4189D4806192F373",
	mem_init1 => X"840DAD91804DF66960BD8CEE754005020D6F1058AEF65880661C49120CE7C512303CCF56B3492F93834430A26B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C445931C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA57",
	mem_init0 => X"0399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_nios2_oci:the_LT24_System_nios2_qsys_0_nios2_oci|LT24_System_nios2_qsys_0_nios2_ocimem:the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram_module:LT24_System_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_vh91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X25_Y22_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X34_Y14_N18
\inst|nios2_qsys_0|E_st_data[31]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(7),
	datab => \inst|nios2_qsys_0|E_iw\(4),
	datac => \inst|nios2_qsys_0|E_src2_prelim\(15),
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|E_st_data[31]~37_combout\);

-- Location: LCCOMB_X35_Y11_N6
\inst|nios2_qsys_0|E_st_data[31]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(3),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	combout => \inst|nios2_qsys_0|E_st_data[31]~47_combout\);

-- Location: LCCOMB_X38_Y14_N0
\inst|nios2_qsys_0|E_st_data[31]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[31]~37_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_st_data[31]~47_combout\,
	combout => \inst|nios2_qsys_0|E_st_data[31]~38_combout\);

-- Location: FF_X38_Y14_N15
\inst|nios2_qsys_0|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(31));

-- Location: LCCOMB_X38_Y14_N24
\inst|nios2_qsys_0|E_src2_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|W_wr_data\(31),
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|nios2_qsys_0|E_src2_prelim[31]~31_combout\);

-- Location: FF_X38_Y14_N25
\inst|nios2_qsys_0|E_src2_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[31]~31_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(31));

-- Location: LCCOMB_X38_Y14_N12
\inst|nios2_qsys_0|E_st_data[31]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_st_data[31]~38_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(31),
	combout => \inst|nios2_qsys_0|E_st_data[31]~39_combout\);

-- Location: FF_X38_Y14_N13
\inst|nios2_qsys_0|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[31]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(31));

-- Location: LCCOMB_X25_Y22_N2
\inst|mm_interconnect_0|cmd_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~12_combout\ = (\inst|nios2_qsys_0|M_st_data\(31) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(31),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~12_combout\);

-- Location: FF_X25_Y22_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(31));

-- Location: LCCOMB_X25_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~10_combout\);

-- Location: LCCOMB_X29_Y24_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\);

-- Location: FF_X28_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X29_Y20_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(29),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~26_combout\);

-- Location: LCCOMB_X26_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X26_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X23_Y24_N10
\inst|mm_interconnect_0|cmd_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~8_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(28),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~8_combout\);

-- Location: FF_X23_Y24_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(28));

-- Location: LCCOMB_X23_Y24_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(28),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~6_combout\);

-- Location: LCCOMB_X31_Y24_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X31_Y24_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X29_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(27),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~12_combout\);

-- Location: LCCOMB_X30_Y25_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[14]~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~8_combout\);

-- Location: LCCOMB_X35_Y11_N10
\inst|nios2_qsys_0|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X35_Y11_N11
\inst|nios2_qsys_0|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_mem_byte_en[0]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mem_byte_en\(0));

-- Location: LCCOMB_X27_Y23_N0
\inst|mm_interconnect_0|cmd_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(32) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_mem_byte_en\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(32));

-- Location: FF_X27_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X27_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X23_Y24_N30
\inst|mm_interconnect_0|cmd_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~29_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(4),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~29_combout\);

-- Location: FF_X23_Y24_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(4));

-- Location: LCCOMB_X29_Y24_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y20_N22
\inst|mm_interconnect_0|cmd_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~21_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(6),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~21_combout\);

-- Location: FF_X23_Y20_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(6));

-- Location: LCCOMB_X29_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout\);

-- Location: FF_X36_Y10_N3
\inst|nios2_qsys_0|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(16));

-- Location: LCCOMB_X35_Y13_N8
\inst|nios2_qsys_0|E_src2_prelim[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|nios2_qsys_0|W_wr_data\(16),
	combout => \inst|nios2_qsys_0|E_src2_prelim[16]~16_combout\);

-- Location: FF_X35_Y13_N9
\inst|nios2_qsys_0|E_src2_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[16]~16_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(16));

-- Location: LCCOMB_X36_Y10_N24
\inst|nios2_qsys_0|M_st_data[16]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(16),
	combout => \inst|nios2_qsys_0|M_st_data[16]~8_combout\);

-- Location: FF_X36_Y10_N25
\inst|nios2_qsys_0|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[16]~8_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[8]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(16));

-- Location: LCCOMB_X23_Y23_N8
\inst|mm_interconnect_0|cmd_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~32_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(16),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~32_combout\);

-- Location: FF_X23_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(16));

-- Location: LCCOMB_X23_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(16),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~31_combout\);

-- Location: LCCOMB_X34_Y11_N8
\inst|nios2_qsys_0|E_src2_prelim[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst|nios2_qsys_0|W_wr_data\(18),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[18]~18_combout\);

-- Location: FF_X34_Y11_N9
\inst|nios2_qsys_0|E_src2_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[18]~18_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(18));

-- Location: LCCOMB_X37_Y13_N10
\inst|nios2_qsys_0|M_st_data[18]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(18),
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_st_data[18]~10_combout\);

-- Location: FF_X37_Y13_N11
\inst|nios2_qsys_0|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[18]~10_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[10]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(18));

-- Location: LCCOMB_X24_Y21_N16
\inst|mm_interconnect_0|cmd_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~30_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(18),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~30_combout\);

-- Location: FF_X24_Y21_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(18));

-- Location: LCCOMB_X24_Y21_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\);

-- Location: LCCOMB_X23_Y23_N0
\inst|mm_interconnect_0|cmd_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~5_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(20),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: FF_X23_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(20));

-- Location: LCCOMB_X23_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~3_combout\);

-- Location: LCCOMB_X24_Y21_N24
\inst|mm_interconnect_0|cmd_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~10_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(23),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~10_combout\);

-- Location: FF_X24_Y21_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(23));

-- Location: LCCOMB_X24_Y21_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(23),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~8_combout\);

-- Location: LCCOMB_X35_Y11_N2
\inst|nios2_qsys_0|E_mem_byte_en[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_mem_byte_en[2]~5_combout\);

-- Location: FF_X35_Y11_N3
\inst|nios2_qsys_0|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_mem_byte_en[2]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mem_byte_en\(2));

-- Location: LCCOMB_X26_Y24_N24
\inst|mm_interconnect_0|cmd_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(34) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_mem_byte_en\(2),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(34));

-- Location: FF_X26_Y24_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X26_Y24_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable\(2),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X22_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"601894240313C88A2A2F0C8F097509342C4E7E88DB4F335860C44D32B5072CC5D178D49173B2D2C7F7487578770A1407A2A660A8C6126BB4DAE144B0F1AEAA54",
	mem_init1 => X"9D134467303DD60A2F16C30AD63015BC320C1CC7C2C573109E0742B2C907A212908C22670605C6201B98B03015851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D4",
	mem_init0 => X"68A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF359391203",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_nios2_oci:the_LT24_System_nios2_qsys_0_nios2_oci|LT24_System_nios2_qsys_0_nios2_ocimem:the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram_module:LT24_System_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_vh91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X31_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X32_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCCOMB_X32_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X30_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\);

-- Location: FF_X32_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: FF_X32_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X28_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X28_Y23_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X23_Y23_N20
\inst|mm_interconnect_0|cmd_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~22_combout\ = (\inst|nios2_qsys_0|M_st_data\(22) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(22),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~22_combout\);

-- Location: FF_X23_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(22));

-- Location: LCCOMB_X23_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(22),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\);

-- Location: LCCOMB_X31_Y24_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X31_Y24_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X29_Y23_N24
\inst|mm_interconnect_0|cmd_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~26_combout\ = (\inst|nios2_qsys_0|M_st_data\(21) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(21),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~26_combout\);

-- Location: FF_X29_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(21));

-- Location: LCCOMB_X29_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(21),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~24_combout\);

-- Location: LCCOMB_X28_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X28_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X23_Y23_N12
\inst|mm_interconnect_0|cmd_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~6_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(19),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: FF_X23_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(19));

-- Location: LCCOMB_X23_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(19),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~4_combout\);

-- Location: LCCOMB_X26_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]~3_combout\);

-- Location: FF_X26_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]~3_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: FF_X38_Y10_N9
\inst|nios2_qsys_0|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(17));

-- Location: LCCOMB_X35_Y13_N6
\inst|nios2_qsys_0|E_src2_prelim[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(17),
	combout => \inst|nios2_qsys_0|E_src2_prelim[17]~17_combout\);

-- Location: FF_X35_Y13_N7
\inst|nios2_qsys_0|E_src2_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[17]~17_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(17));

-- Location: LCCOMB_X37_Y13_N24
\inst|nios2_qsys_0|M_st_data[17]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(17),
	combout => \inst|nios2_qsys_0|M_st_data[17]~9_combout\);

-- Location: FF_X37_Y13_N25
\inst|nios2_qsys_0|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[17]~9_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[9]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(17));

-- Location: LCCOMB_X26_Y23_N12
\inst|mm_interconnect_0|cmd_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~31_combout\ = (\inst|nios2_qsys_0|M_st_data\(17) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(17),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~31_combout\);

-- Location: FF_X26_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(17));

-- Location: LCCOMB_X26_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(17),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~30_combout\);

-- Location: LCCOMB_X35_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X35_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X34_Y21_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X35_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~0_combout\);

-- Location: LCCOMB_X35_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1_combout\);

-- Location: LCCOMB_X32_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\);

-- Location: FF_X39_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(7));

-- Location: LCCOMB_X32_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\);

-- Location: FF_X39_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(7));

-- Location: LCCOMB_X39_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~36_combout\);

-- Location: LCCOMB_X35_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~36_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~37_combout\);

-- Location: FF_X35_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~37_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X35_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X31_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X29_Y19_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\);

-- Location: FF_X31_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: FF_X32_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: FF_X38_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(8));

-- Location: FF_X38_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(8));

-- Location: LCCOMB_X38_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~34_combout\);

-- Location: LCCOMB_X35_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~34_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~35_combout\);

-- Location: FF_X35_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~35_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X31_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X31_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X31_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: FF_X32_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X38_Y22_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]~feeder_combout\);

-- Location: FF_X38_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(9));

-- Location: FF_X38_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(9));

-- Location: LCCOMB_X38_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(9),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(9),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~38_combout\);

-- Location: LCCOMB_X35_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~38_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~39_combout\);

-- Location: FF_X35_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~39_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X31_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X37_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(10));

-- Location: FF_X38_Y20_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(10));

-- Location: LCCOMB_X37_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(10),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~40_combout\);

-- Location: LCCOMB_X35_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~40_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~41_combout\);

-- Location: FF_X35_Y22_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~41_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X31_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X31_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X31_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X31_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X31_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X32_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X32_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X35_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X35_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X23_Y24_N6
\inst|mm_interconnect_0|cmd_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~11_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(7),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~11_combout\);

-- Location: FF_X23_Y24_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(7));

-- Location: LCCOMB_X23_Y24_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~9_combout\);

-- Location: LCCOMB_X26_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~5_combout\);

-- Location: FF_X26_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~5_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X26_Y23_N0
\inst|mm_interconnect_0|cmd_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~25_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(5),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~25_combout\);

-- Location: FF_X26_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(5));

-- Location: LCCOMB_X26_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~23_combout\);

-- Location: LCCOMB_X35_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~4_combout\);

-- Location: FF_X35_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~4_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X23_Y24_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(4),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~27_combout\);

-- Location: LCCOMB_X28_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]~1_combout\);

-- Location: FF_X34_Y21_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: FF_X28_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]~1_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X28_Y22_N28
\inst|mm_interconnect_0|cmd_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~0_combout\ = (\inst|nios2_qsys_0|M_st_data\(3) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(3),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: FF_X28_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(3));

-- Location: LCCOMB_X28_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~28_combout\);

-- Location: LCCOMB_X28_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]~0_combout\);

-- Location: LCCOMB_X32_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X32_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: FF_X28_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]~0_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X23_Y23_N28
\inst|mm_interconnect_0|cmd_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~4_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(2),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: FF_X23_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(2));

-- Location: LCCOMB_X23_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(2),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X32_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X32_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X31_Y24_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X31_Y24_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: FF_X34_Y13_N29
\inst|nios2_qsys_0|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[9]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(1));

-- Location: LCCOMB_X28_Y22_N20
\inst|mm_interconnect_0|cmd_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~3_combout\ = (\inst|nios2_qsys_0|M_st_data\(1) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(1),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: FF_X28_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(1));

-- Location: LCCOMB_X28_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X29_Y24_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~2_combout\);

-- Location: LCCOMB_X30_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X30_Y22_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X25_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~2_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X31_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X31_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X30_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCCOMB_X30_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X30_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X30_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X30_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X31_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X31_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X30_Y22_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCCOMB_X30_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: FF_X30_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X30_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X30_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X28_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X28_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X31_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X31_Y23_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X30_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCCOMB_X30_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: FF_X30_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X30_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X30_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X31_Y24_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~25_combout\);

-- Location: FF_X30_Y25_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~8_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X34_Y14_N0
\inst|nios2_qsys_0|M_st_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_st_data[14]~6_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[14]~feeder_combout\);

-- Location: LCCOMB_X39_Y12_N8
\inst|nios2_qsys_0|E_stw_data[14]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(14),
	combout => \inst|nios2_qsys_0|E_stw_data[14]~6_combout\);

-- Location: FF_X34_Y14_N1
\inst|nios2_qsys_0|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[14]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[14]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(14));

-- Location: LCCOMB_X29_Y21_N6
\inst|mm_interconnect_0|cmd_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~23_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(14),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~23_combout\);

-- Location: FF_X29_Y21_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(14));

-- Location: LCCOMB_X29_Y21_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(14),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~21_combout\);

-- Location: LCCOMB_X25_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X25_Y23_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X29_Y21_N2
\inst|mm_interconnect_0|cmd_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~27_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(13),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~27_combout\);

-- Location: FF_X29_Y21_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(13));

-- Location: LCCOMB_X29_Y21_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~25_combout\);

-- Location: LCCOMB_X26_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~7_combout\);

-- Location: FF_X34_Y23_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X26_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~7_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X26_Y21_N12
\inst|mm_interconnect_0|cmd_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~7_combout\ = (\inst|nios2_qsys_0|M_st_data\(12) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(12),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: FF_X26_Y21_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(12));

-- Location: LCCOMB_X34_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(12),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~5_combout\);

-- Location: FF_X37_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(12));

-- Location: FF_X38_Y20_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(12));

-- Location: LCCOMB_X37_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(12),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(12),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~42_combout\);

-- Location: LCCOMB_X37_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~42_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~43_combout\);

-- Location: FF_X37_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~43_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X34_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X34_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X34_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: FF_X34_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X28_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X28_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X29_Y23_N12
\inst|mm_interconnect_0|cmd_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~15_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(10),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~15_combout\);

-- Location: FF_X29_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(10));

-- Location: LCCOMB_X29_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13_combout\);

-- Location: LCCOMB_X25_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X25_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: FF_X37_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(15));

-- Location: LCCOMB_X38_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15]~feeder_combout\);

-- Location: FF_X38_Y22_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(15));

-- Location: LCCOMB_X37_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(15),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~50_combout\);

-- Location: LCCOMB_X37_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~50_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~51_combout\);

-- Location: FF_X37_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~51_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X30_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X30_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X30_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X30_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: FF_X37_Y22_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(14));

-- Location: FF_X38_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(14));

-- Location: LCCOMB_X37_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(14),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(14),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~46_combout\);

-- Location: LCCOMB_X37_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~46_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~47_combout\);

-- Location: FF_X37_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~47_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X30_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X30_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X30_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: FF_X37_Y22_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(13));

-- Location: FF_X38_Y20_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(13));

-- Location: LCCOMB_X37_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(13),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~48_combout\);

-- Location: LCCOMB_X35_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~48_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~49_combout\);

-- Location: FF_X35_Y22_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~49_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X35_Y22_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X34_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X34_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: FF_X34_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X28_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X28_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X32_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X32_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X37_Y22_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(11));

-- Location: FF_X38_Y20_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(11));

-- Location: LCCOMB_X37_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(11),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(11),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~44_combout\);

-- Location: LCCOMB_X37_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~44_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~45_combout\);

-- Location: FF_X37_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~45_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X34_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X34_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X34_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: FF_X32_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X31_Y24_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X31_Y24_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X31_Y24_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(9),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15_combout\);

-- Location: LCCOMB_X27_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y24_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(4),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X27_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X25_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~13_combout\);

-- Location: FF_X25_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(24));

-- Location: FF_X24_Y23_N9
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X24_Y21_N12
\inst|mm_interconnect_0|cmd_mux_003|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ = (\inst|nios2_qsys_0|M_st_data\(24) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(24),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\);

-- Location: FF_X24_Y21_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(24));

-- Location: LCCOMB_X24_Y20_N14
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(24) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(24),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0_combout\);

-- Location: LCCOMB_X30_Y18_N8
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\) # 
-- ((\inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X23_Y18_N10
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0_combout\ = (!\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ & (!\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ & (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) $ 
-- (\inst|mm_interconnect_0|cmd_mux_003|src_data\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0_combout\);

-- Location: LCCOMB_X24_Y18_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\ = (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\ & 
-- \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\);

-- Location: FF_X24_Y20_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(24));

-- Location: FF_X24_Y23_N23
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X24_Y23_N8
\inst|mm_interconnect_0|rsp_mux|src_data[24]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[24]~17_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24))))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[24]~17_combout\);

-- Location: LCCOMB_X24_Y23_N30
\inst|mm_interconnect_0|rsp_mux|src_data[24]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[24]~18_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[24]~17_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[24]~17_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[24]~18_combout\);

-- Location: FF_X24_Y23_N31
\inst|nios2_qsys_0|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[24]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(24));

-- Location: LCCOMB_X23_Y20_N28
\inst|mm_interconnect_0|cmd_mux_003|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(25),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\);

-- Location: FF_X23_Y20_N29
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(25));

-- Location: LCCOMB_X25_Y20_N4
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(25),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0_combout\);

-- Location: FF_X25_Y20_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(25));

-- Location: FF_X25_Y20_N21
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X25_Y20_N18
\inst|mm_interconnect_0|rsp_mux|src_data[25]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[25]~19_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[25]~19_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst|mm_interconnect_0|rsp_mux|src_data[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[25]~20_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[25]~19_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[25]~19_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[25]~20_combout\);

-- Location: FF_X25_Y20_N9
\inst|nios2_qsys_0|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[25]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(25));

-- Location: LCCOMB_X23_Y24_N8
\inst|mm_interconnect_0|cmd_mux_003|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ = (\inst|nios2_qsys_0|M_st_data\(26) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(26),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\);

-- Location: FF_X23_Y24_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(26));

-- Location: LCCOMB_X24_Y20_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(26),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0_combout\);

-- Location: FF_X24_Y20_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(26));

-- Location: FF_X25_Y20_N23
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X25_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~9_combout\);

-- Location: FF_X25_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(26));

-- Location: FF_X25_Y20_N25
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X25_Y20_N24
\inst|mm_interconnect_0|rsp_mux|src_data[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[26]~21_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[26]~21_combout\);

-- Location: LCCOMB_X32_Y20_N12
\inst|mm_interconnect_0|cmd_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(27),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: M9K_X33_Y24_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y20_N28
\inst|mm_interconnect_0|rsp_mux|src_data[26]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[26]~22_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[26]~21_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[26]~21_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[26]~22_combout\);

-- Location: FF_X25_Y20_N29
\inst|nios2_qsys_0|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[26]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(26));

-- Location: M9K_X33_Y17_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data_module:LT24_System_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y12_N12
\inst|nios2_qsys_0|F_iw[21]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[21]~12_combout\);

-- Location: FF_X35_Y12_N13
\inst|nios2_qsys_0|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[21]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X38_Y15_N30
\inst|nios2_qsys_0|D_wr_dst_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_wr_dst_reg~18_combout\);

-- Location: LCCOMB_X38_Y15_N14
\inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_wr_dst_reg~18_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\,
	datad => \inst|nios2_qsys_0|Equal4~1_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X38_Y15_N8
\inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_ctrl_logic~9_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X38_Y14_N26
\inst|nios2_qsys_0|D_src2_imm[30]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_iw\(21),
	datad => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[30]~16_combout\);

-- Location: FF_X38_Y14_N27
\inst|nios2_qsys_0|E_src2_imm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[30]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(31));

-- Location: LCCOMB_X38_Y14_N8
\inst|nios2_qsys_0|E_src2[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(31),
	combout => \inst|nios2_qsys_0|E_src2[31]~2_combout\);

-- Location: LCCOMB_X39_Y14_N12
\inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~4_combout\);

-- Location: LCCOMB_X39_Y14_N14
\inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~4_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~5_combout\);

-- Location: LCCOMB_X38_Y22_N18
\inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_iw\(5),
	combout => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X38_Y14_N22
\inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~5_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: FF_X38_Y14_N23
\inst|nios2_qsys_0|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\);

-- Location: LCCOMB_X38_Y14_N16
\inst|nios2_qsys_0|E_src2[31]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(31),
	combout => \inst|nios2_qsys_0|E_src2[31]~0_combout\);

-- Location: LCCOMB_X38_Y14_N10
\inst|nios2_qsys_0|Add8|auto_generated|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2[31]~2_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\,
	datad => \inst|nios2_qsys_0|E_src2[31]~0_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~16_combout\);

-- Location: LCCOMB_X38_Y14_N20
\inst|nios2_qsys_0|E_arith_src1[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\,
	datac => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src1\(31));

-- Location: LCCOMB_X35_Y9_N26
\inst|nios2_qsys_0|E_arith_src2[30]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(30),
	combout => \inst|nios2_qsys_0|E_arith_src2[30]~0_combout\);

-- Location: LCCOMB_X35_Y14_N28
\inst|nios2_qsys_0|D_src2_imm[15]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(21),
	datad => \inst|nios2_qsys_0|D_iw\(5),
	combout => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\);

-- Location: LCCOMB_X35_Y14_N12
\inst|nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: LCCOMB_X35_Y9_N28
\inst|nios2_qsys_0|D_src2_imm[30]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(20),
	datac => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[30]~17_combout\);

-- Location: FF_X35_Y9_N29
\inst|nios2_qsys_0|E_src2_imm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[30]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(30));

-- Location: LCCOMB_X35_Y9_N6
\inst|nios2_qsys_0|Add8|auto_generated|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[30]~0_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(30),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~17_combout\);

-- Location: LCCOMB_X35_Y9_N18
\inst|nios2_qsys_0|D_src2_imm[29]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(19),
	combout => \inst|nios2_qsys_0|D_src2_imm[29]~18_combout\);

-- Location: FF_X35_Y9_N19
\inst|nios2_qsys_0|E_src2_imm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[29]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(29));

-- Location: LCCOMB_X35_Y9_N10
\inst|nios2_qsys_0|E_src2_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(29),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[29]~29_combout\);

-- Location: FF_X35_Y9_N11
\inst|nios2_qsys_0|E_src2_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[29]~29_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(29));

-- Location: LCCOMB_X35_Y9_N0
\inst|nios2_qsys_0|E_arith_src2[29]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(29),
	combout => \inst|nios2_qsys_0|E_arith_src2[29]~2_combout\);

-- Location: LCCOMB_X35_Y9_N8
\inst|nios2_qsys_0|Add8|auto_generated|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(29),
	datac => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[29]~2_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~18_combout\);

-- Location: LCCOMB_X34_Y10_N12
\inst|nios2_qsys_0|E_src2_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(28),
	combout => \inst|nios2_qsys_0|E_src2_prelim[28]~28_combout\);

-- Location: FF_X34_Y10_N13
\inst|nios2_qsys_0|E_src2_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[28]~28_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(28));

-- Location: LCCOMB_X34_Y10_N22
\inst|nios2_qsys_0|E_arith_src2[28]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(28),
	combout => \inst|nios2_qsys_0|E_arith_src2[28]~4_combout\);

-- Location: LCCOMB_X34_Y10_N8
\inst|nios2_qsys_0|D_src2_imm[28]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(18),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[28]~19_combout\);

-- Location: FF_X34_Y10_N9
\inst|nios2_qsys_0|E_src2_imm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[28]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(28));

-- Location: LCCOMB_X34_Y10_N20
\inst|nios2_qsys_0|Add8|auto_generated|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[28]~4_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(28),
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~19_combout\);

-- Location: LCCOMB_X38_Y13_N14
\inst|nios2_qsys_0|D_src2_imm[27]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(17),
	datab => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[27]~20_combout\);

-- Location: FF_X38_Y13_N15
\inst|nios2_qsys_0|E_src2_imm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[27]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(27));

-- Location: LCCOMB_X38_Y13_N12
\inst|nios2_qsys_0|E_arith_src2[27]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(27),
	combout => \inst|nios2_qsys_0|E_arith_src2[27]~6_combout\);

-- Location: LCCOMB_X38_Y13_N24
\inst|nios2_qsys_0|Add8|auto_generated|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(27),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[27]~6_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~20_combout\);

-- Location: LCCOMB_X36_Y13_N10
\inst|nios2_qsys_0|D_src2_imm[26]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[26]~21_combout\);

-- Location: FF_X36_Y13_N11
\inst|nios2_qsys_0|E_src2_imm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[26]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(26));

-- Location: LCCOMB_X36_Y13_N16
\inst|nios2_qsys_0|E_arith_src2[26]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(26),
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[26]~8_combout\);

-- Location: LCCOMB_X36_Y13_N6
\inst|nios2_qsys_0|Add8|auto_generated|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(26),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[26]~8_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~21_combout\);

-- Location: LCCOMB_X34_Y13_N0
\inst|nios2_qsys_0|D_src2_imm[25]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_src2_imm[25]~22_combout\);

-- Location: FF_X34_Y13_N1
\inst|nios2_qsys_0|E_src2_imm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[25]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(25));

-- Location: LCCOMB_X34_Y13_N14
\inst|nios2_qsys_0|E_arith_src2[25]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(25),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[25]~10_combout\);

-- Location: LCCOMB_X34_Y13_N12
\inst|nios2_qsys_0|Add8|auto_generated|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(25),
	datac => \inst|nios2_qsys_0|E_arith_src2[25]~10_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~22_combout\);

-- Location: LCCOMB_X36_Y11_N6
\inst|nios2_qsys_0|D_src2_imm[24]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(14),
	datab => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[24]~23_combout\);

-- Location: FF_X36_Y11_N7
\inst|nios2_qsys_0|E_src2_imm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[24]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(24));

-- Location: LCCOMB_X32_Y12_N30
\inst|nios2_qsys_0|E_arith_src2[24]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(24),
	combout => \inst|nios2_qsys_0|E_arith_src2[24]~12_combout\);

-- Location: LCCOMB_X36_Y11_N24
\inst|nios2_qsys_0|Add8|auto_generated|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(24),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_arith_src2[24]~12_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~23_combout\);

-- Location: LCCOMB_X38_Y11_N22
\inst|nios2_qsys_0|D_src2_imm[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[23]~24_combout\);

-- Location: FF_X38_Y11_N23
\inst|nios2_qsys_0|E_src2_imm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[23]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(23));

-- Location: FF_X35_Y10_N13
\inst|nios2_qsys_0|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(23));

-- Location: LCCOMB_X34_Y11_N26
\inst|nios2_qsys_0|E_src2_prelim[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(23),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[23]~23_combout\);

-- Location: FF_X34_Y11_N27
\inst|nios2_qsys_0|E_src2_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[23]~23_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(23));

-- Location: LCCOMB_X38_Y11_N28
\inst|nios2_qsys_0|Add8|auto_generated|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(23),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~24_combout\);

-- Location: LCCOMB_X38_Y11_N30
\inst|nios2_qsys_0|Add8|auto_generated|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(23),
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|_~24_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~25_combout\);

-- Location: LCCOMB_X37_Y13_N4
\inst|nios2_qsys_0|D_src2_imm[22]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[22]~25_combout\);

-- Location: FF_X37_Y13_N5
\inst|nios2_qsys_0|E_src2_imm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[22]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(22));

-- Location: FF_X35_Y10_N3
\inst|nios2_qsys_0|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(22));

-- Location: LCCOMB_X34_Y11_N4
\inst|nios2_qsys_0|E_src2_prelim[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(22),
	combout => \inst|nios2_qsys_0|E_src2_prelim[22]~22_combout\);

-- Location: FF_X34_Y11_N5
\inst|nios2_qsys_0|E_src2_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[22]~22_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(22));

-- Location: LCCOMB_X41_Y10_N6
\inst|nios2_qsys_0|Add8|auto_generated|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(22),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~26_combout\);

-- Location: LCCOMB_X41_Y10_N24
\inst|nios2_qsys_0|Add8|auto_generated|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(22),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|_~26_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~27_combout\);

-- Location: LCCOMB_X37_Y14_N20
\inst|nios2_qsys_0|D_src2_imm[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(11),
	datac => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[21]~26_combout\);

-- Location: FF_X37_Y14_N21
\inst|nios2_qsys_0|E_src2_imm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[21]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(21));

-- Location: LCCOMB_X37_Y14_N26
\inst|nios2_qsys_0|Add8|auto_generated|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(21),
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~28_combout\);

-- Location: LCCOMB_X37_Y14_N12
\inst|nios2_qsys_0|Add8|auto_generated|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(21),
	datac => \inst|nios2_qsys_0|Add8|auto_generated|_~28_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~29_combout\);

-- Location: LCCOMB_X35_Y13_N20
\inst|nios2_qsys_0|E_src2_prelim[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst|nios2_qsys_0|W_wr_data\(20),
	combout => \inst|nios2_qsys_0|E_src2_prelim[20]~20_combout\);

-- Location: FF_X35_Y13_N21
\inst|nios2_qsys_0|E_src2_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[20]~20_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(20));

-- Location: LCCOMB_X38_Y13_N2
\inst|nios2_qsys_0|Add8|auto_generated|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(20),
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~30_combout\);

-- Location: LCCOMB_X38_Y13_N10
\inst|nios2_qsys_0|D_src2_imm[20]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(10),
	combout => \inst|nios2_qsys_0|D_src2_imm[20]~27_combout\);

-- Location: FF_X38_Y13_N11
\inst|nios2_qsys_0|E_src2_imm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[20]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(20));

-- Location: LCCOMB_X38_Y13_N20
\inst|nios2_qsys_0|Add8|auto_generated|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~30_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(20),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~31_combout\);

-- Location: LCCOMB_X36_Y9_N0
\inst|nios2_qsys_0|E_src2_prelim[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(19),
	combout => \inst|nios2_qsys_0|E_src2_prelim[19]~19_combout\);

-- Location: FF_X36_Y9_N1
\inst|nios2_qsys_0|E_src2_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[19]~19_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(19));

-- Location: LCCOMB_X36_Y11_N18
\inst|nios2_qsys_0|Add8|auto_generated|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(19),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~32_combout\);

-- Location: LCCOMB_X23_Y20_N8
\inst|mm_interconnect_0|cmd_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(30),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: M9K_X22_Y27_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N6
\inst|mm_interconnect_0|cmd_mux_003|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~33_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(30),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~33_combout\);

-- Location: FF_X23_Y20_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(30));

-- Location: LCCOMB_X25_Y20_N14
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(30),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0_combout\);

-- Location: FF_X25_Y20_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(30));

-- Location: FF_X25_Y20_N27
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X25_Y20_N30
\inst|mm_interconnect_0|rsp_mux|src_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[30]~30_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(30) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[30]~30_combout\);

-- Location: LCCOMB_X27_Y20_N30
\inst|mm_interconnect_0|rsp_mux|src_data[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[30]~31_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[30]~30_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[30]~30_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[30]~31_combout\);

-- Location: FF_X27_Y20_N31
\inst|nios2_qsys_0|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[30]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(30));

-- Location: LCCOMB_X23_Y22_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~34_combout\ = (\inst|nios2_qsys_0|M_st_data\(31) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(31),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~34_combout\);

-- Location: FF_X23_Y22_N25
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~34_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(31));

-- Location: LCCOMB_X26_Y20_N8
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(31),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0_combout\);

-- Location: FF_X26_Y20_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(31));

-- Location: FF_X25_Y22_N17
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X25_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~5_combout\);

-- Location: FF_X25_Y22_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(31));

-- Location: FF_X25_Y22_N19
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X25_Y22_N18
\inst|mm_interconnect_0|rsp_mux|src_data[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[31]~32_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31)) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[31]~32_combout\);

-- Location: LCCOMB_X25_Y22_N12
\inst|mm_interconnect_0|rsp_mux|src_data[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[31]~33_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[31]~32_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[31]~32_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[31]~33_combout\);

-- Location: FF_X25_Y22_N13
\inst|nios2_qsys_0|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[31]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(31));

-- Location: M9K_X33_Y20_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data_module:LT24_System_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y12_N0
\inst|nios2_qsys_0|F_iw[9]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[9]~26_combout\);

-- Location: FF_X35_Y12_N1
\inst|nios2_qsys_0|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[9]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(9));

-- Location: LCCOMB_X36_Y11_N2
\inst|nios2_qsys_0|D_src2_imm[19]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(9),
	datad => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[19]~28_combout\);

-- Location: FF_X36_Y11_N3
\inst|nios2_qsys_0|E_src2_imm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[19]~28_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(19));

-- Location: LCCOMB_X36_Y11_N28
\inst|nios2_qsys_0|Add8|auto_generated|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~32_combout\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(19),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~33_combout\);

-- Location: LCCOMB_X37_Y13_N6
\inst|nios2_qsys_0|D_src2_imm[18]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(8),
	datab => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[18]~29_combout\);

-- Location: FF_X37_Y13_N7
\inst|nios2_qsys_0|E_src2_imm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[18]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(18));

-- Location: LCCOMB_X37_Y13_N28
\inst|nios2_qsys_0|Add8|auto_generated|_~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_prelim\(18),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~34_combout\);

-- Location: LCCOMB_X37_Y13_N14
\inst|nios2_qsys_0|Add8|auto_generated|_~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(18),
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~34_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~35_combout\);

-- Location: LCCOMB_X37_Y13_N12
\inst|nios2_qsys_0|D_src2_imm[17]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(7),
	datab => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[17]~30_combout\);

-- Location: FF_X37_Y13_N13
\inst|nios2_qsys_0|E_src2_imm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[17]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(17));

-- Location: LCCOMB_X37_Y13_N8
\inst|nios2_qsys_0|Add8|auto_generated|_~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(17),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~36_combout\);

-- Location: LCCOMB_X37_Y13_N2
\inst|nios2_qsys_0|Add8|auto_generated|_~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(17),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|_~36_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~37_combout\);

-- Location: LCCOMB_X36_Y10_N8
\inst|nios2_qsys_0|Add8|auto_generated|_~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(16),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~38_combout\);

-- Location: LCCOMB_X37_Y13_N18
\inst|nios2_qsys_0|D_src2_imm[16]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(6),
	datac => \inst|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[16]~31_combout\);

-- Location: FF_X37_Y13_N19
\inst|nios2_qsys_0|E_src2_imm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[16]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(16));

-- Location: LCCOMB_X36_Y10_N18
\inst|nios2_qsys_0|Add8|auto_generated|_~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|_~38_combout\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(16),
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~39_combout\);

-- Location: FF_X35_Y14_N29
\inst|nios2_qsys_0|E_src2_imm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[15]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(15));

-- Location: LCCOMB_X34_Y14_N12
\inst|nios2_qsys_0|M_mul_src2[15]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(15),
	datad => \inst|nios2_qsys_0|E_src2_imm\(15),
	combout => \inst|nios2_qsys_0|M_mul_src2[15]~26_combout\);

-- Location: LCCOMB_X34_Y14_N26
\inst|nios2_qsys_0|M_mul_src2[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[15]~26_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[15]~15_combout\);

-- Location: LCCOMB_X36_Y8_N8
\inst|nios2_qsys_0|Add8|auto_generated|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~13_combout\);

-- Location: LCCOMB_X39_Y12_N10
\inst|nios2_qsys_0|D_src2_imm[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(20),
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[14]~14_combout\);

-- Location: FF_X39_Y12_N11
\inst|nios2_qsys_0|E_src2_imm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[14]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(14));

-- Location: LCCOMB_X39_Y12_N28
\inst|nios2_qsys_0|M_mul_src2[14]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(14),
	datad => \inst|nios2_qsys_0|E_src2_imm\(14),
	combout => \inst|nios2_qsys_0|M_mul_src2[14]~27_combout\);

-- Location: LCCOMB_X39_Y12_N22
\inst|nios2_qsys_0|M_mul_src2[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[14]~27_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[14]~14_combout\);

-- Location: LCCOMB_X40_Y10_N28
\inst|nios2_qsys_0|Add8|auto_generated|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~14_combout\);

-- Location: LCCOMB_X37_Y10_N12
\inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~14_combout\,
	datab => \inst|nios2_qsys_0|E_src1[14]~14_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~29\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~30_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X37_Y10_N14
\inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[15]~13_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~13_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~31\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~32_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X37_Y10_N16
\inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~39_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~33\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~34_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X37_Y10_N18
\inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~37_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~35\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~36_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X37_Y10_N20
\inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~35_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~37\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~38_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X37_Y10_N22
\inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~33_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~39\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~40_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X37_Y10_N24
\inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~31_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~41\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~42_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X37_Y10_N26
\inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~29_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~43\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~44_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X37_Y10_N28
\inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~27_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~45\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~46_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X37_Y10_N30
\inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~47\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~48_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X37_Y9_N0
\inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~23_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~49\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~50_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X37_Y9_N2
\inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~22_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~51\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~52_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X37_Y9_N4
\inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~53\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~54_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X37_Y9_N6
\inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~55\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~56_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X37_Y9_N8
\inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~19_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~57\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~58_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X37_Y9_N10
\inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~18_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~59\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~60_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X37_Y9_N12
\inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~17_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~61\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~62_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X37_Y9_N14
\inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|_~16_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src1\(31),
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~63\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~64_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X38_Y14_N28
\inst|nios2_qsys_0|E_src2[31]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(31),
	datad => \inst|nios2_qsys_0|E_src2[31]~0_combout\,
	combout => \inst|nios2_qsys_0|E_src2[31]~1_combout\);

-- Location: LCCOMB_X38_Y9_N16
\inst|nios2_qsys_0|E_alu_result[31]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_src2[31]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(0),
	combout => \inst|nios2_qsys_0|E_alu_result[31]~45_combout\);

-- Location: LCCOMB_X37_Y12_N6
\inst|nios2_qsys_0|E_alu_result[31]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~64_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[31]~45_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[31]~46_combout\);

-- Location: FF_X37_Y12_N7
\inst|nios2_qsys_0|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[31]~46_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(31));

-- Location: LCCOMB_X37_Y12_N24
\inst|nios2_qsys_0|M_wr_data_unfiltered[31]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(31),
	datad => \inst|nios2_qsys_0|M_alu_result\(31),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~34_combout\);

-- Location: FF_X41_Y10_N27
\inst|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1_q\);

-- Location: FF_X41_Y10_N19
\inst|nios2_qsys_0|M_mul_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(18));

-- Location: FF_X38_Y8_N11
\inst|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N29
\inst|nios2_qsys_0|M_mul_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(19));

-- Location: FF_X36_Y8_N29
\inst|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N27
\inst|nios2_qsys_0|M_mul_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(20));

-- Location: FF_X38_Y12_N1
\inst|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N25
\inst|nios2_qsys_0|M_mul_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(21));

-- Location: FF_X39_Y12_N15
\inst|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1_q\);

-- Location: FF_X41_Y10_N1
\inst|nios2_qsys_0|M_mul_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(22));

-- Location: FF_X38_Y11_N9
\inst|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1_q\);

-- Location: FF_X38_Y11_N21
\inst|nios2_qsys_0|M_mul_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(23));

-- Location: FF_X38_Y12_N19
\inst|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N15
\inst|nios2_qsys_0|M_mul_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(24));

-- Location: FF_X36_Y12_N27
\inst|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N13
\inst|nios2_qsys_0|M_mul_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(25));

-- Location: FF_X36_Y12_N13
\inst|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N19
\inst|nios2_qsys_0|M_mul_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(26));

-- Location: FF_X38_Y8_N13
\inst|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1_q\);

-- Location: FF_X37_Y8_N9
\inst|nios2_qsys_0|M_mul_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(27));

-- Location: FF_X38_Y12_N5
\inst|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1_q\);

-- Location: FF_X38_Y9_N23
\inst|nios2_qsys_0|M_mul_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(28));

-- Location: FF_X38_Y8_N31
\inst|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1_q\);

-- Location: FF_X38_Y9_N21
\inst|nios2_qsys_0|M_mul_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(29));

-- Location: FF_X38_Y12_N31
\inst|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1_q\);

-- Location: FF_X38_Y9_N3
\inst|nios2_qsys_0|M_mul_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(30));

-- Location: LCCOMB_X36_Y8_N30
\inst|nios2_qsys_0|M_mul_src1_nxt[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(15),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\);

-- Location: FF_X36_Y8_N31
\inst|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1_q\);

-- Location: FF_X38_Y9_N9
\inst|nios2_qsys_0|M_mul_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(31));

-- Location: LCCOMB_X40_Y10_N4
\inst|nios2_qsys_0|M_mul_src2[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[0]~feeder_combout\);

-- Location: LCCOMB_X36_Y10_N6
\inst|nios2_qsys_0|M_mul_src2_nxt[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|M_st_data[16]~8_combout\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(16),
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[16]~0_combout\);

-- Location: FF_X36_Y10_N7
\inst|nios2_qsys_0|M_mul_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[16]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(16));

-- Location: FF_X40_Y10_N5
\inst|nios2_qsys_0|M_mul_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[0]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(0));

-- Location: LCCOMB_X40_Y10_N30
\inst|nios2_qsys_0|M_mul_src2[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[1]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N20
\inst|nios2_qsys_0|M_mul_src2_nxt[17]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(17),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|M_st_data[17]~9_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[17]~1_combout\);

-- Location: FF_X37_Y13_N21
\inst|nios2_qsys_0|M_mul_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[17]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(17));

-- Location: FF_X40_Y10_N31
\inst|nios2_qsys_0|M_mul_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[1]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(1));

-- Location: LCCOMB_X37_Y8_N30
\inst|nios2_qsys_0|M_mul_src2[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[2]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N30
\inst|nios2_qsys_0|M_mul_src2_nxt[18]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data[18]~10_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(18),
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[18]~2_combout\);

-- Location: FF_X37_Y13_N31
\inst|nios2_qsys_0|M_mul_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[18]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(18));

-- Location: FF_X37_Y8_N31
\inst|nios2_qsys_0|M_mul_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[2]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(2));

-- Location: LCCOMB_X41_Y10_N14
\inst|nios2_qsys_0|M_mul_src2[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N10
\inst|nios2_qsys_0|M_mul_src2_nxt[19]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(19),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|M_st_data[19]~11_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[19]~3_combout\);

-- Location: FF_X36_Y11_N11
\inst|nios2_qsys_0|M_mul_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[19]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(19));

-- Location: FF_X41_Y10_N15
\inst|nios2_qsys_0|M_mul_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[3]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(3));

-- Location: LCCOMB_X38_Y9_N0
\inst|nios2_qsys_0|M_mul_src2[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[4]~feeder_combout\);

-- Location: LCCOMB_X38_Y13_N26
\inst|nios2_qsys_0|M_mul_src2_nxt[20]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|M_st_data[20]~12_combout\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(20),
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[20]~4_combout\);

-- Location: FF_X38_Y13_N27
\inst|nios2_qsys_0|M_mul_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[20]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(20));

-- Location: FF_X38_Y9_N1
\inst|nios2_qsys_0|M_mul_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[4]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(4));

-- Location: LCCOMB_X37_Y14_N10
\inst|nios2_qsys_0|M_mul_src2[5]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(5),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[5]~29_combout\);

-- Location: LCCOMB_X37_Y14_N2
\inst|nios2_qsys_0|M_mul_src2[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[5]~29_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(5),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[5]~5_combout\);

-- Location: LCCOMB_X37_Y8_N16
\inst|nios2_qsys_0|M_mul_src2[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[5]~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N22
\inst|nios2_qsys_0|M_mul_src2_nxt[21]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data[21]~13_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(21),
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[21]~5_combout\);

-- Location: FF_X37_Y14_N23
\inst|nios2_qsys_0|M_mul_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[21]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(21));

-- Location: FF_X37_Y8_N17
\inst|nios2_qsys_0|M_mul_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[5]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(5));

-- Location: LCCOMB_X41_Y10_N16
\inst|nios2_qsys_0|M_mul_src2[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[6]~feeder_combout\);

-- Location: LCCOMB_X41_Y10_N4
\inst|nios2_qsys_0|M_mul_src2_nxt[22]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data[22]~14_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(22),
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[22]~6_combout\);

-- Location: FF_X41_Y10_N5
\inst|nios2_qsys_0|M_mul_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[22]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(22));

-- Location: FF_X41_Y10_N17
\inst|nios2_qsys_0|M_mul_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[6]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(6));

-- Location: LCCOMB_X38_Y11_N12
\inst|nios2_qsys_0|M_mul_src2[7]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(7),
	combout => \inst|nios2_qsys_0|M_mul_src2[7]~31_combout\);

-- Location: LCCOMB_X38_Y11_N2
\inst|nios2_qsys_0|M_mul_src2[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(7),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|M_mul_src2[7]~31_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[7]~7_combout\);

-- Location: LCCOMB_X38_Y11_N6
\inst|nios2_qsys_0|M_mul_src2[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[7]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N26
\inst|nios2_qsys_0|M_mul_src2_nxt[23]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(23),
	datad => \inst|nios2_qsys_0|M_st_data[23]~15_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[23]~7_combout\);

-- Location: FF_X38_Y11_N27
\inst|nios2_qsys_0|M_mul_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[23]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(23));

-- Location: FF_X38_Y11_N7
\inst|nios2_qsys_0|M_mul_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[7]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(7));

-- Location: LCCOMB_X37_Y8_N2
\inst|nios2_qsys_0|M_mul_src2[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N20
\inst|nios2_qsys_0|M_mul_src2_nxt[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_arith_src2[24]~12_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(24),
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[24]~8_combout\);

-- Location: FF_X36_Y11_N21
\inst|nios2_qsys_0|M_mul_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[24]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(24));

-- Location: FF_X37_Y8_N3
\inst|nios2_qsys_0|M_mul_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[8]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(8));

-- Location: LCCOMB_X41_Y10_N10
\inst|nios2_qsys_0|M_mul_src2[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[9]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N4
\inst|nios2_qsys_0|M_mul_src2_nxt[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_arith_src2[25]~10_combout\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(25),
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[25]~9_combout\);

-- Location: FF_X34_Y13_N5
\inst|nios2_qsys_0|M_mul_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[25]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(25));

-- Location: FF_X41_Y10_N11
\inst|nios2_qsys_0|M_mul_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[9]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(9));

-- Location: LCCOMB_X37_Y8_N20
\inst|nios2_qsys_0|M_mul_src2[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[10]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N20
\inst|nios2_qsys_0|M_mul_src2_nxt[26]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(26),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[26]~8_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[26]~10_combout\);

-- Location: FF_X36_Y13_N21
\inst|nios2_qsys_0|M_mul_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[26]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(26));

-- Location: FF_X37_Y8_N21
\inst|nios2_qsys_0|M_mul_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[10]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(10));

-- Location: LCCOMB_X40_Y10_N24
\inst|nios2_qsys_0|M_mul_src2[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[11]~feeder_combout\);

-- Location: LCCOMB_X38_Y13_N4
\inst|nios2_qsys_0|M_mul_src2_nxt[27]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(27),
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[27]~6_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[27]~11_combout\);

-- Location: FF_X38_Y13_N5
\inst|nios2_qsys_0|M_mul_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[27]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(27));

-- Location: FF_X40_Y10_N25
\inst|nios2_qsys_0|M_mul_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[11]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(11));

-- Location: LCCOMB_X41_Y10_N12
\inst|nios2_qsys_0|M_mul_src2[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[12]~feeder_combout\);

-- Location: LCCOMB_X34_Y10_N28
\inst|nios2_qsys_0|M_mul_src2_nxt[28]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(28),
	datac => \inst|nios2_qsys_0|E_arith_src2[28]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[28]~12_combout\);

-- Location: FF_X34_Y10_N29
\inst|nios2_qsys_0|M_mul_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[28]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(28));

-- Location: FF_X41_Y10_N13
\inst|nios2_qsys_0|M_mul_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[12]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(12));

-- Location: LCCOMB_X40_Y10_N26
\inst|nios2_qsys_0|M_mul_src2[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[13]~feeder_combout\);

-- Location: LCCOMB_X35_Y9_N2
\inst|nios2_qsys_0|M_mul_src2_nxt[29]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(29),
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[29]~2_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[29]~13_combout\);

-- Location: FF_X35_Y9_N3
\inst|nios2_qsys_0|M_mul_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[29]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(29));

-- Location: FF_X40_Y10_N27
\inst|nios2_qsys_0|M_mul_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[13]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(13));

-- Location: LCCOMB_X38_Y9_N26
\inst|nios2_qsys_0|M_mul_src2[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[14]~feeder_combout\);

-- Location: LCCOMB_X35_Y9_N12
\inst|nios2_qsys_0|M_mul_src2_nxt[30]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(30),
	datac => \inst|nios2_qsys_0|E_arith_src2[30]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[30]~14_combout\);

-- Location: FF_X35_Y9_N13
\inst|nios2_qsys_0|M_mul_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[30]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(30));

-- Location: FF_X38_Y9_N27
\inst|nios2_qsys_0|M_mul_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[14]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(14));

-- Location: LCCOMB_X41_Y10_N22
\inst|nios2_qsys_0|M_mul_src2[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[15]~feeder_combout\);

-- Location: LCCOMB_X38_Y14_N18
\inst|nios2_qsys_0|M_mul_src2_nxt[31]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(31),
	datad => \inst|nios2_qsys_0|E_src2[31]~0_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2_nxt[31]~15_combout\);

-- Location: FF_X38_Y14_N19
\inst|nios2_qsys_0|M_mul_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2_nxt[31]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(31));

-- Location: FF_X41_Y10_N23
\inst|nios2_qsys_0|M_mul_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src2[15]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src2\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src2\(15));

-- Location: DSPMULT_X42_Y6_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X42_Y6_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	aclr => \inst|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPMULT_X42_Y7_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK~inputclkctrl_outclk\,
	aclr => \inst|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X42_Y7_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	aclr => \inst|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y6_N0
\inst|nios2_qsys_0|M_mul_partial_prod[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16),
	datad => VCC,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[16]~16_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X41_Y6_N2
\inst|nios2_qsys_0|M_mul_partial_prod[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[16]~17\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[17]~18_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[17]~19\);

-- Location: LCCOMB_X41_Y6_N4
\inst|nios2_qsys_0|M_mul_partial_prod[18]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[17]~19\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[18]~20_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X41_Y6_N6
\inst|nios2_qsys_0|M_mul_partial_prod[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[18]~21\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[19]~22_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[19]~23\);

-- Location: LCCOMB_X41_Y6_N8
\inst|nios2_qsys_0|M_mul_partial_prod[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[19]~23\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[20]~24_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[20]~25\);

-- Location: LCCOMB_X41_Y6_N10
\inst|nios2_qsys_0|M_mul_partial_prod[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[20]~25\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[21]~26_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[21]~27\);

-- Location: LCCOMB_X41_Y6_N12
\inst|nios2_qsys_0|M_mul_partial_prod[22]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[21]~27\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[22]~28_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[22]~29\);

-- Location: LCCOMB_X41_Y6_N14
\inst|nios2_qsys_0|M_mul_partial_prod[23]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[22]~29\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[23]~30_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[23]~31\);

-- Location: LCCOMB_X41_Y6_N16
\inst|nios2_qsys_0|M_mul_partial_prod[24]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[23]~31\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[24]~32_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[24]~33\);

-- Location: LCCOMB_X41_Y6_N18
\inst|nios2_qsys_0|M_mul_partial_prod[25]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[24]~33\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[25]~34_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[25]~35\);

-- Location: LCCOMB_X41_Y6_N20
\inst|nios2_qsys_0|M_mul_partial_prod[26]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[25]~35\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[26]~36_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[26]~37\);

-- Location: LCCOMB_X41_Y6_N22
\inst|nios2_qsys_0|M_mul_partial_prod[27]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[26]~37\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[27]~38_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[27]~39\);

-- Location: LCCOMB_X41_Y6_N24
\inst|nios2_qsys_0|M_mul_partial_prod[28]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[27]~39\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[28]~40_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[28]~41\);

-- Location: LCCOMB_X41_Y6_N26
\inst|nios2_qsys_0|M_mul_partial_prod[29]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[28]~41\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[29]~42_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[29]~43\);

-- Location: LCCOMB_X41_Y6_N28
\inst|nios2_qsys_0|M_mul_partial_prod[30]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[29]~43\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[30]~44_combout\,
	cout => \inst|nios2_qsys_0|M_mul_partial_prod[30]~45\);

-- Location: LCCOMB_X41_Y6_N30
\inst|nios2_qsys_0|M_mul_partial_prod[31]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31),
	cin => \inst|nios2_qsys_0|M_mul_partial_prod[30]~45\,
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[31]~46_combout\);

-- Location: FF_X41_Y6_N31
\inst|nios2_qsys_0|M_mul_partial_prod[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[31]~46_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(31));

-- Location: FF_X41_Y6_N29
\inst|nios2_qsys_0|M_mul_partial_prod[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[30]~44_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(30));

-- Location: FF_X41_Y6_N27
\inst|nios2_qsys_0|M_mul_partial_prod[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[29]~42_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(29));

-- Location: FF_X41_Y6_N25
\inst|nios2_qsys_0|M_mul_partial_prod[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[28]~40_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(28));

-- Location: FF_X41_Y6_N19
\inst|nios2_qsys_0|M_mul_partial_prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[25]~34_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(25));

-- Location: FF_X41_Y6_N13
\inst|nios2_qsys_0|M_mul_partial_prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[22]~28_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(22));

-- Location: FF_X41_Y6_N11
\inst|nios2_qsys_0|M_mul_partial_prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[21]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(21));

-- Location: FF_X41_Y6_N3
\inst|nios2_qsys_0|M_mul_partial_prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[17]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(17));

-- Location: FF_X41_Y6_N1
\inst|nios2_qsys_0|M_mul_partial_prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[16]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(16));

-- Location: LCCOMB_X41_Y7_N26
\inst|nios2_qsys_0|M_mul_partial_prod[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[15]~feeder_combout\);

-- Location: FF_X41_Y7_N27
\inst|nios2_qsys_0|M_mul_partial_prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[15]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(15));

-- Location: LCCOMB_X41_Y7_N12
\inst|nios2_qsys_0|M_mul_partial_prod[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[14]~feeder_combout\);

-- Location: FF_X41_Y7_N13
\inst|nios2_qsys_0|M_mul_partial_prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[14]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(14));

-- Location: LCCOMB_X41_Y7_N6
\inst|nios2_qsys_0|M_mul_partial_prod[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[9]~feeder_combout\);

-- Location: FF_X41_Y7_N7
\inst|nios2_qsys_0|M_mul_partial_prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[9]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(9));

-- Location: LCCOMB_X41_Y7_N4
\inst|nios2_qsys_0|M_mul_partial_prod[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[6]~feeder_combout\);

-- Location: FF_X41_Y7_N5
\inst|nios2_qsys_0|M_mul_partial_prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[6]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(6));

-- Location: LCCOMB_X41_Y7_N30
\inst|nios2_qsys_0|M_mul_partial_prod[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[1]~feeder_combout\);

-- Location: FF_X41_Y7_N31
\inst|nios2_qsys_0|M_mul_partial_prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(1));

-- Location: FF_X41_Y7_N9
\inst|nios2_qsys_0|M_mul_partial_prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(0));

-- Location: LCCOMB_X40_Y7_N0
\inst|nios2_qsys_0|M_mul_result[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(0),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(0),
	datad => VCC,
	combout => \inst|nios2_qsys_0|M_mul_result[0]~32_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[0]~33\);

-- Location: LCCOMB_X37_Y8_N10
\inst|nios2_qsys_0|M_mul_stall_d1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst|nios2_qsys_0|M_mul_stall_d1~feeder_combout\);

-- Location: FF_X37_Y8_N11
\inst|nios2_qsys_0|M_mul_stall_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_stall_d1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_stall_d1~q\);

-- Location: LCCOMB_X37_Y8_N0
\inst|nios2_qsys_0|M_mul_stall_d2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_stall_d1~q\,
	combout => \inst|nios2_qsys_0|M_mul_stall_d2~feeder_combout\);

-- Location: FF_X37_Y8_N1
\inst|nios2_qsys_0|M_mul_stall_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_stall_d2~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_stall_d2~q\);

-- Location: LCCOMB_X37_Y8_N22
\inst|nios2_qsys_0|M_mul_stall_d3~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|M_mul_stall_d2~q\,
	combout => \inst|nios2_qsys_0|M_mul_stall_d3~feeder_combout\);

-- Location: FF_X37_Y8_N23
\inst|nios2_qsys_0|M_mul_stall_d3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_stall_d3~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_stall_d3~q\);

-- Location: FF_X40_Y7_N1
\inst|nios2_qsys_0|M_mul_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[0]~32_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(0));

-- Location: LCCOMB_X40_Y7_N2
\inst|nios2_qsys_0|M_mul_result[1]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(1),
	datab => \inst|nios2_qsys_0|M_mul_result\(1),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[0]~33\,
	combout => \inst|nios2_qsys_0|M_mul_result[1]~34_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[1]~35\);

-- Location: FF_X40_Y7_N3
\inst|nios2_qsys_0|M_mul_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[1]~34_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(1));

-- Location: LCCOMB_X40_Y7_N4
\inst|nios2_qsys_0|M_mul_result[2]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(2),
	datab => \inst|nios2_qsys_0|M_mul_result\(2),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[1]~35\,
	combout => \inst|nios2_qsys_0|M_mul_result[2]~36_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[2]~37\);

-- Location: LCCOMB_X40_Y7_N6
\inst|nios2_qsys_0|M_mul_result[3]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(3),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(3),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[2]~37\,
	combout => \inst|nios2_qsys_0|M_mul_result[3]~38_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[3]~39\);

-- Location: LCCOMB_X40_Y7_N8
\inst|nios2_qsys_0|M_mul_result[4]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(4),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(4),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[3]~39\,
	combout => \inst|nios2_qsys_0|M_mul_result[4]~40_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[4]~41\);

-- Location: LCCOMB_X40_Y7_N10
\inst|nios2_qsys_0|M_mul_result[5]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(5),
	datab => \inst|nios2_qsys_0|M_mul_result\(5),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[4]~41\,
	combout => \inst|nios2_qsys_0|M_mul_result[5]~42_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[5]~43\);

-- Location: LCCOMB_X40_Y7_N12
\inst|nios2_qsys_0|M_mul_result[6]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(6),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(6),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[5]~43\,
	combout => \inst|nios2_qsys_0|M_mul_result[6]~44_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[6]~45\);

-- Location: FF_X40_Y7_N13
\inst|nios2_qsys_0|M_mul_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[6]~44_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(6));

-- Location: LCCOMB_X40_Y7_N14
\inst|nios2_qsys_0|M_mul_result[7]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(7),
	datab => \inst|nios2_qsys_0|M_mul_result\(7),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[6]~45\,
	combout => \inst|nios2_qsys_0|M_mul_result[7]~46_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[7]~47\);

-- Location: LCCOMB_X40_Y7_N16
\inst|nios2_qsys_0|M_mul_result[8]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(8),
	datab => \inst|nios2_qsys_0|M_mul_result\(8),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[7]~47\,
	combout => \inst|nios2_qsys_0|M_mul_result[8]~48_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[8]~49\);

-- Location: LCCOMB_X40_Y7_N18
\inst|nios2_qsys_0|M_mul_result[9]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(9),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(9),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[8]~49\,
	combout => \inst|nios2_qsys_0|M_mul_result[9]~50_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[9]~51\);

-- Location: FF_X40_Y7_N19
\inst|nios2_qsys_0|M_mul_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[9]~50_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(9));

-- Location: LCCOMB_X40_Y7_N20
\inst|nios2_qsys_0|M_mul_result[10]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(10),
	datab => \inst|nios2_qsys_0|M_mul_result\(10),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[9]~51\,
	combout => \inst|nios2_qsys_0|M_mul_result[10]~52_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[10]~53\);

-- Location: LCCOMB_X40_Y7_N22
\inst|nios2_qsys_0|M_mul_result[11]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(11),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[10]~53\,
	combout => \inst|nios2_qsys_0|M_mul_result[11]~54_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[11]~55\);

-- Location: LCCOMB_X40_Y7_N24
\inst|nios2_qsys_0|M_mul_result[12]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(12),
	datab => \inst|nios2_qsys_0|M_mul_result\(12),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[11]~55\,
	combout => \inst|nios2_qsys_0|M_mul_result[12]~56_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[12]~57\);

-- Location: LCCOMB_X40_Y7_N26
\inst|nios2_qsys_0|M_mul_result[13]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(13),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(13),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[12]~57\,
	combout => \inst|nios2_qsys_0|M_mul_result[13]~58_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[13]~59\);

-- Location: LCCOMB_X40_Y7_N28
\inst|nios2_qsys_0|M_mul_result[14]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(14),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(14),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[13]~59\,
	combout => \inst|nios2_qsys_0|M_mul_result[14]~60_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[14]~61\);

-- Location: FF_X40_Y7_N29
\inst|nios2_qsys_0|M_mul_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[14]~60_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(14));

-- Location: LCCOMB_X40_Y7_N30
\inst|nios2_qsys_0|M_mul_result[15]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(15),
	datab => \inst|nios2_qsys_0|M_mul_result\(15),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[14]~61\,
	combout => \inst|nios2_qsys_0|M_mul_result[15]~62_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[15]~63\);

-- Location: FF_X40_Y7_N31
\inst|nios2_qsys_0|M_mul_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[15]~62_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(15));

-- Location: LCCOMB_X40_Y6_N0
\inst|nios2_qsys_0|M_mul_result[16]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(16),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(16),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[15]~63\,
	combout => \inst|nios2_qsys_0|M_mul_result[16]~64_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[16]~65\);

-- Location: FF_X40_Y6_N1
\inst|nios2_qsys_0|M_mul_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[16]~64_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(16));

-- Location: LCCOMB_X40_Y6_N2
\inst|nios2_qsys_0|M_mul_result[17]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(17),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(17),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[16]~65\,
	combout => \inst|nios2_qsys_0|M_mul_result[17]~66_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[17]~67\);

-- Location: FF_X40_Y6_N3
\inst|nios2_qsys_0|M_mul_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[17]~66_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(17));

-- Location: LCCOMB_X40_Y6_N4
\inst|nios2_qsys_0|M_mul_result[18]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(18),
	datab => \inst|nios2_qsys_0|M_mul_result\(18),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[17]~67\,
	combout => \inst|nios2_qsys_0|M_mul_result[18]~68_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[18]~69\);

-- Location: LCCOMB_X40_Y6_N6
\inst|nios2_qsys_0|M_mul_result[19]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(19),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(19),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[18]~69\,
	combout => \inst|nios2_qsys_0|M_mul_result[19]~70_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[19]~71\);

-- Location: LCCOMB_X40_Y6_N8
\inst|nios2_qsys_0|M_mul_result[20]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(20),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(20),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[19]~71\,
	combout => \inst|nios2_qsys_0|M_mul_result[20]~72_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[20]~73\);

-- Location: LCCOMB_X40_Y6_N10
\inst|nios2_qsys_0|M_mul_result[21]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(21),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(21),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[20]~73\,
	combout => \inst|nios2_qsys_0|M_mul_result[21]~74_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[21]~75\);

-- Location: FF_X40_Y6_N11
\inst|nios2_qsys_0|M_mul_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[21]~74_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(21));

-- Location: LCCOMB_X40_Y6_N12
\inst|nios2_qsys_0|M_mul_result[22]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(22),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(22),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[21]~75\,
	combout => \inst|nios2_qsys_0|M_mul_result[22]~76_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[22]~77\);

-- Location: FF_X40_Y6_N13
\inst|nios2_qsys_0|M_mul_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[22]~76_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(22));

-- Location: LCCOMB_X40_Y6_N14
\inst|nios2_qsys_0|M_mul_result[23]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(23),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(23),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[22]~77\,
	combout => \inst|nios2_qsys_0|M_mul_result[23]~78_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[23]~79\);

-- Location: LCCOMB_X40_Y6_N16
\inst|nios2_qsys_0|M_mul_result[24]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(24),
	datab => \inst|nios2_qsys_0|M_mul_partial_prod\(24),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[23]~79\,
	combout => \inst|nios2_qsys_0|M_mul_result[24]~80_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[24]~81\);

-- Location: LCCOMB_X40_Y6_N18
\inst|nios2_qsys_0|M_mul_result[25]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(25),
	datab => \inst|nios2_qsys_0|M_mul_result\(25),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[24]~81\,
	combout => \inst|nios2_qsys_0|M_mul_result[25]~82_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[25]~83\);

-- Location: FF_X40_Y6_N19
\inst|nios2_qsys_0|M_mul_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[25]~82_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(25));

-- Location: LCCOMB_X40_Y6_N20
\inst|nios2_qsys_0|M_mul_result[26]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(26),
	datab => \inst|nios2_qsys_0|M_mul_result\(26),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[25]~83\,
	combout => \inst|nios2_qsys_0|M_mul_result[26]~84_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[26]~85\);

-- Location: LCCOMB_X40_Y6_N22
\inst|nios2_qsys_0|M_mul_result[27]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(27),
	datab => \inst|nios2_qsys_0|M_mul_result\(27),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[26]~85\,
	combout => \inst|nios2_qsys_0|M_mul_result[27]~86_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[27]~87\);

-- Location: LCCOMB_X40_Y6_N24
\inst|nios2_qsys_0|M_mul_result[28]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(28),
	datab => \inst|nios2_qsys_0|M_mul_result\(28),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[27]~87\,
	combout => \inst|nios2_qsys_0|M_mul_result[28]~88_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[28]~89\);

-- Location: FF_X40_Y6_N25
\inst|nios2_qsys_0|M_mul_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[28]~88_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(28));

-- Location: LCCOMB_X40_Y6_N26
\inst|nios2_qsys_0|M_mul_result[29]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(29),
	datab => \inst|nios2_qsys_0|M_mul_result\(29),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[28]~89\,
	combout => \inst|nios2_qsys_0|M_mul_result[29]~90_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[29]~91\);

-- Location: FF_X40_Y6_N27
\inst|nios2_qsys_0|M_mul_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[29]~90_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(29));

-- Location: LCCOMB_X40_Y6_N28
\inst|nios2_qsys_0|M_mul_result[30]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(30),
	datab => \inst|nios2_qsys_0|M_mul_result\(30),
	datad => VCC,
	cin => \inst|nios2_qsys_0|M_mul_result[29]~91\,
	combout => \inst|nios2_qsys_0|M_mul_result[30]~92_combout\,
	cout => \inst|nios2_qsys_0|M_mul_result[30]~93\);

-- Location: FF_X40_Y6_N29
\inst|nios2_qsys_0|M_mul_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[30]~92_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(30));

-- Location: LCCOMB_X40_Y6_N30
\inst|nios2_qsys_0|M_mul_result[31]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_partial_prod\(31),
	datad => \inst|nios2_qsys_0|M_mul_result\(31),
	cin => \inst|nios2_qsys_0|M_mul_result[30]~93\,
	combout => \inst|nios2_qsys_0|M_mul_result[31]~94_combout\);

-- Location: FF_X40_Y6_N31
\inst|nios2_qsys_0|M_mul_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[31]~94_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(31));

-- Location: LCCOMB_X38_Y14_N14
\inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(31),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~34_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_result\(31),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\);

-- Location: FF_X36_Y12_N17
\inst|nios2_qsys_0|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(9));

-- Location: LCCOMB_X35_Y13_N30
\inst|nios2_qsys_0|E_src2_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|nios2_qsys_0|W_wr_data\(9),
	combout => \inst|nios2_qsys_0|E_src2_prelim[9]~10_combout\);

-- Location: FF_X35_Y13_N31
\inst|nios2_qsys_0|E_src2_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[9]~10_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(9));

-- Location: LCCOMB_X35_Y14_N6
\inst|nios2_qsys_0|D_src2_imm[9]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_src2_imm[9]~3_combout\);

-- Location: FF_X35_Y14_N7
\inst|nios2_qsys_0|E_src2_imm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[9]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(9));

-- Location: LCCOMB_X36_Y12_N18
\inst|nios2_qsys_0|M_mul_src2[9]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(9),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(9),
	combout => \inst|nios2_qsys_0|M_mul_src2[9]~19_combout\);

-- Location: LCCOMB_X36_Y12_N4
\inst|nios2_qsys_0|M_mul_src2[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[9]~19_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[9]~9_combout\);

-- Location: LCCOMB_X36_Y12_N28
\inst|nios2_qsys_0|Add8|auto_generated|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~3_combout\);

-- Location: LCCOMB_X41_Y14_N10
\inst|nios2_qsys_0|E_alu_result[9]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[9]~3_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|E_compare_op\(1),
	datad => \inst|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[9]~19_combout\);

-- Location: FF_X41_Y20_N19
\inst|nios2_qsys_0|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(7));

-- Location: FF_X41_Y19_N23
\inst|nios2_qsys_0|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(7));

-- Location: LCCOMB_X41_Y14_N24
\inst|nios2_qsys_0|D_extra_pc[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(7),
	datab => \inst|nios2_qsys_0|D_iw\(21),
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(7),
	combout => \inst|nios2_qsys_0|D_extra_pc[7]~6_combout\);

-- Location: FF_X41_Y14_N25
\inst|nios2_qsys_0|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[7]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(7));

-- Location: LCCOMB_X41_Y14_N28
\inst|nios2_qsys_0|E_alu_result[9]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[9]~19_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(7),
	combout => \inst|nios2_qsys_0|E_alu_result[9]~20_combout\);

-- Location: LCCOMB_X37_Y12_N16
\inst|nios2_qsys_0|E_alu_result[9]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~20_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[9]~20_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[9]~21_combout\);

-- Location: FF_X37_Y12_N17
\inst|nios2_qsys_0|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[9]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(9));

-- Location: LCCOMB_X34_Y22_N0
\inst|mm_interconnect_0|cmd_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(45) = (\inst|nios2_qsys_0|ic_fill_line\(4) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_alu_result\(9))))) # 
-- (!\inst|nios2_qsys_0|ic_fill_line\(4) & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\inst|nios2_qsys_0|M_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(4),
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_alu_result\(9),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(45));

-- Location: FF_X34_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(7));

-- Location: LCCOMB_X30_Y24_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X30_Y24_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X30_Y24_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X27_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(7),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X25_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~17_combout\);

-- Location: FF_X25_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(30));

-- Location: FF_X25_Y20_N31
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X25_Y20_N26
\inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(30)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30))))) # (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(30),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34_combout\);

-- Location: LCCOMB_X25_Y20_N2
\inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35_combout\);

-- Location: FF_X25_Y20_N3
\inst|nios2_qsys_0|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(30));

-- Location: LCCOMB_X29_Y12_N26
\inst|nios2_qsys_0|av_ld_byte3_data[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(30),
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[6]~1_combout\);

-- Location: FF_X29_Y12_N27
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[6]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(30));

-- Location: LCCOMB_X35_Y9_N30
\inst|nios2_qsys_0|E_arith_src2[30]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[30]~0_combout\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(30),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[30]~1_combout\);

-- Location: LCCOMB_X39_Y9_N18
\inst|nios2_qsys_0|E_alu_result[30]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|E_arith_src2[30]~1_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[30]~47_combout\);

-- Location: LCCOMB_X36_Y9_N30
\inst|nios2_qsys_0|E_alu_result[30]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~62_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[30]~47_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[30]~48_combout\);

-- Location: FF_X36_Y9_N31
\inst|nios2_qsys_0|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[30]~48_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(30));

-- Location: LCCOMB_X36_Y9_N24
\inst|nios2_qsys_0|M_wr_data_unfiltered[30]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(30),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(30),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~36_combout\);

-- Location: LCCOMB_X37_Y11_N8
\inst|nios2_qsys_0|E_rot_prestep1[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[4]~8_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[3]~9_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[4]~8_combout\);

-- Location: LCCOMB_X37_Y11_N4
\inst|nios2_qsys_0|E_rot_prestep1[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[5]~7_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[6]~6_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[6]~15_combout\);

-- Location: LCCOMB_X34_Y9_N22
\inst|nios2_qsys_0|M_rot_prestep2[6]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[4]~8_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[6]~15_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[6]~28_combout\);

-- Location: LCCOMB_X37_Y11_N2
\inst|nios2_qsys_0|E_rot_prestep1[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[2]~10_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[1]~11_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[2]~9_combout\);

-- Location: LCCOMB_X34_Y9_N28
\inst|nios2_qsys_0|M_rot_prestep2[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[0]~10_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[2]~9_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[2]~12_combout\);

-- Location: FF_X34_Y9_N23
\inst|nios2_qsys_0|M_rot_prestep2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[6]~28_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[2]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(6));

-- Location: LCCOMB_X35_Y8_N22
\inst|nios2_qsys_0|E_rot_prestep1[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[11]~1_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[12]~0_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[12]~12_combout\);

-- Location: LCCOMB_X35_Y8_N0
\inst|nios2_qsys_0|E_rot_prestep1[14]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[13]~15_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[14]~14_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[14]~3_combout\);

-- Location: LCCOMB_X34_Y9_N0
\inst|nios2_qsys_0|M_rot_prestep2[14]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[12]~12_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[14]~3_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[14]~31_combout\);

-- Location: LCCOMB_X41_Y16_N26
\inst|nios2_qsys_0|E_rot_prestep1[10]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1[9]~3_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|E_src1[10]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[10]~13_combout\);

-- Location: LCCOMB_X41_Y14_N26
\inst|nios2_qsys_0|E_rot_prestep1[8]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1[7]~5_combout\,
	datac => \inst|nios2_qsys_0|E_src1[8]~4_combout\,
	datad => \inst|nios2_qsys_0|Add12~1_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[8]~14_combout\);

-- Location: LCCOMB_X34_Y9_N6
\inst|nios2_qsys_0|M_rot_prestep2[10]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[10]~13_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[8]~14_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[10]~15_combout\);

-- Location: FF_X34_Y9_N1
\inst|nios2_qsys_0|M_rot_prestep2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[14]~31_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[10]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(14));

-- Location: LCCOMB_X29_Y9_N14
\inst|nios2_qsys_0|M_rot[30]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(6),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(14),
	combout => \inst|nios2_qsys_0|M_rot[30]~43_combout\);

-- Location: LCCOMB_X29_Y9_N26
\inst|nios2_qsys_0|M_rot[30]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[30]~42_combout\,
	datac => \inst|nios2_qsys_0|M_rot[30]~43_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[30]~49_combout\);

-- Location: LCCOMB_X39_Y11_N12
\inst|nios2_qsys_0|E_rot_mask[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[6]~6_combout\);

-- Location: FF_X39_Y11_N13
\inst|nios2_qsys_0|M_rot_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[6]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(6));

-- Location: LCCOMB_X31_Y8_N24
\inst|nios2_qsys_0|M_rot_lut3[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(6),
	combout => \inst|nios2_qsys_0|M_rot_lut3[6]~1_combout\);

-- Location: LCCOMB_X32_Y9_N16
\inst|nios2_qsys_0|M_shift_rot_result[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[30]~49_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut3[6]~1_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[30]~30_combout\);

-- Location: FF_X32_Y9_N17
\inst|nios2_qsys_0|M_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[30]~30_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[30]~49_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(30));

-- Location: LCCOMB_X35_Y9_N16
\inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~36_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(30),
	datad => \inst|nios2_qsys_0|M_mul_result\(30),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\);

-- Location: LCCOMB_X35_Y12_N4
\inst|nios2_qsys_0|E_src1_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst|nios2_qsys_0|W_wr_data\(30),
	combout => \inst|nios2_qsys_0|E_src1_prelim[30]~30_combout\);

-- Location: FF_X35_Y12_N5
\inst|nios2_qsys_0|E_src1_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[30]~30_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(30));

-- Location: LCCOMB_X38_Y9_N2
\inst|nios2_qsys_0|M_mul_src1[30]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(30),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\);

-- Location: LCCOMB_X38_Y9_N30
\inst|nios2_qsys_0|E_rot_prestep1[31]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[31]~26_combout\);

-- Location: LCCOMB_X34_Y8_N12
\inst|nios2_qsys_0|M_rot_prestep2[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[31]~26_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[1]~25_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[1]~8_combout\);

-- Location: FF_X34_Y8_N15
\inst|nios2_qsys_0|M_rot_prestep2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[5]~24_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[1]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(5));

-- Location: LCCOMB_X34_Y8_N8
\inst|nios2_qsys_0|M_rot_prestep2[13]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[13]~19_combout\,
	datab => \inst|nios2_qsys_0|Add12~3_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[11]~28_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[13]~27_combout\);

-- Location: LCCOMB_X34_Y8_N22
\inst|nios2_qsys_0|M_rot_prestep2[9]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[7]~30_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[9]~29_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[9]~11_combout\);

-- Location: FF_X34_Y8_N9
\inst|nios2_qsys_0|M_rot_prestep2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[13]~27_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[9]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(13));

-- Location: LCCOMB_X32_Y8_N28
\inst|nios2_qsys_0|M_rot[29]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(5),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(13),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[29]~46_combout\);

-- Location: LCCOMB_X34_Y8_N28
\inst|nios2_qsys_0|M_rot_prestep2[29]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[27]~20_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[29]~27_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[29]~25_combout\);

-- Location: FF_X34_Y8_N29
\inst|nios2_qsys_0|M_rot_prestep2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[29]~25_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[25]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(29));

-- Location: LCCOMB_X34_Y8_N2
\inst|nios2_qsys_0|M_rot_prestep2[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[21]~23_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[19]~16_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[21]~26_combout\);

-- Location: LCCOMB_X34_Y8_N24
\inst|nios2_qsys_0|M_rot_prestep2[17]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~3_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[15]~18_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[17]~17_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[17]~10_combout\);

-- Location: FF_X34_Y8_N3
\inst|nios2_qsys_0|M_rot_prestep2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[21]~26_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[17]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(21));

-- Location: LCCOMB_X32_Y8_N18
\inst|nios2_qsys_0|M_rot[29]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(29),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(21),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[29]~45_combout\);

-- Location: LCCOMB_X32_Y8_N0
\inst|nios2_qsys_0|M_rot[29]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[29]~46_combout\,
	datac => \inst|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst|nios2_qsys_0|M_rot[29]~45_combout\,
	combout => \inst|nios2_qsys_0|M_rot[29]~50_combout\);

-- Location: LCCOMB_X32_Y9_N10
\inst|nios2_qsys_0|M_shift_rot_result[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst|nios2_qsys_0|M_rot_lut3[5]~2_combout\,
	datac => \inst|nios2_qsys_0|M_rot[29]~50_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[29]~29_combout\);

-- Location: FF_X32_Y9_N11
\inst|nios2_qsys_0|M_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[29]~29_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[29]~50_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(29));

-- Location: LCCOMB_X35_Y9_N20
\inst|nios2_qsys_0|E_arith_src2[29]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_imm\(29),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[29]~2_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[29]~3_combout\);

-- Location: LCCOMB_X39_Y9_N20
\inst|nios2_qsys_0|E_alu_result[29]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[29]~3_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[29]~49_combout\);

-- Location: LCCOMB_X36_Y9_N26
\inst|nios2_qsys_0|E_alu_result[29]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~60_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result[29]~49_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	combout => \inst|nios2_qsys_0|E_alu_result[29]~50_combout\);

-- Location: FF_X36_Y9_N27
\inst|nios2_qsys_0|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[29]~50_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(29));

-- Location: LCCOMB_X36_Y9_N12
\inst|nios2_qsys_0|M_wr_data_unfiltered[29]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(29),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(29),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~38_combout\);

-- Location: LCCOMB_X19_Y23_N4
\inst|mm_interconnect_0|cmd_mux_003|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~32_combout\ = (\inst|nios2_qsys_0|M_st_data\(29) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(29),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~32_combout\);

-- Location: FF_X19_Y23_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~32_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(29));

-- Location: LCCOMB_X24_Y20_N6
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(29) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(29),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0_combout\);

-- Location: FF_X24_Y20_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(29));

-- Location: FF_X25_Y20_N1
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X25_Y20_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(29)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29))))) # (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(29),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42_combout\);

-- Location: LCCOMB_X25_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~21_combout\);

-- Location: FF_X25_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(29));

-- Location: FF_X25_Y20_N11
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X28_Y12_N12
\inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43_combout\);

-- Location: FF_X28_Y12_N13
\inst|nios2_qsys_0|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(29));

-- Location: LCCOMB_X29_Y12_N12
\inst|nios2_qsys_0|av_ld_byte3_data[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|d_readdata_d1\(29),
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[5]~2_combout\);

-- Location: FF_X29_Y12_N13
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[5]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(29));

-- Location: LCCOMB_X36_Y9_N6
\inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~38_combout\,
	datab => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(29),
	datac => \inst|nios2_qsys_0|M_mul_result\(29),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\);

-- Location: LCCOMB_X39_Y12_N0
\inst|nios2_qsys_0|E_src2_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|W_wr_data\(6),
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|nios2_qsys_0|E_src2_prelim[6]~7_combout\);

-- Location: FF_X39_Y12_N1
\inst|nios2_qsys_0|E_src2_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[6]~7_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(6));

-- Location: LCCOMB_X39_Y12_N6
\inst|nios2_qsys_0|M_mul_src2[6]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(6),
	combout => \inst|nios2_qsys_0|M_mul_src2[6]~30_combout\);

-- Location: LCCOMB_X39_Y12_N24
\inst|nios2_qsys_0|M_mul_src2[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(6),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[6]~30_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[6]~6_combout\);

-- Location: LCCOMB_X43_Y16_N12
\inst|nios2_qsys_0|E_alu_result[6]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|E_src1[6]~6_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[6]~29_combout\);

-- Location: FF_X41_Y20_N13
\inst|nios2_qsys_0|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(4));

-- Location: LCCOMB_X43_Y16_N16
\inst|nios2_qsys_0|D_extra_pc[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(4),
	datab => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2_qsys_0|D_pc_plus_one\(4),
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[4]~9_combout\);

-- Location: FF_X43_Y16_N17
\inst|nios2_qsys_0|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[4]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(4));

-- Location: LCCOMB_X43_Y16_N10
\inst|nios2_qsys_0|E_alu_result[6]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_extra_pc\(4),
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~14_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	combout => \inst|nios2_qsys_0|E_alu_result[6]~28_combout\);

-- Location: LCCOMB_X43_Y16_N18
\inst|nios2_qsys_0|E_alu_result[6]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[6]~29_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[6]~28_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[6]~30_combout\);

-- Location: FF_X43_Y16_N19
\inst|nios2_qsys_0|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[6]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(6));

-- Location: LCCOMB_X32_Y24_N12
\inst|mm_interconnect_0|cmd_mux_001|src_data[42]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[42]~5_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(6)) # ((\inst|nios2_qsys_0|ic_fill_line\(1) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\inst|nios2_qsys_0|ic_fill_line\(1) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datac => \inst|nios2_qsys_0|ic_fill_line\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[42]~5_combout\);

-- Location: LCCOMB_X32_Y24_N6
\inst|mm_interconnect_0|cmd_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(42) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[42]~5_combout\) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2) & \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(6),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[42]~5_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: LCCOMB_X28_Y24_N20
\inst|mm_interconnect_0|cmd_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(34) = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)) # ((\inst|nios2_qsys_0|M_mem_byte_en\(2) & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mem_byte_en\(2),
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: LCCOMB_X24_Y21_N10
\inst|mm_interconnect_0|cmd_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(23),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: M9K_X22_Y28_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y18_N14
\inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6_combout\);

-- Location: LCCOMB_X25_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~3_combout\);

-- Location: FF_X25_Y22_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(23));

-- Location: FF_X25_Y22_N9
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X25_Y18_N18
\inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6_combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7_combout\);

-- Location: FF_X25_Y18_N19
\inst|nios2_qsys_0|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(23));

-- Location: FF_X36_Y16_N5
\inst|nios2_qsys_0|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_iw\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(3));

-- Location: LCCOMB_X36_Y16_N14
\inst|nios2_qsys_0|av_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(0),
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|M_iw\(3),
	combout => \inst|nios2_qsys_0|av_sign_bit~0_combout\);

-- Location: LCCOMB_X25_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~4_combout\);

-- Location: FF_X25_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(7));

-- Location: FF_X25_Y19_N19
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y24_N12
\inst|mm_interconnect_0|cmd_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(32) = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|nios2_qsys_0|M_mem_byte_en\(0) & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datab => \inst|nios2_qsys_0|M_mem_byte_en\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: LCCOMB_X23_Y24_N12
\inst|mm_interconnect_0|cmd_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: M9K_X22_Y26_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N30
\inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8_combout\);

-- Location: LCCOMB_X27_Y19_N16
\inst|mm_interconnect_0|cmd_mux_002|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\)))) # (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X27_Y19_N14
\inst|jtag_uart_0|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|always2~0_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & !\inst|jtag_uart_0|av_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \inst|jtag_uart_0|av_waitrequest~q\,
	combout => \inst|jtag_uart_0|always2~0_combout\);

-- Location: LCCOMB_X23_Y16_N6
\inst|jtag_uart_0|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_rd~1_combout\ = (\inst|jtag_uart_0|always2~0_combout\ & (!\inst|mm_interconnect_0|cmd_mux_002|src_data\(38) & \inst|mm_interconnect_0|cmd_mux_002|src_data\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|always2~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38),
	datad => \inst|mm_interconnect_0|cmd_mux_002|src_data\(71),
	combout => \inst|jtag_uart_0|fifo_rd~1_combout\);

-- Location: FF_X23_Y16_N7
\inst|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|fifo_rd~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|read_0~q\);

-- Location: LCCOMB_X21_Y15_N10
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X21_Y12_N4
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X25_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X25_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X25_Y14_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X20_Y14_N12
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X20_Y12_N22
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X20_Y14_N6
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X21_Y12_N24
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X21_Y12_N25
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X20_Y12_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCCOMB_X20_Y14_N18
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X20_Y12_N17
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X20_Y12_N8
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X20_Y12_N9
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X20_Y12_N2
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X20_Y12_N3
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X20_Y12_N30
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X20_Y12_N31
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X20_Y12_N28
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X20_Y12_N29
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X20_Y12_N18
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X20_Y12_N19
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X20_Y12_N6
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X20_Y12_N7
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X20_Y12_N4
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X20_Y12_N5
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X20_Y12_N10
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X20_Y12_N11
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X20_Y12_N20
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X20_Y12_N21
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X20_Y12_N0
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: FF_X21_Y15_N11
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X21_Y15_N30
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X21_Y15_N31
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X21_Y15_N1
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X20_Y14_N0
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X20_Y14_N1
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: FF_X20_Y12_N23
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X21_Y16_N20
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout\)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (!\inst|jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X23_Y16_N10
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X21_Y16_N24
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout\)))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X21_Y16_N26
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (\inst|jtag_uart_0|wr_rfifo~combout\)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y16_N27
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y16_N28
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout\)))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\inst|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|wr_rfifo~combout\,
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y16_N29
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y16_N30
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X21_Y16_N31
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y16_N0
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X21_Y16_N18
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # ((\inst|jtag_uart_0|wr_rfifo~combout\) # 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X23_Y16_N26
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\inst|jtag_uart_0|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \inst|jtag_uart_0|fifo_rd~0_combout\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X23_Y16_N27
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X23_Y16_N8
\inst|jtag_uart_0|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_rd~0_combout\ = (!\inst|mm_interconnect_0|cmd_mux_002|src_data\(38) & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst|jtag_uart_0|always2~0_combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart_0|always2~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|src_data\(71),
	combout => \inst|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X23_Y16_N2
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \inst|jtag_uart_0|fifo_rd~0_combout\ $ (((\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart_0|fifo_rd~0_combout\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X21_Y16_N21
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y16_N22
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (\inst|jtag_uart_0|wr_rfifo~combout\)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y16_N23
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X21_Y16_N25
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y16_N14
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) 
-- & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X21_Y16_N16
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X23_Y16_N0
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart_0|fifo_rd~0_combout\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst|jtag_uart_0|fifo_rd~0_combout\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X23_Y16_N1
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X21_Y15_N25
\inst|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X20_Y12_N14
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|t_dav~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X20_Y12_N15
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X21_Y12_N0
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X21_Y12_N8
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X21_Y12_N1
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X21_Y12_N17
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X21_Y15_N24
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart_0|t_dav~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X21_Y15_N18
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X21_Y15_N19
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X23_Y16_N4
\inst|jtag_uart_0|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|wr_rfifo~combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_0|wr_rfifo~combout\);

-- Location: FF_X21_Y12_N23
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X21_Y16_N2
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y16_N3
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y16_N4
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y16_N5
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y16_N6
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y16_N7
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y16_N8
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y16_N9
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y16_N10
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y16_N11
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y16_N12
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X21_Y16_N13
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y16_N14
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y16_N15
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y16_N16
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y16_N17
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y16_N18
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y16_N19
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y16_N20
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y16_N21
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y16_N22
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y16_N23
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y16_N24
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X23_Y16_N25
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X20_Y16_N26
\inst|mm_interconnect_0|cmd_mux_002|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: LCCOMB_X23_Y13_N2
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y13_N3
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y13_N4
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y13_N5
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y13_N6
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y13_N7
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y13_N8
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y13_N9
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y13_N10
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y13_N11
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y13_N12
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X23_Y13_N13
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y13_N18
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y13_N19
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y13_N20
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y13_N21
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y13_N22
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y13_N23
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y13_N24
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y13_N25
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y13_N26
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y13_N27
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y13_N28
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X21_Y13_N29
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y15_N24
\inst|mm_interconnect_0|cmd_mux_002|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\inst|nios2_qsys_0|M_st_data\(1) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: LCCOMB_X19_Y13_N2
\inst|mm_interconnect_0|cmd_mux_002|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: LCCOMB_X19_Y13_N4
\inst|mm_interconnect_0|cmd_mux_002|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\inst|nios2_qsys_0|M_st_data\(3) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(3),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: LCCOMB_X19_Y13_N0
\inst|mm_interconnect_0|cmd_mux_002|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(4),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: LCCOMB_X19_Y13_N6
\inst|mm_interconnect_0|cmd_mux_002|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: LCCOMB_X27_Y19_N6
\inst|mm_interconnect_0|cmd_mux_002|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(6),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: LCCOMB_X19_Y13_N24
\inst|mm_interconnect_0|cmd_mux_002|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: M9K_X22_Y13_N0
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_System_jtag_uart_0:jtag_uart_0|LT24_System_jtag_uart_0_scfifo_w:the_LT24_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst|jtag_uart_0|r_val~0_combout\,
	ena2 => \inst|jtag_uart_0|fifo_wr~q\,
	clr0 => \inst|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y12_N26
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X20_Y12_N27
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X21_Y12_N12
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X21_Y12_N6
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: FF_X21_Y13_N9
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X20_Y13_N12
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X21_Y12_N2
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X20_Y13_N10
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X20_Y13_N11
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X20_Y13_N28
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X20_Y13_N30
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X20_Y13_N31
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X20_Y13_N0
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X20_Y13_N2
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X20_Y13_N3
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X20_Y13_N4
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X20_Y13_N8
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X20_Y13_N9
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X21_Y13_N8
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X20_Y12_N24
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X20_Y12_N25
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X21_Y12_N14
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X21_Y12_N26
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X21_Y12_N27
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X21_Y12_N20
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X21_Y12_N21
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X23_Y12_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X23_Y12_N17
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: FF_X21_Y12_N11
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X23_Y12_N10
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X23_Y12_N11
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X21_Y12_N10
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X21_Y13_N10
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X21_Y13_N11
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X25_Y16_N4
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q\)))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|fifo_wr~q\ $ 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_wr~q\,
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y16_N2
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst|jtag_uart_0|r_val~0_combout\ $ (\inst|jtag_uart_0|fifo_wr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|r_val~0_combout\,
	datad => \inst|jtag_uart_0|fifo_wr~q\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X25_Y16_N5
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X25_Y16_N6
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (\inst|jtag_uart_0|fifo_wr~q\)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y16_N7
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X25_Y16_N8
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q\)))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X25_Y16_N10
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (\inst|jtag_uart_0|fifo_wr~q\)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y16_N11
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X25_Y16_N12
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q\)))))
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst|jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y16_N13
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X25_Y16_N14
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X25_Y16_N15
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X25_Y16_N28
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X25_Y16_N22
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\inst|jtag_uart_0|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart_0|r_val~0_combout\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X25_Y16_N30
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|fifo_wr~q\ & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X25_Y16_N0
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) 
-- & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart_0|r_val~0_combout\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst|jtag_uart_0|r_val~0_combout\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X25_Y16_N27
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X25_Y16_N24
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart_0|fifo_wr~q\) # ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart_0|fifo_wr~q\,
	combout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X25_Y16_N25
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X21_Y13_N12
\inst|jtag_uart_0|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|r_val~0_combout\ = (!\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\inst|jtag_uart_0|r_val~q\) 
-- # (!\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst|jtag_uart_0|r_val~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart_0|r_val~0_combout\);

-- Location: FF_X21_Y13_N13
\inst|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|r_val~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X21_Y13_N30
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|r_val~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X21_Y13_N31
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X21_Y13_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart_0|r_val~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X20_Y12_N12
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X20_Y12_N13
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X20_Y13_N20
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X20_Y13_N14
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X20_Y13_N15
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X20_Y13_N6
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: LCCOMB_X20_Y13_N24
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X20_Y13_N25
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X20_Y13_N26
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X20_Y13_N18
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X20_Y13_N19
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X20_Y13_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X20_Y13_N17
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X20_Y13_N22
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X20_Y13_N23
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X21_Y15_N20
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X21_Y15_N21
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X21_Y15_N27
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X21_Y15_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X21_Y15_N17
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X21_Y15_N14
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X21_Y15_N15
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X21_Y15_N29
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X22_Y16_N0
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_System_jtag_uart_0:jtag_uart_0|LT24_System_jtag_uart_0_scfifo_r:the_LT24_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \inst|jtag_uart_0|fifo_rd~0_combout\,
	portadatain => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N24
\inst|jtag_uart_0|av_readdata[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[7]~1_combout\ = (\inst|jtag_uart_0|read_0~q\ & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|read_0~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst|jtag_uart_0|av_readdata[7]~1_combout\);

-- Location: FF_X24_Y16_N25
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[7]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X26_Y18_N16
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ = (\inst|jtag_uart_0|av_waitrequest~q\ & (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \inst|mm_interconnect_0|cmd_mux_002|src_data\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|av_waitrequest~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_002|src_data\(71),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X26_Y18_N0
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X26_Y18_N1
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y18_N24
\inst|mm_interconnect_0|rsp_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9_combout\);

-- Location: FF_X26_Y18_N21
\inst|nios2_qsys_0|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(7));

-- Location: LCCOMB_X27_Y12_N12
\inst|nios2_qsys_0|av_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(23),
	datab => \inst|nios2_qsys_0|av_sign_bit~0_combout\,
	datac => \inst|nios2_qsys_0|d_readdata_d1\(7),
	datad => \inst|nios2_qsys_0|M_alu_result\(1),
	combout => \inst|nios2_qsys_0|av_sign_bit~1_combout\);

-- Location: LCCOMB_X26_Y21_N28
\inst|mm_interconnect_0|cmd_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\inst|nios2_qsys_0|M_st_data\(12) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(12),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X28_Y25_N12
\inst|mm_interconnect_0|cmd_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(33) = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)) # ((\inst|nios2_qsys_0|M_mem_byte_en\(1) & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \inst|nios2_qsys_0|M_mem_byte_en\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: LCCOMB_X21_Y18_N4
\inst|mm_interconnect_0|cmd_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(15),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: M9K_X22_Y21_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y22_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~2_combout\);

-- Location: FF_X25_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(15));

-- Location: FF_X24_Y17_N11
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y17_N10
\inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout\);

-- Location: LCCOMB_X23_Y16_N28
\inst|jtag_uart_0|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|rvalid~0_combout\ = (\inst|jtag_uart_0|fifo_rd~0_combout\) # ((!\inst|jtag_uart_0|fifo_rd~1_combout\ & \inst|jtag_uart_0|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_rd~1_combout\,
	datab => \inst|jtag_uart_0|fifo_rd~0_combout\,
	datac => \inst|jtag_uart_0|rvalid~q\,
	combout => \inst|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X23_Y16_N29
\inst|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|rvalid~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|rvalid~q\);

-- Location: FF_X24_Y17_N29
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|rvalid~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y17_N30
\inst|mm_interconnect_0|rsp_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X24_Y17_N8
\inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(15),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5_combout\);

-- Location: FF_X24_Y17_N9
\inst|nios2_qsys_0|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(15));

-- Location: LCCOMB_X27_Y12_N6
\inst|nios2_qsys_0|av_sign_bit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~1_combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(15),
	datac => \inst|nios2_qsys_0|av_sign_bit~0_combout\,
	datad => \inst|nios2_qsys_0|d_readdata_d1\(31),
	combout => \inst|nios2_qsys_0|av_sign_bit~2_combout\);

-- Location: LCCOMB_X23_Y22_N18
\inst|mm_interconnect_0|cmd_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\inst|nios2_qsys_0|M_st_data\(31) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(31),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: M9K_X22_Y24_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y23_N14
\inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2_combout\);

-- Location: LCCOMB_X26_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~1_combout\);

-- Location: FF_X26_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(28));

-- Location: FF_X24_Y23_N1
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X24_Y23_N24
\inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3_combout\);

-- Location: FF_X24_Y23_N25
\inst|nios2_qsys_0|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(28));

-- Location: LCCOMB_X29_Y12_N14
\inst|nios2_qsys_0|av_ld_byte3_data[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|d_readdata_d1\(28),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[4]~3_combout\);

-- Location: FF_X29_Y12_N15
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[4]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(28));

-- Location: LCCOMB_X34_Y10_N18
\inst|nios2_qsys_0|E_arith_src2[28]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(28),
	datac => \inst|nios2_qsys_0|E_arith_src2[28]~4_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[28]~5_combout\);

-- Location: LCCOMB_X39_Y9_N22
\inst|nios2_qsys_0|E_alu_result[28]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[28]~5_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[28]~51_combout\);

-- Location: LCCOMB_X36_Y9_N16
\inst|nios2_qsys_0|E_alu_result[28]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~58_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[28]~51_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[28]~52_combout\);

-- Location: FF_X36_Y9_N17
\inst|nios2_qsys_0|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[28]~52_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(28));

-- Location: LCCOMB_X36_Y9_N18
\inst|nios2_qsys_0|M_wr_data_unfiltered[28]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(28),
	datab => \inst|nios2_qsys_0|M_alu_result\(28),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~40_combout\);

-- Location: LCCOMB_X34_Y9_N14
\inst|nios2_qsys_0|M_rot_prestep2[12]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[12]~12_combout\,
	datab => \inst|nios2_qsys_0|Add12~3_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[10]~13_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[12]~23_combout\);

-- Location: LCCOMB_X34_Y9_N30
\inst|nios2_qsys_0|M_rot_prestep2[8]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~3_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[8]~14_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[6]~15_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[8]~7_combout\);

-- Location: FF_X34_Y9_N15
\inst|nios2_qsys_0|M_rot_prestep2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[12]~23_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[8]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(12));

-- Location: LCCOMB_X34_Y9_N4
\inst|nios2_qsys_0|M_rot_prestep2[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[4]~8_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[2]~9_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[4]~20_combout\);

-- Location: FF_X34_Y9_N5
\inst|nios2_qsys_0|M_rot_prestep2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[4]~20_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[0]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(4));

-- Location: LCCOMB_X31_Y9_N2
\inst|nios2_qsys_0|M_rot[28]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(12),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(4),
	combout => \inst|nios2_qsys_0|M_rot[28]~1_combout\);

-- Location: LCCOMB_X37_Y9_N22
\inst|nios2_qsys_0|E_rot_prestep1[26]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[26]~5_combout\);

-- Location: LCCOMB_X34_Y9_N10
\inst|nios2_qsys_0|M_rot_prestep2[28]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[28]~4_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[26]~5_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[28]~21_combout\);

-- Location: LCCOMB_X35_Y8_N20
\inst|nios2_qsys_0|E_rot_prestep1[22]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[22]~7_combout\);

-- Location: LCCOMB_X35_Y8_N26
\inst|nios2_qsys_0|E_rot_prestep1[24]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[24]~6_combout\);

-- Location: LCCOMB_X34_Y9_N18
\inst|nios2_qsys_0|M_rot_prestep2[24]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[22]~7_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[24]~6_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[24]~5_combout\);

-- Location: FF_X34_Y9_N11
\inst|nios2_qsys_0|M_rot_prestep2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[28]~21_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[24]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(28));

-- Location: LCCOMB_X35_Y8_N2
\inst|nios2_qsys_0|E_rot_prestep1[20]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datab => \inst|nios2_qsys_0|Add12~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[20]~0_combout\);

-- Location: LCCOMB_X35_Y8_N12
\inst|nios2_qsys_0|E_rot_prestep1[18]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[18]~1_combout\);

-- Location: LCCOMB_X34_Y9_N24
\inst|nios2_qsys_0|M_rot_prestep2[20]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[20]~0_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[18]~1_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[20]~22_combout\);

-- Location: LCCOMB_X35_Y8_N6
\inst|nios2_qsys_0|E_rot_prestep1[16]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[15]~13_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[16]~2_combout\);

-- Location: LCCOMB_X34_Y9_N8
\inst|nios2_qsys_0|M_rot_prestep2[16]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[16]~2_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[14]~3_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[16]~6_combout\);

-- Location: FF_X34_Y9_N25
\inst|nios2_qsys_0|M_rot_prestep2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[20]~22_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[16]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(20));

-- Location: LCCOMB_X31_Y9_N8
\inst|nios2_qsys_0|M_rot[28]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(28),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(20),
	combout => \inst|nios2_qsys_0|M_rot[28]~0_combout\);

-- Location: LCCOMB_X31_Y9_N16
\inst|nios2_qsys_0|M_rot[28]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[28]~1_combout\,
	datab => \inst|nios2_qsys_0|M_rot[28]~0_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[28]~51_combout\);

-- Location: LCCOMB_X39_Y11_N8
\inst|nios2_qsys_0|E_rot_mask[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[4]~0_combout\);

-- Location: FF_X39_Y11_N9
\inst|nios2_qsys_0|M_rot_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[4]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(4));

-- Location: LCCOMB_X31_Y8_N18
\inst|nios2_qsys_0|M_rot_lut3[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	datac => \inst|nios2_qsys_0|M_rot_mask\(4),
	combout => \inst|nios2_qsys_0|M_rot_lut3[4]~3_combout\);

-- Location: LCCOMB_X32_Y9_N20
\inst|nios2_qsys_0|M_shift_rot_result[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[28]~51_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut3[4]~3_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[28]~28_combout\);

-- Location: FF_X32_Y9_N21
\inst|nios2_qsys_0|M_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[28]~28_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[28]~51_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(28));

-- Location: LCCOMB_X34_Y10_N4
\inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~40_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(28),
	datad => \inst|nios2_qsys_0|M_mul_result\(28),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\);

-- Location: LCCOMB_X38_Y12_N2
\inst|nios2_qsys_0|E_src1_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(14),
	combout => \inst|nios2_qsys_0|E_src1_prelim[14]~15_combout\);

-- Location: FF_X38_Y12_N3
\inst|nios2_qsys_0|E_src1_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[14]~15_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(14));

-- Location: LCCOMB_X38_Y12_N30
\inst|nios2_qsys_0|M_mul_src1_nxt[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(14),
	datac => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\);

-- Location: FF_X41_Y6_N23
\inst|nios2_qsys_0|M_mul_partial_prod[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[27]~38_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(27));

-- Location: FF_X40_Y6_N23
\inst|nios2_qsys_0|M_mul_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[27]~86_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(27));

-- Location: LCCOMB_X38_Y13_N16
\inst|nios2_qsys_0|E_arith_src2[27]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_imm\(27),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[27]~6_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[27]~7_combout\);

-- Location: LCCOMB_X39_Y9_N24
\inst|nios2_qsys_0|E_alu_result[27]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[27]~7_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(0),
	combout => \inst|nios2_qsys_0|E_alu_result[27]~53_combout\);

-- Location: LCCOMB_X32_Y9_N4
\inst|nios2_qsys_0|E_alu_result[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~56_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[27]~53_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[27]~54_combout\);

-- Location: FF_X32_Y9_N5
\inst|nios2_qsys_0|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[27]~54_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(27));

-- Location: FF_X34_Y8_N31
\inst|nios2_qsys_0|M_rot_prestep2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[11]~19_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[7]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(11));

-- Location: FF_X34_Y8_N21
\inst|nios2_qsys_0|M_rot_prestep2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[3]~16_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[31]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(3));

-- Location: LCCOMB_X30_Y9_N6
\inst|nios2_qsys_0|M_rot[27]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(11),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(3),
	combout => \inst|nios2_qsys_0|M_rot[27]~4_combout\);

-- Location: FF_X34_Y8_N1
\inst|nios2_qsys_0|M_rot_prestep2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[19]~18_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[15]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(19));

-- Location: FF_X34_Y8_N11
\inst|nios2_qsys_0|M_rot_prestep2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[27]~17_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[23]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(27));

-- Location: LCCOMB_X30_Y9_N12
\inst|nios2_qsys_0|M_rot[27]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(19),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(27),
	combout => \inst|nios2_qsys_0|M_rot[27]~3_combout\);

-- Location: LCCOMB_X30_Y9_N22
\inst|nios2_qsys_0|M_rot[27]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[27]~4_combout\,
	datac => \inst|nios2_qsys_0|M_rot[27]~3_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[27]~52_combout\);

-- Location: LCCOMB_X39_Y11_N10
\inst|nios2_qsys_0|E_rot_mask[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[3]~1_combout\);

-- Location: FF_X39_Y11_N11
\inst|nios2_qsys_0|M_rot_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[3]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(3));

-- Location: LCCOMB_X32_Y9_N24
\inst|nios2_qsys_0|M_rot_lut3[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_mask\(3),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut3[3]~4_combout\);

-- Location: LCCOMB_X32_Y9_N6
\inst|nios2_qsys_0|M_shift_rot_result[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[27]~52_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut3[3]~4_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[27]~27_combout\);

-- Location: FF_X32_Y9_N7
\inst|nios2_qsys_0|M_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[27]~27_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[27]~52_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(27));

-- Location: LCCOMB_X32_Y9_N22
\inst|nios2_qsys_0|M_wr_data_unfiltered[27]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_alu_result\(27),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(27),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~42_combout\);

-- Location: LCCOMB_X25_Y21_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~7_combout\);

-- Location: FF_X25_Y21_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(27));

-- Location: FF_X25_Y21_N17
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X23_Y22_N22
\inst|mm_interconnect_0|cmd_mux_003|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ = (\inst|nios2_qsys_0|M_st_data\(27) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(27),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\);

-- Location: FF_X23_Y22_N23
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(27));

-- Location: LCCOMB_X23_Y22_N28
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(27),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0_combout\);

-- Location: FF_X23_Y22_N29
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(27));

-- Location: FF_X25_Y21_N23
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X25_Y21_N22
\inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(27)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27))))) # (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(27),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14_combout\);

-- Location: LCCOMB_X25_Y21_N18
\inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15_combout\);

-- Location: FF_X25_Y21_N19
\inst|nios2_qsys_0|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(27));

-- Location: LCCOMB_X29_Y12_N24
\inst|nios2_qsys_0|av_ld_byte3_data[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(27),
	datab => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[3]~4_combout\);

-- Location: FF_X29_Y12_N25
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[3]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(27));

-- Location: LCCOMB_X32_Y9_N0
\inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_mul_result\(27),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~42_combout\,
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(27),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\);

-- Location: LCCOMB_X34_Y12_N18
\inst|nios2_qsys_0|E_src1_prelim[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(17),
	combout => \inst|nios2_qsys_0|E_src1_prelim[17]~17_combout\);

-- Location: FF_X34_Y12_N19
\inst|nios2_qsys_0|E_src1_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[17]~17_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(17));

-- Location: LCCOMB_X35_Y8_N24
\inst|nios2_qsys_0|M_mul_src1[17]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(17),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\);

-- Location: FF_X36_Y8_N11
\inst|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1_q\);

-- Location: FF_X35_Y8_N25
\inst|nios2_qsys_0|M_mul_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(17));

-- Location: FF_X41_Y6_N21
\inst|nios2_qsys_0|M_mul_partial_prod[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[26]~36_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(26));

-- Location: FF_X40_Y6_N21
\inst|nios2_qsys_0|M_mul_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[26]~84_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(26));

-- Location: LCCOMB_X34_Y9_N2
\inst|nios2_qsys_0|M_rot_prestep2[26]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~3_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[24]~6_combout\,
	datad => \inst|nios2_qsys_0|E_rot_prestep1[26]~5_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[26]~13_combout\);

-- Location: LCCOMB_X34_Y9_N26
\inst|nios2_qsys_0|M_rot_prestep2[22]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[20]~0_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[22]~7_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[22]~30_combout\);

-- Location: FF_X34_Y9_N3
\inst|nios2_qsys_0|M_rot_prestep2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[26]~13_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[22]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(26));

-- Location: LCCOMB_X34_Y9_N16
\inst|nios2_qsys_0|M_rot_prestep2[18]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[16]~2_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[18]~1_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[18]~14_combout\);

-- Location: FF_X34_Y9_N17
\inst|nios2_qsys_0|M_rot_prestep2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[18]~14_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[14]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(18));

-- Location: LCCOMB_X31_Y9_N30
\inst|nios2_qsys_0|M_rot[26]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(26),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(18),
	combout => \inst|nios2_qsys_0|M_rot[26]~6_combout\);

-- Location: FF_X34_Y9_N7
\inst|nios2_qsys_0|M_rot_prestep2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[10]~15_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[6]~28_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(10));

-- Location: FF_X34_Y9_N29
\inst|nios2_qsys_0|M_rot_prestep2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[2]~12_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[30]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(2));

-- Location: LCCOMB_X31_Y9_N24
\inst|nios2_qsys_0|M_rot[26]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(10),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(2),
	combout => \inst|nios2_qsys_0|M_rot[26]~7_combout\);

-- Location: LCCOMB_X31_Y9_N26
\inst|nios2_qsys_0|M_rot[26]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[26]~6_combout\,
	datab => \inst|nios2_qsys_0|M_rot[26]~7_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[26]~53_combout\);

-- Location: LCCOMB_X39_Y11_N4
\inst|nios2_qsys_0|E_rot_mask[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[2]~2_combout\);

-- Location: FF_X39_Y11_N5
\inst|nios2_qsys_0|M_rot_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[2]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(2));

-- Location: LCCOMB_X31_Y8_N20
\inst|nios2_qsys_0|M_rot_lut3[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_mask\(2),
	datac => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut3[2]~5_combout\);

-- Location: LCCOMB_X32_Y9_N8
\inst|nios2_qsys_0|M_shift_rot_result[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[26]~53_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut3[2]~5_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[26]~26_combout\);

-- Location: FF_X32_Y9_N9
\inst|nios2_qsys_0|M_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[26]~26_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[26]~53_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(26));

-- Location: LCCOMB_X25_Y20_N22
\inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- (((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(26),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18_combout\);

-- Location: LCCOMB_X25_Y20_N6
\inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18_combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19_combout\);

-- Location: FF_X25_Y20_N7
\inst|nios2_qsys_0|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(26));

-- Location: LCCOMB_X29_Y12_N18
\inst|nios2_qsys_0|av_ld_byte3_data[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|d_readdata_d1\(26),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[2]~5_combout\);

-- Location: FF_X29_Y12_N19
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[2]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(26));

-- Location: LCCOMB_X36_Y13_N4
\inst|nios2_qsys_0|E_arith_src2[26]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(26),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[26]~8_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[26]~9_combout\);

-- Location: LCCOMB_X39_Y9_N26
\inst|nios2_qsys_0|E_alu_result[26]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[26]~9_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[26]~55_combout\);

-- Location: LCCOMB_X37_Y12_N2
\inst|nios2_qsys_0|E_alu_result[26]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~54_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[26]~55_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[26]~56_combout\);

-- Location: FF_X37_Y12_N3
\inst|nios2_qsys_0|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[26]~56_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(26));

-- Location: LCCOMB_X37_Y12_N4
\inst|nios2_qsys_0|M_wr_data_unfiltered[26]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(26),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_alu_result\(26),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~44_combout\);

-- Location: LCCOMB_X36_Y13_N14
\inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(26),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(26),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~44_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\);

-- Location: LCCOMB_X38_Y12_N16
\inst|nios2_qsys_0|E_src1_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(5),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2_qsys_0|E_src1_prelim[5]~6_combout\);

-- Location: FF_X38_Y12_N17
\inst|nios2_qsys_0|E_src1_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[5]~6_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(5));

-- Location: LCCOMB_X38_Y12_N26
\inst|nios2_qsys_0|E_src1[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datac => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(5),
	combout => \inst|nios2_qsys_0|E_src1[5]~7_combout\);

-- Location: LCCOMB_X38_Y10_N18
\inst|nios2_qsys_0|E_alu_result[5]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[5]~7_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[5]~26_combout\);

-- Location: FF_X41_Y20_N11
\inst|nios2_qsys_0|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(3));

-- Location: LCCOMB_X41_Y19_N14
\inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~16\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~18\);

-- Location: FF_X41_Y19_N15
\inst|nios2_qsys_0|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X41_Y16_N2
\inst|nios2_qsys_0|D_extra_pc[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(3),
	datab => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(3),
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[3]~8_combout\);

-- Location: FF_X41_Y16_N3
\inst|nios2_qsys_0|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[3]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(3));

-- Location: LCCOMB_X38_Y10_N24
\inst|nios2_qsys_0|E_alu_result[5]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_extra_pc\(3),
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~12_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	combout => \inst|nios2_qsys_0|E_alu_result[5]~25_combout\);

-- Location: LCCOMB_X38_Y10_N26
\inst|nios2_qsys_0|E_alu_result[5]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_alu_result[5]~26_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[5]~25_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[5]~27_combout\);

-- Location: FF_X38_Y10_N27
\inst|nios2_qsys_0|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[5]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(5));

-- Location: LCCOMB_X32_Y24_N14
\inst|mm_interconnect_0|cmd_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(41) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(5)) # ((\inst|nios2_qsys_0|ic_fill_line\(0) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & (((\inst|nios2_qsys_0|ic_fill_line\(0) & \inst|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(5),
	datac => \inst|nios2_qsys_0|ic_fill_line\(0),
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(41));

-- Location: FF_X32_Y24_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(3));

-- Location: LCCOMB_X29_Y24_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X30_Y25_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]~6_combout\);

-- Location: FF_X30_Y25_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]~6_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X23_Y23_N24
\inst|mm_interconnect_0|cmd_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~19_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(8),
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~19_combout\);

-- Location: FF_X23_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(8));

-- Location: LCCOMB_X23_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\);

-- Location: LCCOMB_X28_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X28_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X32_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCCOMB_X32_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: FF_X32_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: FF_X34_Y21_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: FF_X34_Y21_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(69));

-- Location: LCCOMB_X32_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\);

-- Location: FF_X32_Y19_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(37));

-- Location: LCCOMB_X34_Y15_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_ctrl_st~q\,
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\);

-- Location: LCCOMB_X32_Y19_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(5),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(37),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6_combout\);

-- Location: LCCOMB_X35_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\);

-- Location: FF_X32_Y19_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(36));

-- Location: FF_X32_Y19_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(37));

-- Location: FF_X32_Y19_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(36));

-- Location: LCCOMB_X32_Y19_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5_combout\);

-- Location: LCCOMB_X32_Y19_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(36),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(37),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X30_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X30_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: FF_X34_Y20_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(74));

-- Location: LCCOMB_X34_Y20_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75]~feeder_combout\);

-- Location: FF_X34_Y20_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(75));

-- Location: LCCOMB_X34_Y20_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(74),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(75),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~1_combout\);

-- Location: FF_X34_Y20_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(74));

-- Location: LCCOMB_X34_Y20_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75]~feeder_combout\);

-- Location: FF_X34_Y20_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(75));

-- Location: LCCOMB_X34_Y20_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(74),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(75),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~0_combout\);

-- Location: LCCOMB_X35_Y20_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~1_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~3_combout\);

-- Location: FF_X35_Y20_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~q\);

-- Location: LCCOMB_X35_Y20_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~0_combout\);

-- Location: FF_X35_Y20_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~q\);

-- Location: LCCOMB_X35_Y20_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~0_combout\);

-- Location: FF_X35_Y20_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~q\);

-- Location: LCCOMB_X35_Y20_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X30_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X30_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: FF_X35_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X35_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X34_Y18_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(32));

-- Location: LCCOMB_X35_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\);

-- Location: FF_X37_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(0));

-- Location: FF_X38_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(0));

-- Location: FF_X37_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(0));

-- Location: LCCOMB_X38_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCCOMB_X37_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCCOMB_X35_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\);

-- Location: FF_X37_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(0));

-- Location: FF_X34_Y18_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(32));

-- Location: LCCOMB_X37_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCCOMB_X37_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCCOMB_X35_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCCOMB_X29_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X29_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X29_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~13_combout\);

-- Location: LCCOMB_X34_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: FF_X34_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X34_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X34_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: FF_X38_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(1));

-- Location: FF_X37_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(1));

-- Location: LCCOMB_X37_Y22_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCCOMB_X35_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X35_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X34_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X34_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X34_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X34_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X34_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: FF_X34_Y18_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(34));

-- Location: FF_X34_Y18_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(34));

-- Location: LCCOMB_X34_Y18_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(34),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2_combout\);

-- Location: FF_X34_Y18_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(35));

-- Location: FF_X34_Y18_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(35));

-- Location: LCCOMB_X34_Y18_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(35),
	datad => \inst|nios2_qsys_0|M_st_data\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3_combout\);

-- Location: LCCOMB_X34_Y18_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(34),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(35),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~1_combout\);

-- Location: FF_X32_Y19_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(38));

-- Location: FF_X32_Y19_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(39));

-- Location: LCCOMB_X32_Y19_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(7),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(39),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8_combout\);

-- Location: FF_X32_Y19_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(39));

-- Location: FF_X32_Y19_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(38));

-- Location: LCCOMB_X32_Y19_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(38),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7_combout\);

-- Location: LCCOMB_X32_Y19_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(38),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(39),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~3_combout\);

-- Location: LCCOMB_X34_Y18_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(0),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(32),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0_combout\);

-- Location: FF_X34_Y18_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(33));

-- Location: FF_X34_Y18_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(33));

-- Location: LCCOMB_X34_Y18_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(33),
	datad => \inst|nios2_qsys_0|M_st_data\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1_combout\);

-- Location: LCCOMB_X34_Y18_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(32),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(33),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y18_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~2_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~1_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~3_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~4_combout\);

-- Location: FF_X31_Y20_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(60));

-- Location: FF_X32_Y19_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(61));

-- Location: LCCOMB_X32_Y19_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(29),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(61),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37_combout\);

-- Location: FF_X31_Y20_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(61));

-- Location: FF_X30_Y20_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(60));

-- Location: LCCOMB_X30_Y20_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(60),
	datad => \inst|nios2_qsys_0|M_st_data\(28),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36_combout\);

-- Location: LCCOMB_X31_Y20_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(60),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(61),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~17_combout\);

-- Location: FF_X30_Y20_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(56));

-- Location: LCCOMB_X30_Y20_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(24),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(56),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31_combout\);

-- Location: FF_X31_Y20_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(56));

-- Location: FF_X31_Y20_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(57));

-- Location: FF_X32_Y19_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(57));

-- Location: LCCOMB_X32_Y19_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(25),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(57),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32_combout\);

-- Location: LCCOMB_X31_Y20_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(56),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(57),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~15_combout\);

-- Location: FF_X30_Y20_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(58));

-- Location: LCCOMB_X30_Y20_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(26),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(58),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33_combout\);

-- Location: FF_X35_Y19_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(59));

-- Location: LCCOMB_X35_Y19_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(27),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(59),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34_combout\);

-- Location: FF_X31_Y20_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(59));

-- Location: FF_X31_Y20_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(58));

-- Location: LCCOMB_X31_Y20_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(59),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(58),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~16_combout\);

-- Location: FF_X30_Y20_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(63));

-- Location: LCCOMB_X30_Y20_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(63),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39_combout\);

-- Location: FF_X31_Y20_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(62));

-- Location: FF_X31_Y20_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(63));

-- Location: FF_X30_Y20_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(62));

-- Location: LCCOMB_X30_Y20_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(30),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(62),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(62),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(63),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~18_combout\);

-- Location: LCCOMB_X31_Y20_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~17_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~15_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~16_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~18_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~19_combout\);

-- Location: FF_X30_Y21_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(45));

-- Location: LCCOMB_X30_Y21_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(45),
	datad => \inst|nios2_qsys_0|M_st_data\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16_combout\);

-- Location: FF_X30_Y21_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(44));

-- Location: LCCOMB_X30_Y21_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(12),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(44),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15_combout\);

-- Location: FF_X30_Y21_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(45));

-- Location: FF_X30_Y21_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(44));

-- Location: LCCOMB_X30_Y21_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(45),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(44),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~7_combout\);

-- Location: FF_X30_Y21_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(40));

-- Location: LCCOMB_X30_Y21_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(40),
	datad => \inst|nios2_qsys_0|M_st_data\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10_combout\);

-- Location: FF_X30_Y21_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(40));

-- Location: FF_X30_Y21_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(41));

-- Location: FF_X30_Y21_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(41));

-- Location: LCCOMB_X30_Y21_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(9),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(41),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11_combout\);

-- Location: LCCOMB_X30_Y21_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(40),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(41),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~5_combout\);

-- Location: FF_X30_Y21_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(42));

-- Location: LCCOMB_X30_Y21_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(10),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(42),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12_combout\);

-- Location: FF_X30_Y21_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(43));

-- Location: LCCOMB_X30_Y21_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(11),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(43),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13_combout\);

-- Location: FF_X30_Y21_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(43));

-- Location: FF_X30_Y21_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(42));

-- Location: LCCOMB_X30_Y21_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(43),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(42),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~6_combout\);

-- Location: FF_X29_Y21_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(46));

-- Location: FF_X30_Y20_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(47));

-- Location: LCCOMB_X30_Y20_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(15),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(47),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18_combout\);

-- Location: FF_X30_Y21_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(47));

-- Location: FF_X32_Y19_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(46));

-- Location: LCCOMB_X32_Y19_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(14),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(46),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(46),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(47),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~8_combout\);

-- Location: LCCOMB_X30_Y21_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~5_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~6_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~8_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~9_combout\);

-- Location: FF_X34_Y18_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(54));

-- Location: LCCOMB_X34_Y18_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(22),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(54),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28_combout\);

-- Location: FF_X34_Y18_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(54));

-- Location: FF_X35_Y18_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(55));

-- Location: FF_X35_Y18_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(55));

-- Location: LCCOMB_X35_Y18_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(23),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(55),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29_combout\);

-- Location: LCCOMB_X35_Y18_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(54),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(55),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~13_combout\);

-- Location: FF_X35_Y18_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(48));

-- Location: LCCOMB_X35_Y18_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(16),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(48),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21_combout\);

-- Location: FF_X35_Y18_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(49));

-- Location: LCCOMB_X35_Y18_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(49),
	datad => \inst|nios2_qsys_0|M_st_data\(17),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22_combout\);

-- Location: FF_X35_Y18_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(49));

-- Location: FF_X35_Y18_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(48));

-- Location: LCCOMB_X35_Y18_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(49),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(48),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~10_combout\);

-- Location: FF_X35_Y18_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(50));

-- Location: FF_X35_Y19_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(51));

-- Location: LCCOMB_X35_Y19_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(19),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(51),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24_combout\);

-- Location: FF_X35_Y18_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(51));

-- Location: FF_X35_Y19_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(50));

-- Location: LCCOMB_X35_Y19_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(18),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(50),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23_combout\);

-- Location: LCCOMB_X35_Y18_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(50),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(51),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~11_combout\);

-- Location: FF_X35_Y19_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(53));

-- Location: LCCOMB_X35_Y19_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(21),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(53),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27_combout\);

-- Location: FF_X35_Y19_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(52));

-- Location: LCCOMB_X35_Y19_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(20),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(52),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26_combout\);

-- Location: FF_X35_Y18_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(53));

-- Location: FF_X34_Y18_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(52));

-- Location: LCCOMB_X35_Y18_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(53),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(52),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~12_combout\);

-- Location: LCCOMB_X35_Y18_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~13_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~10_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~11_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~12_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~14_combout\);

-- Location: LCCOMB_X34_Y21_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~4_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~19_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~9_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~14_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~20_combout\);

-- Location: LCCOMB_X32_Y19_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~9_combout\);

-- Location: LCCOMB_X30_Y21_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~14_combout\);

-- Location: LCCOMB_X34_Y18_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~4_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~19_combout\);

-- Location: LCCOMB_X34_Y18_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~9_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~14_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~4_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~19_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~20_combout\);

-- Location: FF_X34_Y21_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(68));

-- Location: LCCOMB_X31_Y20_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~35_combout\);

-- Location: LCCOMB_X31_Y20_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~40_combout\);

-- Location: LCCOMB_X35_Y18_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~25_combout\);

-- Location: LCCOMB_X35_Y18_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~30_combout\);

-- Location: LCCOMB_X31_Y20_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~35_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~40_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~25_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~30_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~41_combout\);

-- Location: FF_X34_Y21_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(67));

-- Location: FF_X36_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(13));

-- Location: FF_X36_Y21_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(12));

-- Location: LCCOMB_X36_Y21_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(13),
	datab => \inst|nios2_qsys_0|M_alu_result\(12),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(12),
	datad => \inst|nios2_qsys_0|M_alu_result\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~7_combout\);

-- Location: FF_X36_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(14));

-- Location: LCCOMB_X36_Y8_N12
\inst|nios2_qsys_0|E_alu_result[15]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	datad => \inst|nios2_qsys_0|E_src1[15]~13_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[15]~4_combout\);

-- Location: FF_X38_Y20_N1
\inst|nios2_qsys_0|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(13));

-- Location: LCCOMB_X38_Y20_N0
\inst|nios2_qsys_0|F_pc_nxt[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(13),
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[13]~6_combout\);

-- Location: LCCOMB_X40_Y16_N14
\inst|nios2_qsys_0|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(19),
	datab => \inst|nios2_qsys_0|D_pc_plus_one\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add1~3\,
	combout => \inst|nios2_qsys_0|Add1~4_combout\,
	cout => \inst|nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X40_Y16_N16
\inst|nios2_qsys_0|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(12),
	datab => \inst|nios2_qsys_0|D_iw\(20),
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add1~5\,
	combout => \inst|nios2_qsys_0|Add1~6_combout\,
	cout => \inst|nios2_qsys_0|Add1~7\);

-- Location: LCCOMB_X39_Y15_N20
\inst|nios2_qsys_0|D_ctrl_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(14),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X39_Y15_N16
\inst|nios2_qsys_0|D_ctrl_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datab => \inst|nios2_qsys_0|D_ctrl_break~0_combout\,
	datad => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: FF_X39_Y15_N17
\inst|nios2_qsys_0|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_break~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_break~q\);

-- Location: LCCOMB_X39_Y15_N30
\inst|nios2_qsys_0|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(14),
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X39_Y15_N0
\inst|nios2_qsys_0|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_ctrl_exception~0_combout\,
	datad => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: FF_X39_Y15_N1
\inst|nios2_qsys_0|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_exception~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_exception~q\);

-- Location: LCCOMB_X39_Y15_N26
\inst|nios2_qsys_0|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: FF_X39_Y15_N27
\inst|nios2_qsys_0|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_crst~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_crst~q\);

-- Location: LCCOMB_X40_Y16_N28
\inst|nios2_qsys_0|D_extra_pc[12]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(21),
	datab => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2_qsys_0|D_pc_plus_one\(12),
	datad => \inst|nios2_qsys_0|Add1~6_combout\,
	combout => \inst|nios2_qsys_0|D_extra_pc[12]~2_combout\);

-- Location: FF_X40_Y16_N29
\inst|nios2_qsys_0|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[12]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(12));

-- Location: LCCOMB_X38_Y16_N30
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(12),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~27_combout\);

-- Location: FF_X38_Y16_N13
\inst|nios2_qsys_0|E_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(18));

-- Location: FF_X38_Y16_N23
\inst|nios2_qsys_0|E_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X38_Y16_N12
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~27_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datac => \inst|nios2_qsys_0|E_iw\(18),
	datad => \inst|nios2_qsys_0|E_ctrl_jmp_direct~q\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~28_combout\);

-- Location: LCCOMB_X38_Y16_N16
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~28_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datac => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	datad => \inst|nios2_qsys_0|E_src1[14]~14_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~29_combout\);

-- Location: FF_X38_Y20_N15
\inst|nios2_qsys_0|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(12));

-- Location: FF_X38_Y20_N7
\inst|nios2_qsys_0|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(12));

-- Location: LCCOMB_X38_Y20_N18
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~29_combout\,
	datab => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	datad => \inst|nios2_qsys_0|E_pc\(12),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30_combout\);

-- Location: FF_X38_Y20_N19
\inst|nios2_qsys_0|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X38_Y20_N14
\inst|nios2_qsys_0|F_pc_nxt[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr\(12),
	datac => \inst|nios2_qsys_0|D_pc\(12),
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[12]~4_combout\);

-- Location: LCCOMB_X38_Y20_N26
\inst|nios2_qsys_0|F_pc_nxt[12]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|Add1~6_combout\,
	datac => \inst|nios2_qsys_0|F_pc_nxt[12]~4_combout\,
	datad => \inst|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[12]~5_combout\);

-- Location: FF_X38_Y20_N27
\inst|nios2_qsys_0|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_nxt[12]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(12));

-- Location: LCCOMB_X41_Y20_N28
\inst|nios2_qsys_0|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(12),
	datad => VCC,
	cin => \inst|nios2_qsys_0|F_pc_plus_one[11]~23\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	cout => \inst|nios2_qsys_0|F_pc_plus_one[12]~25\);

-- Location: FF_X41_Y20_N29
\inst|nios2_qsys_0|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(12));

-- Location: LCCOMB_X40_Y16_N18
\inst|nios2_qsys_0|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(13),
	datad => \inst|nios2_qsys_0|D_iw\(21),
	cin => \inst|nios2_qsys_0|Add1~7\,
	combout => \inst|nios2_qsys_0|Add1~8_combout\);

-- Location: FF_X38_Y16_N27
\inst|nios2_qsys_0|E_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(19));

-- Location: LCCOMB_X38_Y16_N28
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(13),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~40_combout\);

-- Location: LCCOMB_X38_Y16_N26
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(19),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~40_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~41_combout\);

-- Location: LCCOMB_X38_Y20_N2
\inst|nios2_qsys_0|E_pc[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(13),
	combout => \inst|nios2_qsys_0|E_pc[13]~feeder_combout\);

-- Location: FF_X38_Y20_N3
\inst|nios2_qsys_0|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[13]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(13));

-- Location: LCCOMB_X38_Y20_N28
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[15]~13_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~41_combout\,
	datad => \inst|nios2_qsys_0|E_pc\(13),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~42_combout\);

-- Location: FF_X38_Y20_N29
\inst|nios2_qsys_0|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~42_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(13));

-- Location: LCCOMB_X38_Y20_N8
\inst|nios2_qsys_0|F_pc_nxt[13]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_nxt[13]~6_combout\,
	datab => \inst|nios2_qsys_0|Add1~8_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr\(13),
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[13]~7_combout\);

-- Location: FF_X38_Y20_N9
\inst|nios2_qsys_0|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_nxt[13]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(13));

-- Location: LCCOMB_X41_Y20_N30
\inst|nios2_qsys_0|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|F_pc\(13),
	cin => \inst|nios2_qsys_0|F_pc_plus_one[12]~25\,
	combout => \inst|nios2_qsys_0|F_pc_plus_one[13]~26_combout\);

-- Location: FF_X41_Y20_N31
\inst|nios2_qsys_0|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(13));

-- Location: LCCOMB_X40_Y16_N2
\inst|nios2_qsys_0|D_extra_pc[13]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(13),
	datab => \inst|nios2_qsys_0|Add1~8_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[13]~1_combout\);

-- Location: FF_X40_Y16_N3
\inst|nios2_qsys_0|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[13]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(13));

-- Location: LCCOMB_X37_Y12_N10
\inst|nios2_qsys_0|E_alu_result[15]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[15]~4_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(13),
	combout => \inst|nios2_qsys_0|E_alu_result[15]~5_combout\);

-- Location: LCCOMB_X37_Y12_N0
\inst|nios2_qsys_0|E_alu_result[15]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~32_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[15]~5_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[15]~6_combout\);

-- Location: FF_X37_Y12_N1
\inst|nios2_qsys_0|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[15]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(15));

-- Location: FF_X36_Y21_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(15));

-- Location: LCCOMB_X38_Y9_N28
\inst|nios2_qsys_0|E_alu_result[14]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[14]~14_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|E_compare_op\(1),
	datad => \inst|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[14]~7_combout\);

-- Location: LCCOMB_X37_Y12_N12
\inst|nios2_qsys_0|E_alu_result[14]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[14]~7_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(12),
	combout => \inst|nios2_qsys_0|E_alu_result[14]~8_combout\);

-- Location: LCCOMB_X37_Y12_N18
\inst|nios2_qsys_0|E_alu_result[14]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~30_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[14]~8_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[14]~9_combout\);

-- Location: FF_X37_Y12_N19
\inst|nios2_qsys_0|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[14]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(14));

-- Location: LCCOMB_X36_Y21_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(14),
	datab => \inst|nios2_qsys_0|M_alu_result\(15),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(15),
	datad => \inst|nios2_qsys_0|M_alu_result\(14),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~8_combout\);

-- Location: FF_X36_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(10));

-- Location: FF_X36_Y21_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(11));

-- Location: LCCOMB_X36_Y21_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(11),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(10),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(11),
	datad => \inst|nios2_qsys_0|M_alu_result\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~6_combout\);

-- Location: FF_X36_Y21_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(9));

-- Location: FF_X36_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(8));

-- Location: LCCOMB_X36_Y21_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(9),
	datab => \inst|nios2_qsys_0|M_alu_result\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(9),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~5_combout\);

-- Location: LCCOMB_X36_Y21_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~8_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~6_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~5_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~9_combout\);

-- Location: FF_X34_Y21_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(64));

-- Location: FF_X36_Y23_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(2));

-- Location: FF_X37_Y23_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(3));

-- Location: LCCOMB_X37_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(3),
	datad => \inst|nios2_qsys_0|M_alu_result\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~1_combout\);

-- Location: FF_X37_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(7));

-- Location: FF_X36_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(6));

-- Location: LCCOMB_X37_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(7),
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~3_combout\);

-- Location: FF_X36_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(4));

-- Location: FF_X37_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(5));

-- Location: LCCOMB_X37_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(5),
	datad => \inst|nios2_qsys_0|M_alu_result\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~2_combout\);

-- Location: FF_X37_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(1));

-- Location: LCCOMB_X37_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(0),
	datab => \inst|nios2_qsys_0|M_alu_result\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(1),
	datad => \inst|nios2_qsys_0|M_alu_result\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~0_combout\);

-- Location: LCCOMB_X37_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~1_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~3_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~4_combout\);

-- Location: LCCOMB_X34_Y21_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(67),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~9_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(64),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~4_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~10_combout\);

-- Location: LCCOMB_X34_Y21_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~20_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(68),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~41_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~10_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~11_combout\);

-- Location: FF_X36_Y21_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(15));

-- Location: FF_X37_Y21_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(14));

-- Location: FF_X37_Y21_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(13));

-- Location: FF_X36_Y21_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(12));

-- Location: FF_X36_Y21_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(11));

-- Location: FF_X37_Y21_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(10));

-- Location: FF_X36_Y21_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(9));

-- Location: FF_X37_Y21_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(8));

-- Location: FF_X37_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(7));

-- Location: FF_X37_Y21_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(6));

-- Location: FF_X37_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(5));

-- Location: FF_X37_Y21_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(4));

-- Location: FF_X37_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(3));

-- Location: FF_X37_Y21_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(2));

-- Location: FF_X37_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(1));

-- Location: LCCOMB_X37_Y21_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(0),
	datab => \inst|nios2_qsys_0|M_alu_result\(0),
	datad => VCC,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~1_cout\);

-- Location: LCCOMB_X37_Y21_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(1),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(1),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~1_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~3_cout\);

-- Location: LCCOMB_X37_Y21_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(2),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~3_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~5_cout\);

-- Location: LCCOMB_X37_Y21_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(3),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(3),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~5_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~7_cout\);

-- Location: LCCOMB_X37_Y21_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(4),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(4),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~7_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~9_cout\);

-- Location: LCCOMB_X37_Y21_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(5),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~9_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~11_cout\);

-- Location: LCCOMB_X37_Y21_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(6),
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~11_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~13_cout\);

-- Location: LCCOMB_X37_Y21_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(7),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(7),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~13_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~15_cout\);

-- Location: LCCOMB_X37_Y21_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(8),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~15_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~17_cout\);

-- Location: LCCOMB_X37_Y21_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(9),
	datab => \inst|nios2_qsys_0|M_alu_result\(9),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~17_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~19_cout\);

-- Location: LCCOMB_X37_Y21_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(10),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(10),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~19_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~21_cout\);

-- Location: LCCOMB_X37_Y21_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(11),
	datab => \inst|nios2_qsys_0|M_alu_result\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~21_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~23_cout\);

-- Location: LCCOMB_X37_Y21_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(12),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(12),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~23_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~25_cout\);

-- Location: LCCOMB_X37_Y21_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(13),
	datab => \inst|nios2_qsys_0|M_alu_result\(13),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~25_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~27_cout\);

-- Location: LCCOMB_X37_Y21_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(14),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(14),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~27_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~29_cout\);

-- Location: LCCOMB_X37_Y21_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_alu_result\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(15),
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~29_cout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~30_combout\);

-- Location: LCCOMB_X36_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(0),
	datab => \inst|nios2_qsys_0|M_alu_result\(0),
	datad => VCC,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~1_cout\);

-- Location: LCCOMB_X36_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(1),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~1_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~3_cout\);

-- Location: LCCOMB_X36_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(2),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~3_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~5_cout\);

-- Location: LCCOMB_X36_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(3),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(3),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~5_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~7_cout\);

-- Location: LCCOMB_X36_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(4),
	datab => \inst|nios2_qsys_0|M_alu_result\(4),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~7_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~9_cout\);

-- Location: LCCOMB_X36_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(5),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~9_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~11_cout\);

-- Location: LCCOMB_X36_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(6),
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~11_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~13_cout\);

-- Location: LCCOMB_X36_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(7),
	datab => \inst|nios2_qsys_0|M_alu_result\(7),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~13_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~15_cout\);

-- Location: LCCOMB_X36_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(8),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~15_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~17_cout\);

-- Location: LCCOMB_X36_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(9),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(9),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~17_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~19_cout\);

-- Location: LCCOMB_X36_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(10),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(10),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~19_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~21_cout\);

-- Location: LCCOMB_X36_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(11),
	datab => \inst|nios2_qsys_0|M_alu_result\(11),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~21_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~23_cout\);

-- Location: LCCOMB_X36_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(12),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(12),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~23_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~25_cout\);

-- Location: LCCOMB_X36_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(13),
	datab => \inst|nios2_qsys_0|M_alu_result\(13),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~25_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~27_cout\);

-- Location: LCCOMB_X36_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(14),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(14),
	datad => VCC,
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~27_cout\,
	cout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~29_cout\);

-- Location: LCCOMB_X36_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_alu_result\(15),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(15),
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~29_cout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~30_combout\);

-- Location: LCCOMB_X34_Y21_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~30_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(64),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(67),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~30_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~12_combout\);

-- Location: LCCOMB_X34_Y21_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~20_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~11_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(68),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~12_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~13_combout\);

-- Location: LCCOMB_X34_Y21_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~1_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(69),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~13_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2_combout\);

-- Location: LCCOMB_X35_Y20_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~0_combout\);

-- Location: FF_X35_Y20_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~q\);

-- Location: LCCOMB_X35_Y20_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCCOMB_X35_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: FF_X35_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X31_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X31_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X35_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCCOMB_X35_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: FF_X35_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: FF_X32_Y22_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X35_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0_combout\);

-- Location: LCCOMB_X35_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\);

-- Location: FF_X34_Y20_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(66));

-- Location: LCCOMB_X34_Y20_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|match_single_combinatorial~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_ctrl_ld~q\,
	datab => \inst|nios2_qsys_0|W_stall~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(66),
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|match_single_combinatorial~0_combout\);

-- Location: LCCOMB_X37_Y18_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(21),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(53),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~27_combout\);

-- Location: LCCOMB_X35_Y18_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(23),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(55),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~29_combout\);

-- Location: LCCOMB_X34_Y18_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(22),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(54),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~28_combout\);

-- Location: LCCOMB_X34_Y18_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(20),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(52),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~26_combout\);

-- Location: LCCOMB_X34_Y18_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~27_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~29_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~28_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~26_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~30_combout\);

-- Location: LCCOMB_X31_Y20_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(60),
	datad => \inst|nios2_qsys_0|M_st_data\(28),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~36_combout\);

-- Location: LCCOMB_X31_Y20_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(62),
	datad => \inst|nios2_qsys_0|M_st_data\(30),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~38_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(29),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(61),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~37_combout\);

-- Location: LCCOMB_X32_Y20_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(63),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~39_combout\);

-- Location: LCCOMB_X32_Y20_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~36_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~38_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~37_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~39_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~40_combout\);

-- Location: LCCOMB_X31_Y20_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(24),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(56),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~31_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(25),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(57),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~32_combout\);

-- Location: LCCOMB_X32_Y20_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(27),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(59),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~34_combout\);

-- Location: LCCOMB_X31_Y20_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(58),
	datad => \inst|nios2_qsys_0|M_st_data\(26),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~33_combout\);

-- Location: LCCOMB_X32_Y20_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~31_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~32_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~34_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~33_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~35_combout\);

-- Location: LCCOMB_X35_Y18_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(49),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	datad => \inst|nios2_qsys_0|M_st_data\(17),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~22_combout\);

-- Location: LCCOMB_X35_Y18_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(16),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(48),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~21_combout\);

-- Location: LCCOMB_X36_Y11_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(51),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|M_st_data\(19),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~24_combout\);

-- Location: LCCOMB_X35_Y18_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(18),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(50),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~23_combout\);

-- Location: LCCOMB_X35_Y18_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~22_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~21_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~24_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~23_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~25_combout\);

-- Location: LCCOMB_X32_Y20_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~30_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~40_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~35_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~25_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~41_combout\);

-- Location: LCCOMB_X32_Y19_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(38),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~7_combout\);

-- Location: LCCOMB_X32_Y19_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~5_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	datac => \inst|nios2_qsys_0|M_st_data\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(39),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~8_combout\);

-- Location: LCCOMB_X32_Y19_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(5),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~6_combout\);

-- Location: LCCOMB_X32_Y19_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~5_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~8_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~6_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~9_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(13),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(45),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~16_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(12),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(44),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~15_combout\);

-- Location: LCCOMB_X29_Y21_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(15),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(47),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~18_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(14),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(46),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~17_combout\);

-- Location: LCCOMB_X29_Y21_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~16_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~15_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~18_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~17_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~19_combout\);

-- Location: LCCOMB_X30_Y21_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(10),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(42),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~12_combout\);

-- Location: LCCOMB_X30_Y21_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(40),
	datad => \inst|nios2_qsys_0|M_st_data\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~10_combout\);

-- Location: LCCOMB_X26_Y21_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(9),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(41),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~11_combout\);

-- Location: LCCOMB_X26_Y21_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datac => \inst|nios2_qsys_0|M_st_data\(11),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(43),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~13_combout\);

-- Location: LCCOMB_X26_Y21_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~12_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~10_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~11_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~13_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~14_combout\);

-- Location: LCCOMB_X29_Y21_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(3),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(35),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~3_combout\);

-- Location: LCCOMB_X34_Y18_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(34),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y21_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(33),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~1_combout\);

-- Location: LCCOMB_X34_Y18_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(0),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(32),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~3_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~2_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~1_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~4_combout\);

-- Location: LCCOMB_X29_Y21_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~9_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~19_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~14_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~4_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~20_combout\);

-- Location: FF_X34_Y20_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(68));

-- Location: LCCOMB_X36_Y21_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(12),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(13),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(12),
	datad => \inst|nios2_qsys_0|M_alu_result\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~7_combout\);

-- Location: LCCOMB_X36_Y21_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(10),
	datab => \inst|nios2_qsys_0|M_alu_result\(11),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(11),
	datad => \inst|nios2_qsys_0|M_alu_result\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~6_combout\);

-- Location: LCCOMB_X36_Y21_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(14),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(14),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(15),
	datad => \inst|nios2_qsys_0|M_alu_result\(15),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~8_combout\);

-- Location: LCCOMB_X36_Y21_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(9),
	datab => \inst|nios2_qsys_0|M_alu_result\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(9),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~5_combout\);

-- Location: LCCOMB_X36_Y21_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~6_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~8_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~5_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~9_combout\);

-- Location: FF_X34_Y20_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(69));

-- Location: LCCOMB_X34_Y20_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(69),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0\(64),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~0_combout\);

-- Location: FF_X34_Y20_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(67));

-- Location: LCCOMB_X37_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(0),
	datab => \inst|nios2_qsys_0|M_alu_result\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(1),
	datad => \inst|nios2_qsys_0|M_alu_result\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~0_combout\);

-- Location: LCCOMB_X37_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(7),
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~3_combout\);

-- Location: LCCOMB_X37_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(5),
	datab => \inst|nios2_qsys_0|M_alu_result\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(5),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~2_combout\);

-- Location: LCCOMB_X37_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(3),
	datad => \inst|nios2_qsys_0|M_alu_result\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~1_combout\);

-- Location: LCCOMB_X37_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~3_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~4_combout\);

-- Location: LCCOMB_X34_Y20_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~9_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(67),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~4_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~1_combout\);

-- Location: LCCOMB_X34_Y20_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~41_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~20_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(68),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~2_combout\);

-- Location: FF_X34_Y20_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(65));

-- Location: LCCOMB_X34_Y20_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|match_single_combinatorial~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~2_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1\(65),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3_combout\);

-- Location: LCCOMB_X35_Y20_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~4_combout\);

-- Location: FF_X35_Y20_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~q\);

-- Location: LCCOMB_X28_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X28_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X30_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCCOMB_X30_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X30_Y22_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: FF_X35_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X31_Y24_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X30_Y24_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X30_Y24_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X30_Y24_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X35_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X31_Y24_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X31_Y24_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X31_Y24_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X28_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X28_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X29_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~52_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~52_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~10_combout\);

-- Location: FF_X29_Y20_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~10_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X31_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X31_Y23_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X29_Y20_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X32_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X32_Y23_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X31_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X31_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X32_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X32_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X32_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X31_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X31_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X32_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X32_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X32_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X31_Y20_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X31_Y20_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X29_Y24_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X29_Y24_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X29_Y24_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]~9_combout\);

-- Location: FF_X26_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]~9_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X31_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X31_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X32_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X32_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X32_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: FF_X34_Y21_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X29_Y24_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X29_Y24_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X27_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X28_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X28_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: FF_X39_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(6));

-- Location: FF_X39_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(6));

-- Location: LCCOMB_X39_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(6),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCCOMB_X35_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X35_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X29_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X31_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X31_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: FF_X39_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(5));

-- Location: FF_X39_Y22_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(5));

-- Location: LCCOMB_X39_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(5),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~32_combout\);

-- Location: LCCOMB_X35_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~32_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~33_combout\);

-- Location: FF_X35_Y22_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~33_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X31_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X31_Y22_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X31_Y22_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: FF_X39_Y22_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(4));

-- Location: FF_X39_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(4));

-- Location: LCCOMB_X39_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(4),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCCOMB_X35_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X35_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X35_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X31_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X31_Y22_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: FF_X39_Y22_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(3));

-- Location: FF_X32_Y22_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(3));

-- Location: LCCOMB_X39_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(3),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCCOMB_X35_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X35_Y22_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X31_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X31_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X31_Y22_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: FF_X39_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(2));

-- Location: FF_X39_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(2));

-- Location: LCCOMB_X39_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(2),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCCOMB_X35_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X35_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X31_Y22_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X31_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X31_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X34_Y23_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X34_Y23_N15
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X25_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X25_Y22_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X28_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(0),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X25_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X25_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X31_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~53_combout\);

-- Location: FF_X31_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~53_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X32_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~83_combout\);

-- Location: LCCOMB_X32_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~83_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~84_combout\);

-- Location: FF_X32_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~84_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X31_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~52_combout\);

-- Location: FF_X31_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~52_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X32_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X32_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X32_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: FF_X34_Y21_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X28_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X28_Y23_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X31_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X31_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X30_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~21_combout\);

-- Location: LCCOMB_X30_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~21_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: FF_X30_Y22_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X31_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X31_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X31_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X30_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: FF_X30_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: FF_X30_Y22_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X35_Y19_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\);

-- Location: FF_X35_Y19_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(5));

-- Location: FF_X35_Y19_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(4));

-- Location: LCCOMB_X38_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(15),
	datab => \inst|nios2_qsys_0|F_pc\(12),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(14),
	datad => \inst|nios2_qsys_0|F_pc\(13),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~7_combout\);

-- Location: LCCOMB_X38_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(0),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(1),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~7_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~8_combout\);

-- Location: LCCOMB_X38_Y20_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(11),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(13),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(12),
	datad => \inst|nios2_qsys_0|F_pc\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~6_combout\);

-- Location: LCCOMB_X38_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(9),
	datab => \inst|nios2_qsys_0|F_pc\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(8),
	datad => \inst|nios2_qsys_0|F_pc\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~3_combout\);

-- Location: LCCOMB_X39_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(4),
	datab => \inst|nios2_qsys_0|F_pc\(2),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(5),
	datad => \inst|nios2_qsys_0|F_pc\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~1_combout\);

-- Location: LCCOMB_X39_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(7),
	datab => \inst|nios2_qsys_0|F_pc\(5),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(6),
	datad => \inst|nios2_qsys_0|F_pc\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~2_combout\);

-- Location: LCCOMB_X39_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(0),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(3),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(2),
	datad => \inst|nios2_qsys_0|F_pc\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~0_combout\);

-- Location: LCCOMB_X39_Y22_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~3_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~1_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~4_combout\);

-- Location: LCCOMB_X38_Y20_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(10),
	datab => \inst|nios2_qsys_0|F_pc\(9),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1\(11),
	datad => \inst|nios2_qsys_0|F_pc\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~5_combout\);

-- Location: LCCOMB_X38_Y20_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~8_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~6_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~4_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~5_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~9_combout\);

-- Location: FF_X38_Y20_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit1~q\);

-- Location: LCCOMB_X35_Y19_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(4),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0_combout\);

-- Location: LCCOMB_X32_Y22_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\);

-- Location: FF_X36_Y19_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(5));

-- Location: FF_X36_Y19_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(4));

-- Location: LCCOMB_X37_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(13),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(14),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(15),
	datad => \inst|nios2_qsys_0|F_pc\(12),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~7_combout\);

-- Location: LCCOMB_X37_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~7_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~8_combout\);

-- Location: LCCOMB_X37_Y22_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(11),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(10),
	datac => \inst|nios2_qsys_0|F_pc\(9),
	datad => \inst|nios2_qsys_0|F_pc\(8),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~5_combout\);

-- Location: LCCOMB_X37_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(13),
	datab => \inst|nios2_qsys_0|F_pc\(11),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(12),
	datad => \inst|nios2_qsys_0|F_pc\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~6_combout\);

-- Location: LCCOMB_X38_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(9),
	datac => \inst|nios2_qsys_0|F_pc\(6),
	datad => \inst|nios2_qsys_0|F_pc\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~3_combout\);

-- Location: LCCOMB_X39_Y22_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(4),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(7),
	datad => \inst|nios2_qsys_0|F_pc\(5),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~2_combout\);

-- Location: LCCOMB_X39_Y22_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(3),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(5),
	datac => \inst|nios2_qsys_0|F_pc\(2),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(2),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0\(3),
	datac => \inst|nios2_qsys_0|F_pc\(0),
	datad => \inst|nios2_qsys_0|F_pc\(1),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~3_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~2_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~1_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~4_combout\);

-- Location: LCCOMB_X36_Y19_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~8_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~5_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~6_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~4_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~9_combout\);

-- Location: FF_X36_Y19_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit0~q\);

-- Location: LCCOMB_X36_Y19_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(4),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit0~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0_combout\);

-- Location: LCCOMB_X36_Y19_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]~feeder_combout\);

-- Location: FF_X36_Y19_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(7));

-- Location: LCCOMB_X35_Y19_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]~feeder_combout\);

-- Location: FF_X35_Y19_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(7));

-- Location: LCCOMB_X36_Y19_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto1_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(7),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(7),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto1_hit~0_combout\);

-- Location: FF_X36_Y19_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto1_hit~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1~q\);

-- Location: LCCOMB_X35_Y19_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]~feeder_combout\);

-- Location: FF_X35_Y19_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(6));

-- Location: FF_X36_Y19_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(6));

-- Location: LCCOMB_X36_Y19_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto0_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(6),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(6),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto0_hit~0_combout\);

-- Location: FF_X36_Y19_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto0_hit~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0~q\);

-- Location: LCCOMB_X36_Y18_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\,
	datad => \inst|nios2_qsys_0|E_valid~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~0_combout\);

-- Location: FF_X36_Y18_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\);

-- Location: LCCOMB_X29_Y20_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~6_combout\);

-- Location: FF_X29_Y20_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~6_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X30_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]~33_combout\);

-- Location: FF_X30_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X30_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Decoder0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Decoder0~0_combout\);

-- Location: FF_X30_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Decoder0~0_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X30_Y23_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~7_combout\);

-- Location: LCCOMB_X30_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X29_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X30_Y23_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~7_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: FF_X32_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X32_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X28_Y22_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(0),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X28_Y22_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X35_Y20_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X35_Y20_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X35_Y20_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X35_Y20_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: FF_X35_Y20_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X26_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: LCCOMB_X26_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X26_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X26_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X26_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X26_Y13_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X26_Y13_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X26_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X26_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: FF_X26_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X25_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X26_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X26_Y13_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X26_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X26_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X26_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X25_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X25_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X25_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X25_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X25_Y15_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X26_Y13_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X26_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X26_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X25_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X25_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X25_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X25_Y13_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X26_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X26_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X26_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X26_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: FF_X29_Y19_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X29_Y19_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X31_Y24_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X31_Y24_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X31_Y24_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X31_Y24_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X31_Y24_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X31_Y24_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X26_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~11_combout\);

-- Location: FF_X26_Y23_N21
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(25));

-- Location: FF_X25_Y20_N19
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X25_Y20_N20
\inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & 
-- (((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(25),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22_combout\);

-- Location: LCCOMB_X25_Y20_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23_combout\);

-- Location: FF_X25_Y20_N17
\inst|nios2_qsys_0|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(25));

-- Location: LCCOMB_X29_Y12_N28
\inst|nios2_qsys_0|av_ld_byte3_data[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(25),
	datab => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[1]~6_combout\);

-- Location: FF_X29_Y12_N29
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[1]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(25));

-- Location: FF_X34_Y8_N25
\inst|nios2_qsys_0|M_rot_prestep2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[17]~10_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[13]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(17));

-- Location: LCCOMB_X32_Y8_N24
\inst|nios2_qsys_0|M_rot[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(17),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(25),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[25]~9_combout\);

-- Location: FF_X34_Y8_N13
\inst|nios2_qsys_0|M_rot_prestep2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[1]~8_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[29]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(1));

-- Location: FF_X34_Y8_N23
\inst|nios2_qsys_0|M_rot_prestep2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[9]~11_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[5]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(9));

-- Location: LCCOMB_X32_Y8_N2
\inst|nios2_qsys_0|M_rot[25]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(1),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(9),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[25]~10_combout\);

-- Location: LCCOMB_X32_Y8_N26
\inst|nios2_qsys_0|M_rot[25]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[25]~9_combout\,
	datac => \inst|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst|nios2_qsys_0|M_rot[25]~10_combout\,
	combout => \inst|nios2_qsys_0|M_rot[25]~54_combout\);

-- Location: LCCOMB_X39_Y11_N14
\inst|nios2_qsys_0|E_rot_mask[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[1]~3_combout\);

-- Location: FF_X39_Y11_N15
\inst|nios2_qsys_0|M_rot_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[1]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(1));

-- Location: LCCOMB_X32_Y9_N2
\inst|nios2_qsys_0|M_rot_lut3[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(1),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut3[1]~6_combout\);

-- Location: LCCOMB_X32_Y9_N26
\inst|nios2_qsys_0|M_shift_rot_result[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[25]~54_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut3[1]~6_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[25]~25_combout\);

-- Location: FF_X32_Y9_N27
\inst|nios2_qsys_0|M_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[25]~25_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[25]~54_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(25));

-- Location: LCCOMB_X34_Y13_N2
\inst|nios2_qsys_0|E_arith_src2[25]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_imm\(25),
	datac => \inst|nios2_qsys_0|E_arith_src2[25]~10_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[25]~11_combout\);

-- Location: LCCOMB_X39_Y9_N28
\inst|nios2_qsys_0|E_alu_result[25]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(0),
	datab => \inst|nios2_qsys_0|E_arith_src2[25]~11_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(1),
	combout => \inst|nios2_qsys_0|E_alu_result[25]~57_combout\);

-- Location: LCCOMB_X32_Y9_N18
\inst|nios2_qsys_0|E_alu_result[25]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~52_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[25]~57_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[25]~58_combout\);

-- Location: FF_X32_Y9_N19
\inst|nios2_qsys_0|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[25]~58_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(25));

-- Location: LCCOMB_X32_Y9_N12
\inst|nios2_qsys_0|M_wr_data_unfiltered[25]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(25),
	datab => \inst|nios2_qsys_0|M_alu_result\(25),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~46_combout\);

-- Location: LCCOMB_X34_Y13_N20
\inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(25),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~46_combout\,
	datad => \inst|nios2_qsys_0|M_mul_result\(25),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47_combout\);

-- Location: LCCOMB_X38_Y8_N22
\inst|nios2_qsys_0|E_src1_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|nios2_qsys_0|W_wr_data\(13),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[13]~14_combout\);

-- Location: FF_X38_Y8_N23
\inst|nios2_qsys_0|E_src1_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[13]~14_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(13));

-- Location: LCCOMB_X38_Y8_N30
\inst|nios2_qsys_0|M_mul_src1_nxt[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|E_src1_prelim\(13),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\);

-- Location: FF_X41_Y6_N17
\inst|nios2_qsys_0|M_mul_partial_prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[24]~32_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(24));

-- Location: FF_X40_Y6_N17
\inst|nios2_qsys_0|M_mul_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[24]~80_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(24));

-- Location: LCCOMB_X24_Y23_N22
\inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(24),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26_combout\);

-- Location: LCCOMB_X24_Y23_N28
\inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26_combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27_combout\);

-- Location: FF_X24_Y23_N29
\inst|nios2_qsys_0|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(24));

-- Location: LCCOMB_X29_Y12_N22
\inst|nios2_qsys_0|av_ld_byte3_data[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|d_readdata_d1\(24),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte3_data[0]~7_combout\);

-- Location: FF_X29_Y12_N23
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte3_data[0]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(24));

-- Location: LCCOMB_X36_Y11_N8
\inst|nios2_qsys_0|E_arith_src2[24]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_arith_src2[24]~12_combout\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(24),
	combout => \inst|nios2_qsys_0|E_arith_src2[24]~13_combout\);

-- Location: LCCOMB_X39_Y9_N30
\inst|nios2_qsys_0|E_alu_result[24]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(0),
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => \inst|nios2_qsys_0|E_arith_src2[24]~13_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[24]~59_combout\);

-- Location: LCCOMB_X32_Y12_N0
\inst|nios2_qsys_0|E_alu_result[24]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~50_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[24]~59_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[24]~60_combout\);

-- Location: FF_X32_Y12_N1
\inst|nios2_qsys_0|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[24]~60_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(24));

-- Location: LCCOMB_X32_Y12_N2
\inst|nios2_qsys_0|M_wr_data_unfiltered[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(24),
	datab => \inst|nios2_qsys_0|M_alu_result\(24),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~48_combout\);

-- Location: FF_X34_Y9_N9
\inst|nios2_qsys_0|M_rot_prestep2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[16]~6_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[12]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(16));

-- Location: FF_X34_Y9_N19
\inst|nios2_qsys_0|M_rot_prestep2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[24]~5_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[20]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(24));

-- Location: LCCOMB_X30_Y9_N10
\inst|nios2_qsys_0|M_rot[24]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(16),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(24),
	combout => \inst|nios2_qsys_0|M_rot[24]~12_combout\);

-- Location: FF_X34_Y9_N31
\inst|nios2_qsys_0|M_rot_prestep2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[8]~7_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[4]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(8));

-- Location: LCCOMB_X30_Y9_N28
\inst|nios2_qsys_0|M_rot[24]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(0),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(8),
	combout => \inst|nios2_qsys_0|M_rot[24]~13_combout\);

-- Location: LCCOMB_X30_Y9_N0
\inst|nios2_qsys_0|M_rot[24]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[24]~12_combout\,
	datab => \inst|nios2_qsys_0|M_rot[24]~13_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[24]~55_combout\);

-- Location: LCCOMB_X39_Y11_N0
\inst|nios2_qsys_0|E_rot_mask[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_rot_mask[0]~4_combout\);

-- Location: FF_X39_Y11_N1
\inst|nios2_qsys_0|M_rot_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_mask[0]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_mask\(0));

-- Location: LCCOMB_X29_Y7_N24
\inst|nios2_qsys_0|M_rot_lut3[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_sel_fill3~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst|nios2_qsys_0|M_rot_lut3[0]~7_combout\);

-- Location: LCCOMB_X29_Y7_N0
\inst|nios2_qsys_0|M_shift_rot_result[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[24]~55_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut3[0]~7_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[24]~24_combout\);

-- Location: FF_X29_Y7_N1
\inst|nios2_qsys_0|M_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[24]~24_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[24]~55_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(24));

-- Location: LCCOMB_X32_Y12_N4
\inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(24),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~48_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(24),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49_combout\);

-- Location: LCCOMB_X38_Y12_N24
\inst|nios2_qsys_0|E_src1_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(12),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|nios2_qsys_0|E_src1_prelim[12]~13_combout\);

-- Location: FF_X38_Y12_N25
\inst|nios2_qsys_0|E_src1_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[12]~13_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(12));

-- Location: LCCOMB_X38_Y12_N4
\inst|nios2_qsys_0|M_mul_src1_nxt[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	datac => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(12),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\);

-- Location: FF_X41_Y6_N5
\inst|nios2_qsys_0|M_mul_partial_prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[18]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(18));

-- Location: FF_X40_Y6_N5
\inst|nios2_qsys_0|M_mul_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[18]~68_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(18));

-- Location: LCCOMB_X37_Y13_N16
\inst|nios2_qsys_0|E_arith_src2[18]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(18),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[18]~24_combout\);

-- Location: LCCOMB_X37_Y13_N26
\inst|nios2_qsys_0|E_arith_src2[18]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(18),
	datad => \inst|nios2_qsys_0|E_arith_src2[18]~24_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[18]~25_combout\);

-- Location: LCCOMB_X35_Y10_N20
\inst|nios2_qsys_0|E_alu_result[18]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_arith_src2[18]~25_combout\,
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[18]~71_combout\);

-- Location: LCCOMB_X35_Y10_N26
\inst|nios2_qsys_0|E_alu_result[18]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~38_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[18]~71_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[18]~72_combout\);

-- Location: FF_X35_Y10_N27
\inst|nios2_qsys_0|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[18]~72_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(18));

-- Location: LCCOMB_X24_Y19_N26
\inst|mm_interconnect_0|rsp_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X24_Y21_N0
\inst|mm_interconnect_0|cmd_mux_003|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ = (\inst|nios2_qsys_0|M_st_data\(18) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(18),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\);

-- Location: FF_X24_Y21_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(18));

-- Location: LCCOMB_X24_Y20_N20
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(18),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0_combout\);

-- Location: FF_X24_Y20_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(18));

-- Location: FF_X24_Y19_N29
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X25_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~27_combout\);

-- Location: FF_X25_Y23_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(18));

-- Location: FF_X24_Y19_N31
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X24_Y21_N22
\inst|mm_interconnect_0|cmd_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(18),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X23_Y22_N12
\inst|mm_interconnect_0|cmd_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(19),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: M9K_X22_Y25_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y19_N8
\inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54_combout\ = (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))) # (!\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54_combout\);

-- Location: LCCOMB_X24_Y19_N2
\inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(18) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(18),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55_combout\);

-- Location: FF_X24_Y19_N3
\inst|nios2_qsys_0|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(18));

-- Location: LCCOMB_X27_Y12_N24
\inst|nios2_qsys_0|av_ld_byte2_data[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_iw\(4),
	datab => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst|nios2_qsys_0|d_readdata_d1\(18),
	datad => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\);

-- Location: FF_X27_Y12_N25
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(18));

-- Location: LCCOMB_X35_Y10_N28
\inst|nios2_qsys_0|M_wr_data_unfiltered[18]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(18),
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(18),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~60_combout\);

-- Location: LCCOMB_X31_Y9_N10
\inst|nios2_qsys_0|M_rot[18]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(18),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(10),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[18]~30_combout\);

-- Location: LCCOMB_X31_Y9_N4
\inst|nios2_qsys_0|M_rot[18]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(26),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(2),
	combout => \inst|nios2_qsys_0|M_rot[18]~31_combout\);

-- Location: LCCOMB_X31_Y9_N6
\inst|nios2_qsys_0|M_rot[18]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[18]~30_combout\,
	datac => \inst|nios2_qsys_0|M_rot[18]~31_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[18]~61_combout\);

-- Location: LCCOMB_X32_Y10_N22
\inst|nios2_qsys_0|E_rot_sel_fill2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst|nios2_qsys_0|E_rot_sel_fill2~0_combout\);

-- Location: FF_X32_Y10_N23
\inst|nios2_qsys_0|M_rot_sel_fill2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_sel_fill2~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_sel_fill2~q\);

-- Location: LCCOMB_X31_Y10_N10
\inst|nios2_qsys_0|M_rot_lut2[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(2),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut2[2]~5_combout\);

-- Location: LCCOMB_X31_Y10_N18
\inst|nios2_qsys_0|M_shift_rot_result[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[18]~61_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[2]~5_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[18]~18_combout\);

-- Location: LCCOMB_X32_Y10_N6
\inst|nios2_qsys_0|E_rot_pass2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst|nios2_qsys_0|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X32_Y10_N24
\inst|nios2_qsys_0|E_rot_pass2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_rot~q\,
	datad => \inst|nios2_qsys_0|E_rot_pass2~0_combout\,
	combout => \inst|nios2_qsys_0|E_rot_pass2~1_combout\);

-- Location: FF_X32_Y10_N25
\inst|nios2_qsys_0|M_rot_pass2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_pass2~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_pass2~q\);

-- Location: FF_X31_Y10_N19
\inst|nios2_qsys_0|M_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[18]~18_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[18]~61_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(18));

-- Location: LCCOMB_X31_Y10_N30
\inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(18),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~60_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(18),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61_combout\);

-- Location: LCCOMB_X34_Y12_N16
\inst|nios2_qsys_0|E_src1_prelim[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|nios2_qsys_0|W_wr_data\(23),
	combout => \inst|nios2_qsys_0|E_src1_prelim[23]~23_combout\);

-- Location: FF_X34_Y12_N17
\inst|nios2_qsys_0|E_src1_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[23]~23_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(23));

-- Location: LCCOMB_X38_Y11_N20
\inst|nios2_qsys_0|M_mul_src1[23]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(23),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\);

-- Location: LCCOMB_X35_Y8_N16
\inst|nios2_qsys_0|E_rot_prestep1[23]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[23]~22_combout\);

-- Location: LCCOMB_X34_Y8_N18
\inst|nios2_qsys_0|M_rot_prestep2[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[23]~22_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[25]~21_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[25]~9_combout\);

-- Location: FF_X34_Y8_N19
\inst|nios2_qsys_0|M_rot_prestep2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[25]~9_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[21]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(25));

-- Location: LCCOMB_X32_Y8_N14
\inst|nios2_qsys_0|M_rot[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(25),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(1),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[17]~34_combout\);

-- Location: LCCOMB_X32_Y8_N20
\inst|nios2_qsys_0|M_rot[17]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(17),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(9),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[17]~33_combout\);

-- Location: LCCOMB_X32_Y8_N22
\inst|nios2_qsys_0|M_rot[17]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_rn\(4),
	datac => \inst|nios2_qsys_0|M_rot[17]~34_combout\,
	datad => \inst|nios2_qsys_0|M_rot[17]~33_combout\,
	combout => \inst|nios2_qsys_0|M_rot[17]~62_combout\);

-- Location: LCCOMB_X38_Y10_N28
\inst|nios2_qsys_0|M_rot_lut2[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(1),
	datac => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut2[1]~6_combout\);

-- Location: LCCOMB_X38_Y10_N16
\inst|nios2_qsys_0|M_shift_rot_result[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[17]~62_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[1]~6_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[17]~17_combout\);

-- Location: FF_X38_Y10_N17
\inst|nios2_qsys_0|M_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[17]~17_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[17]~62_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(17));

-- Location: LCCOMB_X37_Y13_N22
\inst|nios2_qsys_0|E_arith_src2[17]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(17),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[17]~26_combout\);

-- Location: LCCOMB_X37_Y13_N0
\inst|nios2_qsys_0|E_arith_src2[17]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(17),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_arith_src2[17]~26_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[17]~27_combout\);

-- Location: LCCOMB_X38_Y10_N6
\inst|nios2_qsys_0|E_alu_result[17]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(0),
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_arith_src2[17]~27_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[17]~73_combout\);

-- Location: LCCOMB_X38_Y10_N20
\inst|nios2_qsys_0|E_alu_result[17]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~36_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[17]~73_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[17]~74_combout\);

-- Location: FF_X38_Y10_N21
\inst|nios2_qsys_0|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[17]~74_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(17));

-- Location: LCCOMB_X38_Y10_N22
\inst|nios2_qsys_0|M_wr_data_unfiltered[17]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(17),
	datab => \inst|nios2_qsys_0|M_alu_result\(17),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~62_combout\);

-- Location: LCCOMB_X24_Y16_N10
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X24_Y16_N12
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: FF_X24_Y16_N13
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X24_Y19_N10
\inst|mm_interconnect_0|rsp_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X28_Y24_N18
\inst|mm_interconnect_0|cmd_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~33_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(16),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X23_Y20_N20
\inst|mm_interconnect_0|cmd_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = (\inst|nios2_qsys_0|M_st_data\(17) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(17),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: M9K_X22_Y30_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~29_combout\);

-- Location: FF_X26_Y23_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(17));

-- Location: FF_X24_Y19_N15
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X24_Y19_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout\ = (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17)) # 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout\);

-- Location: LCCOMB_X23_Y20_N14
\inst|mm_interconnect_0|cmd_mux_003|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(17),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\);

-- Location: FF_X23_Y20_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(17));

-- Location: LCCOMB_X24_Y18_N0
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(17),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0_combout\);

-- Location: FF_X24_Y18_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(17));

-- Location: FF_X25_Y19_N9
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X24_Y19_N4
\inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(17) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(17),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59_combout\);

-- Location: FF_X24_Y19_N5
\inst|nios2_qsys_0|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(17));

-- Location: LCCOMB_X29_Y12_N2
\inst|nios2_qsys_0|av_ld_byte2_data[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(17),
	datab => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\);

-- Location: FF_X29_Y12_N3
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(17));

-- Location: LCCOMB_X38_Y10_N8
\inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~62_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_mul_result\(17),
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(17),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63_combout\);

-- Location: LCCOMB_X34_Y12_N24
\inst|nios2_qsys_0|E_src1_prelim[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2_qsys_0|W_wr_data\(27),
	combout => \inst|nios2_qsys_0|E_src1_prelim[27]~27_combout\);

-- Location: FF_X34_Y12_N25
\inst|nios2_qsys_0|E_src1_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[27]~27_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(27));

-- Location: LCCOMB_X37_Y8_N8
\inst|nios2_qsys_0|M_mul_src1[27]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(27),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\);

-- Location: LCCOMB_X37_Y9_N28
\inst|nios2_qsys_0|E_rot_prestep1[28]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[28]~4_combout\);

-- Location: LCCOMB_X37_Y9_N24
\inst|nios2_qsys_0|E_rot_prestep1[30]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datac => \inst|nios2_qsys_0|Add12~1_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[30]~11_combout\);

-- Location: LCCOMB_X34_Y9_N12
\inst|nios2_qsys_0|M_rot_prestep2[30]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[28]~4_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[30]~11_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[30]~29_combout\);

-- Location: FF_X34_Y9_N13
\inst|nios2_qsys_0|M_rot_prestep2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[30]~29_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[26]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(30));

-- Location: FF_X34_Y9_N27
\inst|nios2_qsys_0|M_rot_prestep2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[22]~30_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[18]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(22));

-- Location: LCCOMB_X29_Y9_N28
\inst|nios2_qsys_0|M_rot[30]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(30),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(22),
	combout => \inst|nios2_qsys_0|M_rot[30]~42_combout\);

-- Location: LCCOMB_X29_Y9_N0
\inst|nios2_qsys_0|M_rot[14]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[30]~42_combout\,
	datac => \inst|nios2_qsys_0|M_rot[30]~43_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[14]~44_combout\);

-- Location: LCCOMB_X32_Y10_N8
\inst|nios2_qsys_0|E_rot_sel_fill1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst|nios2_qsys_0|E_rot_sel_fill1~0_combout\);

-- Location: FF_X32_Y10_N9
\inst|nios2_qsys_0|M_rot_sel_fill1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_sel_fill1~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_sel_fill1~q\);

-- Location: LCCOMB_X31_Y8_N28
\inst|nios2_qsys_0|M_rot_lut1[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(6),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[6]~6_combout\);

-- Location: LCCOMB_X31_Y8_N16
\inst|nios2_qsys_0|M_shift_rot_result[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[14]~44_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut1[6]~6_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[14]~15_combout\);

-- Location: LCCOMB_X32_Y10_N28
\inst|nios2_qsys_0|E_rot_pass1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst|nios2_qsys_0|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X32_Y10_N26
\inst|nios2_qsys_0|E_rot_pass1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_rot~q\,
	datad => \inst|nios2_qsys_0|E_rot_pass1~0_combout\,
	combout => \inst|nios2_qsys_0|E_rot_pass1~1_combout\);

-- Location: FF_X32_Y10_N27
\inst|nios2_qsys_0|M_rot_pass1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_pass1~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_pass1~q\);

-- Location: FF_X31_Y8_N17
\inst|nios2_qsys_0|M_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[14]~15_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[14]~44_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(14));

-- Location: LCCOMB_X37_Y12_N8
\inst|nios2_qsys_0|M_wr_data_unfiltered[14]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_shift_rot_result\(14),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_alu_result\(14),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~30_combout\);

-- Location: LCCOMB_X24_Y16_N4
\inst|jtag_uart_0|woverflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|woverflow~1_combout\ = (\inst|jtag_uart_0|woverflow~0_combout\ & (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst|jtag_uart_0|woverflow~0_combout\ & 
-- ((\inst|jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst|jtag_uart_0|woverflow~q\,
	datad => \inst|jtag_uart_0|woverflow~0_combout\,
	combout => \inst|jtag_uart_0|woverflow~1_combout\);

-- Location: FF_X24_Y16_N5
\inst|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|woverflow~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|woverflow~q\);

-- Location: FF_X26_Y20_N3
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|woverflow~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X26_Y20_N24
\inst|mm_interconnect_0|rsp_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X23_Y20_N26
\inst|mm_interconnect_0|cmd_mux_003|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ = (\inst|nios2_qsys_0|M_st_data\(14) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(14),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\);

-- Location: FF_X23_Y20_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(14));

-- Location: LCCOMB_X26_Y20_N14
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(14),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0_combout\);

-- Location: FF_X26_Y20_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(14));

-- Location: FF_X26_Y20_N5
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X25_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~16_combout\);

-- Location: FF_X25_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(14));

-- Location: FF_X26_Y20_N17
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X26_Y20_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32_combout\);

-- Location: LCCOMB_X26_Y20_N12
\inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(14),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33_combout\);

-- Location: FF_X26_Y20_N13
\inst|nios2_qsys_0|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(14));

-- Location: LCCOMB_X28_Y12_N4
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(14),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(30),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15_combout\);

-- Location: LCCOMB_X29_Y12_N30
\inst|nios2_qsys_0|av_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datad => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst|nios2_qsys_0|av_fill_bit~combout\);

-- Location: LCCOMB_X36_Y16_N0
\inst|nios2_qsys_0|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_iw\(3),
	datac => \inst|nios2_qsys_0|M_iw\(4),
	combout => \inst|nios2_qsys_0|Equal2~0_combout\);

-- Location: FF_X28_Y12_N5
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(14));

-- Location: LCCOMB_X38_Y12_N12
\inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~30_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_mul_result\(14),
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(14),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31_combout\);

-- Location: LCCOMB_X38_Y8_N24
\inst|nios2_qsys_0|E_src1_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst|nios2_qsys_0|W_wr_data\(11),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[11]~12_combout\);

-- Location: FF_X38_Y8_N25
\inst|nios2_qsys_0|E_src1_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[11]~12_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(11));

-- Location: LCCOMB_X38_Y8_N12
\inst|nios2_qsys_0|M_mul_src1_nxt[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(11),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\);

-- Location: FF_X41_Y7_N15
\inst|nios2_qsys_0|M_mul_partial_prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(13));

-- Location: FF_X40_Y7_N27
\inst|nios2_qsys_0|M_mul_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[13]~58_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(13));

-- Location: LCCOMB_X31_Y8_N14
\inst|nios2_qsys_0|M_rot_lut1[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(5),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[5]~7_combout\);

-- Location: LCCOMB_X32_Y8_N30
\inst|nios2_qsys_0|M_rot[13]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[29]~46_combout\,
	datac => \inst|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst|nios2_qsys_0|M_rot[29]~45_combout\,
	combout => \inst|nios2_qsys_0|M_rot[13]~47_combout\);

-- Location: LCCOMB_X31_Y8_N2
\inst|nios2_qsys_0|M_shift_rot_result[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst|nios2_qsys_0|M_rot_lut1[5]~7_combout\,
	datac => \inst|nios2_qsys_0|M_rot[13]~47_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[13]~14_combout\);

-- Location: FF_X31_Y8_N3
\inst|nios2_qsys_0|M_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[13]~14_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[13]~47_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(13));

-- Location: LCCOMB_X24_Y20_N4
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(13),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0_combout\);

-- Location: FF_X24_Y20_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(13));

-- Location: FF_X27_Y20_N5
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X27_Y20_N24
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X27_Y20_N25
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X27_Y20_N26
\inst|mm_interconnect_0|rsp_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X29_Y21_N28
\inst|mm_interconnect_0|cmd_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(14),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: M9K_X33_Y21_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y23_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~20_combout\);

-- Location: FF_X25_Y23_N29
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(13));

-- Location: FF_X27_Y20_N21
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X27_Y20_N6
\inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40_combout\);

-- Location: LCCOMB_X27_Y20_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ 
-- & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(13),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout\);

-- Location: FF_X27_Y20_N17
\inst|nios2_qsys_0|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(13));

-- Location: LCCOMB_X28_Y12_N22
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(13),
	datad => \inst|nios2_qsys_0|d_readdata_d1\(29),
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\);

-- Location: FF_X28_Y12_N23
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(13));

-- Location: LCCOMB_X28_Y12_N26
\inst|nios2_qsys_0|M_wr_data_unfiltered[13]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(13),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(13),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~32_combout\);

-- Location: LCCOMB_X32_Y13_N20
\inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_mul_result\(13),
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(13),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~32_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\);

-- Location: LCCOMB_X36_Y12_N2
\inst|nios2_qsys_0|E_src1_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst|nios2_qsys_0|W_wr_data\(10),
	combout => \inst|nios2_qsys_0|E_src1_prelim[10]~11_combout\);

-- Location: FF_X36_Y12_N3
\inst|nios2_qsys_0|E_src1_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[10]~11_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(10));

-- Location: LCCOMB_X36_Y12_N12
\inst|nios2_qsys_0|M_mul_src1_nxt[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(10),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\);

-- Location: FF_X41_Y7_N29
\inst|nios2_qsys_0|M_mul_partial_prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(10));

-- Location: FF_X40_Y7_N21
\inst|nios2_qsys_0|M_mul_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[10]~52_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(10));

-- Location: LCCOMB_X24_Y20_N8
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(10) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(10),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0_combout\);

-- Location: FF_X24_Y20_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(10));

-- Location: FF_X24_Y22_N7
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X25_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~8_combout\);

-- Location: FF_X25_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(10));

-- Location: FF_X24_Y22_N9
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X34_Y24_N0
\inst|mm_interconnect_0|cmd_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(10),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X26_Y21_N30
\inst|mm_interconnect_0|cmd_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\inst|nios2_qsys_0|M_st_data\(11) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(11),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: M9K_X33_Y23_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y22_N8
\inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst|jtag_uart_0|ien_AE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ien_AE~0_combout\ = (\inst|nios2_qsys_0|d_write~q\ & (\inst|mm_interconnect_0|cmd_mux_002|src_data\(38) & (\inst|jtag_uart_0|always2~0_combout\ & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38),
	datac => \inst|jtag_uart_0|always2~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|jtag_uart_0|ien_AE~0_combout\);

-- Location: LCCOMB_X20_Y14_N24
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X20_Y14_N25
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X20_Y14_N28
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X20_Y14_N29
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X20_Y14_N30
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X20_Y14_N31
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X21_Y15_N0
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X21_Y12_N16
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \inst|jtag_uart_0|t_dav~q\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X20_Y14_N2
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X20_Y14_N3
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X20_Y16_N30
\inst|jtag_uart_0|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ac~0_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\) # (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X20_Y16_N16
\inst|jtag_uart_0|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ac~1_combout\ = (\inst|jtag_uart_0|ac~0_combout\) # ((\inst|jtag_uart_0|ac~q\ & ((!\inst|nios2_qsys_0|M_st_data\(10)) # (!\inst|jtag_uart_0|ien_AE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|ien_AE~0_combout\,
	datab => \inst|jtag_uart_0|ac~0_combout\,
	datac => \inst|jtag_uart_0|ac~q\,
	datad => \inst|nios2_qsys_0|M_st_data\(10),
	combout => \inst|jtag_uart_0|ac~1_combout\);

-- Location: FF_X20_Y16_N17
\inst|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|ac~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|ac~q\);

-- Location: FF_X24_Y22_N11
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|ac~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X24_Y22_N12
\inst|mm_interconnect_0|rsp_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X24_Y22_N20
\inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(10) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17_combout\);

-- Location: FF_X24_Y22_N21
\inst|nios2_qsys_0|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(10));

-- Location: LCCOMB_X28_Y12_N20
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(26),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(10),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\);

-- Location: FF_X28_Y12_N21
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(10));

-- Location: LCCOMB_X28_Y12_N14
\inst|nios2_qsys_0|M_wr_data_unfiltered[10]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(10),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(10),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~6_combout\);

-- Location: LCCOMB_X31_Y9_N18
\inst|nios2_qsys_0|M_rot[10]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[26]~6_combout\,
	datab => \inst|nios2_qsys_0|M_rot[26]~7_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[10]~8_combout\);

-- Location: LCCOMB_X31_Y8_N6
\inst|nios2_qsys_0|M_rot_lut1[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_mask\(2),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[2]~2_combout\);

-- Location: LCCOMB_X31_Y8_N26
\inst|nios2_qsys_0|M_shift_rot_result[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[10]~8_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut1[2]~2_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[10]~11_combout\);

-- Location: FF_X31_Y8_N27
\inst|nios2_qsys_0|M_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[10]~11_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[10]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(10));

-- Location: LCCOMB_X36_Y12_N0
\inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~6_combout\,
	datab => \inst|nios2_qsys_0|M_alu_result\(10),
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(10),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\);

-- Location: LCCOMB_X32_Y13_N0
\inst|nios2_qsys_0|E_src2_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|nios2_qsys_0|W_wr_data\(5),
	combout => \inst|nios2_qsys_0|E_src2_prelim[5]~6_combout\);

-- Location: FF_X32_Y13_N1
\inst|nios2_qsys_0|E_src2_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[5]~6_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(5));

-- Location: LCCOMB_X32_Y13_N18
\inst|nios2_qsys_0|E_st_data[29]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_iw\(3),
	datac => \inst|nios2_qsys_0|E_src2_prelim\(5),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(13),
	combout => \inst|nios2_qsys_0|E_st_data[29]~31_combout\);

-- Location: LCCOMB_X32_Y13_N22
\inst|nios2_qsys_0|E_st_data[29]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|E_st_data[29]~45_combout\);

-- Location: LCCOMB_X32_Y13_N12
\inst|nios2_qsys_0|E_st_data[29]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_st_data[29]~31_combout\,
	datac => \inst|nios2_qsys_0|E_st_data[29]~45_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_st_data[29]~32_combout\);

-- Location: LCCOMB_X35_Y9_N4
\inst|nios2_qsys_0|E_st_data[29]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[29]~32_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(4),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(29),
	combout => \inst|nios2_qsys_0|E_st_data[29]~33_combout\);

-- Location: FF_X35_Y9_N5
\inst|nios2_qsys_0|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[29]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(29));

-- Location: LCCOMB_X19_Y23_N14
\inst|mm_interconnect_0|cmd_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(29),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst|mm_interconnect_0|rsp_mux|src_data[29]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[29]~28_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(29) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(29) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(29),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[29]~28_combout\);

-- Location: LCCOMB_X25_Y20_N12
\inst|mm_interconnect_0|rsp_mux|src_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[29]~29_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[29]~28_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[29]~28_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[29]~29_combout\);

-- Location: FF_X25_Y20_N13
\inst|nios2_qsys_0|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[29]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(29));

-- Location: LCCOMB_X36_Y12_N6
\inst|nios2_qsys_0|E_src1_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|nios2_qsys_0|W_wr_data\(9),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[9]~10_combout\);

-- Location: FF_X36_Y12_N7
\inst|nios2_qsys_0|E_src1_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[9]~10_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(9));

-- Location: LCCOMB_X36_Y12_N26
\inst|nios2_qsys_0|M_mul_src1_nxt[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(9),
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\);

-- Location: FF_X41_Y6_N9
\inst|nios2_qsys_0|M_mul_partial_prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[20]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(20));

-- Location: FF_X40_Y6_N9
\inst|nios2_qsys_0|M_mul_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[20]~72_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(20));

-- Location: LCCOMB_X31_Y9_N22
\inst|nios2_qsys_0|M_rot[20]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(28),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(4),
	combout => \inst|nios2_qsys_0|M_rot[20]~25_combout\);

-- Location: LCCOMB_X31_Y9_N28
\inst|nios2_qsys_0|M_rot[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(20),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(12),
	combout => \inst|nios2_qsys_0|M_rot[20]~24_combout\);

-- Location: LCCOMB_X31_Y9_N20
\inst|nios2_qsys_0|M_rot[20]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[20]~25_combout\,
	datab => \inst|nios2_qsys_0|M_rot[20]~24_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[20]~59_combout\);

-- Location: LCCOMB_X31_Y10_N22
\inst|nios2_qsys_0|M_rot_lut2[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(4),
	combout => \inst|nios2_qsys_0|M_rot_lut2[4]~3_combout\);

-- Location: LCCOMB_X31_Y10_N6
\inst|nios2_qsys_0|M_shift_rot_result[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[20]~59_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[4]~3_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[20]~20_combout\);

-- Location: FF_X31_Y10_N7
\inst|nios2_qsys_0|M_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[20]~20_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[20]~59_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(20));

-- Location: LCCOMB_X23_Y22_N20
\inst|mm_interconnect_0|cmd_mux_003|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ = (\inst|nios2_qsys_0|M_st_data\(20) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(20),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\);

-- Location: FF_X23_Y22_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(20));

-- Location: LCCOMB_X23_Y22_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(20),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0_combout\);

-- Location: FF_X23_Y22_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(20));

-- Location: FF_X24_Y22_N31
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X25_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~23_combout\);

-- Location: FF_X25_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(20));

-- Location: FF_X24_Y22_N17
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X24_Y22_N26
\inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46_combout\);

-- Location: LCCOMB_X24_Y16_N14
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X24_Y16_N16
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X24_Y16_N18
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: FF_X24_Y16_N19
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X24_Y22_N28
\inst|mm_interconnect_0|rsp_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X24_Y22_N22
\inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(20) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(20),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47_combout\);

-- Location: FF_X24_Y22_N23
\inst|nios2_qsys_0|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(20));

-- Location: LCCOMB_X29_Y12_N6
\inst|nios2_qsys_0|av_ld_byte2_data[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|d_readdata_d1\(20),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\);

-- Location: FF_X29_Y12_N7
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(20));

-- Location: LCCOMB_X38_Y13_N28
\inst|nios2_qsys_0|E_arith_src2[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(20),
	combout => \inst|nios2_qsys_0|E_arith_src2[20]~20_combout\);

-- Location: LCCOMB_X38_Y13_N6
\inst|nios2_qsys_0|E_arith_src2[20]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(20),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[20]~20_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[20]~21_combout\);

-- Location: LCCOMB_X38_Y10_N10
\inst|nios2_qsys_0|E_alu_result[20]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[20]~21_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(0),
	combout => \inst|nios2_qsys_0|E_alu_result[20]~67_combout\);

-- Location: LCCOMB_X38_Y10_N30
\inst|nios2_qsys_0|E_alu_result[20]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~42_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[20]~67_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[20]~68_combout\);

-- Location: FF_X38_Y10_N31
\inst|nios2_qsys_0|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[20]~68_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(20));

-- Location: LCCOMB_X38_Y10_N0
\inst|nios2_qsys_0|M_wr_data_unfiltered[20]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(20),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(20),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~56_combout\);

-- Location: LCCOMB_X38_Y10_N2
\inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(20),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(20),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~56_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\);

-- Location: LCCOMB_X38_Y13_N8
\inst|nios2_qsys_0|M_st_data[20]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(20),
	combout => \inst|nios2_qsys_0|M_st_data[20]~12_combout\);

-- Location: FF_X38_Y13_N9
\inst|nios2_qsys_0|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[20]~12_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[12]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(20));

-- Location: LCCOMB_X23_Y22_N16
\inst|mm_interconnect_0|cmd_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\inst|nios2_qsys_0|M_st_data\(20) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(20),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X23_Y20_N10
\inst|mm_interconnect_0|cmd_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\inst|nios2_qsys_0|M_st_data\(21) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(21),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: M9K_X22_Y22_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y22_N30
\inst|mm_interconnect_0|rsp_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(20) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(20),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X24_Y22_N16
\inst|mm_interconnect_0|rsp_mux|src_data[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[20]~40_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[20]~40_combout\);

-- Location: LCCOMB_X24_Y22_N14
\inst|mm_interconnect_0|rsp_mux|src_data[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(20) = (\inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[20]~40_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[20]~40_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(20));

-- Location: FF_X24_Y22_N15
\inst|nios2_qsys_0|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(20));

-- Location: M9K_X33_Y19_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data_module:LT24_System_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y17_N20
\inst|nios2_qsys_0|F_iw[7]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|nios2_qsys_0|F_iw[7]~28_combout\);

-- Location: FF_X40_Y17_N21
\inst|nios2_qsys_0|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[7]~28_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X35_Y14_N24
\inst|nios2_qsys_0|D_src2_imm[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(7),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[1]~11_combout\);

-- Location: FF_X35_Y14_N25
\inst|nios2_qsys_0|E_src2_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[1]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(1));

-- Location: LCCOMB_X34_Y13_N8
\inst|nios2_qsys_0|M_mul_src2[1]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(1),
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[1]~24_combout\);

-- Location: LCCOMB_X34_Y13_N26
\inst|nios2_qsys_0|M_mul_src2[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[1]~24_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(1),
	combout => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\);

-- Location: LCCOMB_X35_Y11_N4
\inst|nios2_qsys_0|E_alu_result[1]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|E_src1[1]~11_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[1]~43_combout\);

-- Location: LCCOMB_X35_Y11_N14
\inst|nios2_qsys_0|E_alu_result[1]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result[1]~43_combout\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[1]~44_combout\);

-- Location: FF_X35_Y11_N15
\inst|nios2_qsys_0|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[1]~44_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(1));

-- Location: LCCOMB_X27_Y12_N2
\inst|nios2_qsys_0|M_ld_align_sh16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(1),
	datad => \inst|nios2_qsys_0|M_iw\(4),
	combout => \inst|nios2_qsys_0|M_ld_align_sh16~combout\);

-- Location: LCCOMB_X23_Y22_N14
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(9) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(9),
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0_combout\);

-- Location: FF_X23_Y22_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(9));

-- Location: FF_X27_Y22_N29
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X27_Y22_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~10_combout\);

-- Location: FF_X27_Y22_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(9));

-- Location: FF_X27_Y22_N13
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X26_Y21_N24
\inst|mm_interconnect_0|cmd_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(9),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: M9K_X22_Y29_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N30
\inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20_combout\);

-- Location: FF_X23_Y15_N25
\inst|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X25_Y16_N20
\inst|jtag_uart_0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan0~0_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\inst|jtag_uart_0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan0~1_combout\ = (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart_0|LessThan0~0_combout\ & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|jtag_uart_0|LessThan0~0_combout\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X25_Y16_N17
\inst|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LessThan0~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X27_Y22_N0
\inst|jtag_uart_0|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata\(9) = (\inst|jtag_uart_0|ien_AE~q\ & \inst|jtag_uart_0|fifo_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|ien_AE~q\,
	datac => \inst|jtag_uart_0|fifo_AE~q\,
	combout => \inst|jtag_uart_0|av_readdata\(9));

-- Location: FF_X27_Y22_N1
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X27_Y22_N10
\inst|mm_interconnect_0|rsp_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X27_Y22_N24
\inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21_combout\);

-- Location: FF_X27_Y22_N25
\inst|nios2_qsys_0|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(9));

-- Location: LCCOMB_X28_Y12_N30
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(25),
	datad => \inst|nios2_qsys_0|d_readdata_d1\(9),
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\);

-- Location: FF_X28_Y12_N31
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(9));

-- Location: LCCOMB_X28_Y12_N16
\inst|nios2_qsys_0|M_wr_data_unfiltered[9]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(9),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_alu_result\(9),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~8_combout\);

-- Location: LCCOMB_X31_Y8_N8
\inst|nios2_qsys_0|M_rot_lut1[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_mask\(1),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[1]~3_combout\);

-- Location: LCCOMB_X32_Y8_N12
\inst|nios2_qsys_0|M_rot[9]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[25]~9_combout\,
	datac => \inst|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst|nios2_qsys_0|M_rot[25]~10_combout\,
	combout => \inst|nios2_qsys_0|M_rot[9]~11_combout\);

-- Location: LCCOMB_X31_Y8_N4
\inst|nios2_qsys_0|M_shift_rot_result[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst|nios2_qsys_0|M_rot_lut1[1]~3_combout\,
	datac => \inst|nios2_qsys_0|M_rot[9]~11_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[9]~10_combout\);

-- Location: FF_X31_Y8_N5
\inst|nios2_qsys_0|M_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[9]~10_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[9]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(9));

-- Location: LCCOMB_X36_Y12_N16
\inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~8_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(9),
	datad => \inst|nios2_qsys_0|M_mul_result\(9),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9_combout\);

-- Location: FF_X32_Y13_N25
\inst|nios2_qsys_0|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(3));

-- Location: LCCOMB_X32_Y13_N2
\inst|nios2_qsys_0|E_src2_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst|nios2_qsys_0|W_wr_data\(3),
	combout => \inst|nios2_qsys_0|E_src2_prelim[3]~4_combout\);

-- Location: FF_X32_Y13_N3
\inst|nios2_qsys_0|E_src2_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[3]~4_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(3));

-- Location: LCCOMB_X32_Y13_N16
\inst|nios2_qsys_0|M_st_data[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_prelim\(3),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_st_data[11]~3_combout\);

-- Location: FF_X32_Y13_N17
\inst|nios2_qsys_0|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[11]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(3));

-- Location: LCCOMB_X19_Y23_N10
\inst|mm_interconnect_0|cmd_mux_003|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ = (\inst|nios2_qsys_0|M_st_data\(3) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(3),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\);

-- Location: LCCOMB_X19_Y23_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder_combout\);

-- Location: FF_X19_Y23_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(3));

-- Location: FF_X26_Y26_N9
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~16_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3));

-- Location: LCCOMB_X32_Y24_N18
\inst|mm_interconnect_0|cmd_mux_001|src_data[39]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data[39]~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(3)) # ((\inst|nios2_qsys_0|ic_fill_ap_offset\(1) & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\inst|nios2_qsys_0|ic_fill_ap_offset\(1) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(3),
	datac => \inst|nios2_qsys_0|ic_fill_ap_offset\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data[39]~2_combout\);

-- Location: LCCOMB_X32_Y24_N4
\inst|mm_interconnect_0|cmd_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_data\(39) = (\inst|mm_interconnect_0|cmd_mux_001|src_data[39]~2_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(3),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(2),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_data[39]~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: LCCOMB_X28_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~15_combout\);

-- Location: FF_X28_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(22));

-- Location: FF_X23_Y19_N25
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X23_Y19_N10
\inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30_combout\);

-- Location: LCCOMB_X24_Y16_N20
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X24_Y16_N22
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X24_Y16_N23
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X23_Y19_N12
\inst|mm_interconnect_0|rsp_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X23_Y19_N28
\inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(22),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31_combout\);

-- Location: FF_X23_Y19_N29
\inst|nios2_qsys_0|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(22));

-- Location: LCCOMB_X25_Y23_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~14_combout\);

-- Location: FF_X25_Y23_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(6));

-- Location: FF_X23_Y19_N23
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X23_Y19_N8
\inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28_combout\);

-- Location: LCCOMB_X23_Y19_N2
\inst|jtag_uart_0|av_readdata[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[6]~2_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) & \inst|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[6]~2_combout\);

-- Location: FF_X23_Y19_N3
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[6]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X23_Y19_N20
\inst|mm_interconnect_0|rsp_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X24_Y20_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(6),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0_combout\);

-- Location: FF_X24_Y20_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(6));

-- Location: FF_X23_Y19_N31
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X23_Y19_N18
\inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(6) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29_combout\);

-- Location: FF_X23_Y19_N19
\inst|nios2_qsys_0|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(6));

-- Location: LCCOMB_X27_Y12_N26
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(22),
	datab => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst|nios2_qsys_0|d_readdata_d1\(6),
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7_combout\);

-- Location: LCCOMB_X36_Y16_N4
\inst|nios2_qsys_0|M_ld_align_sh8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(0),
	datac => \inst|nios2_qsys_0|M_iw\(3),
	datad => \inst|nios2_qsys_0|M_iw\(4),
	combout => \inst|nios2_qsys_0|M_ld_align_sh8~combout\);

-- Location: FF_X27_Y12_N27
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(6));

-- Location: LCCOMB_X32_Y10_N4
\inst|nios2_qsys_0|E_rot_sel_fill0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst|nios2_qsys_0|E_rot_sel_fill0~0_combout\);

-- Location: FF_X32_Y10_N5
\inst|nios2_qsys_0|M_rot_sel_fill0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_sel_fill0~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_sel_fill0~q\);

-- Location: LCCOMB_X29_Y9_N10
\inst|nios2_qsys_0|M_rot_lut0[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_mask\(6),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut0[6]~1_combout\);

-- Location: LCCOMB_X29_Y9_N12
\inst|nios2_qsys_0|M_rot[22]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(14),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(22),
	combout => \inst|nios2_qsys_0|M_rot[22]~18_combout\);

-- Location: LCCOMB_X29_Y9_N22
\inst|nios2_qsys_0|M_rot[22]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(6),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(30),
	combout => \inst|nios2_qsys_0|M_rot[22]~19_combout\);

-- Location: LCCOMB_X29_Y9_N8
\inst|nios2_qsys_0|M_rot[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[22]~18_combout\,
	datac => \inst|nios2_qsys_0|M_rot[22]~19_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[6]~20_combout\);

-- Location: LCCOMB_X29_Y9_N24
\inst|nios2_qsys_0|M_shift_rot_result[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_lut0[6]~1_combout\,
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[6]~20_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[6]~7_combout\);

-- Location: LCCOMB_X32_Y10_N30
\inst|nios2_qsys_0|E_rot_pass0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_rot~q\,
	combout => \inst|nios2_qsys_0|E_rot_pass0~0_combout\);

-- Location: FF_X32_Y10_N31
\inst|nios2_qsys_0|M_rot_pass0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_rot_pass0~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_pass0~q\);

-- Location: FF_X29_Y9_N25
\inst|nios2_qsys_0|M_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[6]~7_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[6]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(6));

-- Location: LCCOMB_X35_Y11_N20
\inst|nios2_qsys_0|M_wr_data_unfiltered[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(6),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(6),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~14_combout\);

-- Location: LCCOMB_X39_Y12_N4
\inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(6),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~14_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_mul_result\(6),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\);

-- Location: LCCOMB_X36_Y13_N18
\inst|nios2_qsys_0|E_src2_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(2),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|nios2_qsys_0|E_src2_prelim[2]~3_combout\);

-- Location: FF_X36_Y13_N19
\inst|nios2_qsys_0|E_src2_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[2]~3_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(2));

-- Location: LCCOMB_X36_Y13_N12
\inst|nios2_qsys_0|M_mul_src2[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|M_mul_src2[2]~23_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(2),
	combout => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\);

-- Location: LCCOMB_X38_Y10_N14
\inst|nios2_qsys_0|Add8|auto_generated|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~10_combout\);

-- Location: LCCOMB_X37_Y11_N20
\inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[2]~10_combout\,
	datab => \inst|nios2_qsys_0|Add8|auto_generated|_~10_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~5\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~6_combout\,
	cout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~7\);

-- Location: FF_X41_Y20_N7
\inst|nios2_qsys_0|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(1));

-- Location: LCCOMB_X41_Y19_N8
\inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X41_Y19_N10
\inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~12\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~14\);

-- Location: FF_X41_Y19_N11
\inst|nios2_qsys_0|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(1));

-- Location: LCCOMB_X40_Y16_N0
\inst|nios2_qsys_0|D_extra_pc[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(1),
	datab => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(1),
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[1]~11_combout\);

-- Location: FF_X40_Y16_N1
\inst|nios2_qsys_0|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[1]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(1));

-- Location: LCCOMB_X40_Y15_N6
\inst|nios2_qsys_0|E_alu_result[3]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~8_combout\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(1),
	combout => \inst|nios2_qsys_0|E_alu_result[3]~34_combout\);

-- Location: LCCOMB_X40_Y15_N0
\inst|nios2_qsys_0|E_alu_result[3]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_alu_result[3]~35_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[3]~34_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[3]~36_combout\);

-- Location: FF_X40_Y15_N1
\inst|nios2_qsys_0|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[3]~36_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(3));

-- Location: LCCOMB_X23_Y18_N20
\inst|mm_interconnect_0|cmd_mux_003|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(39) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_ap_offset\(1)) # ((\inst|nios2_qsys_0|M_alu_result\(3) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\inst|nios2_qsys_0|M_alu_result\(3) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|nios2_qsys_0|ic_fill_ap_offset\(1),
	datac => \inst|nios2_qsys_0|M_alu_result\(3),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39));

-- Location: LCCOMB_X23_Y18_N6
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ = (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1) & (!\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & 
-- (\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\ & !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\);

-- Location: LCCOMB_X23_Y18_N8
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\ = (!\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ & (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & (!\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ & 
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\);

-- Location: FF_X19_Y21_N25
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(28));

-- Location: LCCOMB_X24_Y23_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(28) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(28),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0_combout\);

-- Location: FF_X24_Y23_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(28));

-- Location: FF_X24_Y23_N15
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X24_Y23_N0
\inst|mm_interconnect_0|rsp_mux|src_data[28]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[28]~26_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(28),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[28]~26_combout\);

-- Location: LCCOMB_X24_Y23_N16
\inst|mm_interconnect_0|rsp_mux|src_data[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[28]~27_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[28]~26_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_data[28]~26_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[28]~27_combout\);

-- Location: FF_X24_Y23_N17
\inst|nios2_qsys_0|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[28]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(28));

-- Location: LCCOMB_X38_Y12_N10
\inst|nios2_qsys_0|E_src1_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(8),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|nios2_qsys_0|E_src1_prelim[8]~9_combout\);

-- Location: FF_X38_Y12_N11
\inst|nios2_qsys_0|E_src1_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[8]~9_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(8));

-- Location: LCCOMB_X38_Y12_N18
\inst|nios2_qsys_0|M_mul_src1_nxt[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	datac => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(8),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\);

-- Location: LCCOMB_X41_Y7_N18
\inst|nios2_qsys_0|M_mul_partial_prod[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[7]~feeder_combout\);

-- Location: FF_X41_Y7_N19
\inst|nios2_qsys_0|M_mul_partial_prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[7]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(7));

-- Location: FF_X40_Y7_N15
\inst|nios2_qsys_0|M_mul_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[7]~46_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(7));

-- Location: LCCOMB_X30_Y8_N12
\inst|nios2_qsys_0|M_rot[23]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(31),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(7),
	combout => \inst|nios2_qsys_0|M_rot[23]~16_combout\);

-- Location: LCCOMB_X30_Y8_N10
\inst|nios2_qsys_0|M_rot[23]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(23),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(15),
	combout => \inst|nios2_qsys_0|M_rot[23]~15_combout\);

-- Location: LCCOMB_X30_Y8_N22
\inst|nios2_qsys_0|M_rot[7]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[23]~16_combout\,
	datab => \inst|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst|nios2_qsys_0|M_rot[23]~15_combout\,
	combout => \inst|nios2_qsys_0|M_rot[7]~17_combout\);

-- Location: LCCOMB_X31_Y11_N12
\inst|nios2_qsys_0|M_rot_lut0[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	datac => \inst|nios2_qsys_0|M_rot_mask\(7),
	combout => \inst|nios2_qsys_0|M_rot_lut0[7]~0_combout\);

-- Location: LCCOMB_X31_Y11_N16
\inst|nios2_qsys_0|M_shift_rot_result[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[7]~17_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut0[7]~0_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[7]~8_combout\);

-- Location: FF_X31_Y11_N17
\inst|nios2_qsys_0|M_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[7]~8_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[7]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(7));

-- Location: LCCOMB_X27_Y12_N16
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(7),
	datab => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst|nios2_qsys_0|d_readdata_d1\(23),
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8_combout\);

-- Location: FF_X27_Y12_N17
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(7));

-- Location: LCCOMB_X35_Y11_N24
\inst|nios2_qsys_0|M_wr_data_unfiltered[7]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(7),
	datab => \inst|nios2_qsys_0|M_alu_result\(7),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~12_combout\);

-- Location: LCCOMB_X35_Y11_N18
\inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(7),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(7),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~12_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\);

-- Location: LCCOMB_X38_Y11_N8
\inst|nios2_qsys_0|M_mul_src1_nxt[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	datac => \inst|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(7),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\);

-- Location: FF_X41_Y6_N7
\inst|nios2_qsys_0|M_mul_partial_prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[19]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(19));

-- Location: FF_X40_Y6_N7
\inst|nios2_qsys_0|M_mul_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[19]~70_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(19));

-- Location: LCCOMB_X29_Y9_N20
\inst|nios2_qsys_0|M_rot[19]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(19),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(11),
	combout => \inst|nios2_qsys_0|M_rot[19]~27_combout\);

-- Location: LCCOMB_X29_Y9_N30
\inst|nios2_qsys_0|M_rot[19]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(3),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(27),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(3),
	combout => \inst|nios2_qsys_0|M_rot[19]~28_combout\);

-- Location: LCCOMB_X29_Y9_N6
\inst|nios2_qsys_0|M_rot[19]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[19]~27_combout\,
	datac => \inst|nios2_qsys_0|M_rot[19]~28_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[19]~60_combout\);

-- Location: LCCOMB_X31_Y10_N16
\inst|nios2_qsys_0|M_rot_lut2[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(3),
	combout => \inst|nios2_qsys_0|M_rot_lut2[3]~4_combout\);

-- Location: LCCOMB_X31_Y10_N8
\inst|nios2_qsys_0|M_shift_rot_result[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[19]~60_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[3]~4_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[19]~19_combout\);

-- Location: FF_X31_Y10_N9
\inst|nios2_qsys_0|M_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[19]~19_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[19]~60_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(19));

-- Location: LCCOMB_X36_Y11_N12
\inst|nios2_qsys_0|E_arith_src2[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(19),
	combout => \inst|nios2_qsys_0|E_arith_src2[19]~22_combout\);

-- Location: LCCOMB_X36_Y11_N30
\inst|nios2_qsys_0|E_arith_src2[19]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(19),
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_arith_src2[19]~22_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[19]~23_combout\);

-- Location: LCCOMB_X38_Y9_N10
\inst|nios2_qsys_0|E_alu_result[19]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[19]~23_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|E_compare_op\(1),
	datad => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[19]~69_combout\);

-- Location: LCCOMB_X36_Y9_N4
\inst|nios2_qsys_0|E_alu_result[19]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_alu_result[19]~69_combout\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~40_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[19]~70_combout\);

-- Location: FF_X36_Y9_N5
\inst|nios2_qsys_0|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[19]~70_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(19));

-- Location: LCCOMB_X36_Y9_N14
\inst|nios2_qsys_0|M_wr_data_unfiltered[19]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(19),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(19),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~58_combout\);

-- Location: LCCOMB_X28_Y23_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~25_combout\);

-- Location: FF_X28_Y23_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(19));

-- Location: FF_X25_Y17_N23
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X25_Y17_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19))))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50_combout\);

-- Location: FF_X24_Y16_N17
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X25_Y17_N18
\inst|mm_interconnect_0|rsp_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y17_N8
\inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ 
-- & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(19),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51_combout\);

-- Location: FF_X25_Y17_N9
\inst|nios2_qsys_0|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(19));

-- Location: LCCOMB_X29_Y12_N8
\inst|nios2_qsys_0|av_ld_byte2_data[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|d_readdata_d1\(19),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\);

-- Location: FF_X29_Y12_N9
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(19));

-- Location: LCCOMB_X36_Y9_N8
\inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(19),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~58_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(19),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\);

-- Location: LCCOMB_X36_Y11_N0
\inst|nios2_qsys_0|M_st_data[19]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59_combout\,
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(19),
	combout => \inst|nios2_qsys_0|M_st_data[19]~11_combout\);

-- Location: FF_X36_Y11_N1
\inst|nios2_qsys_0|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[19]~11_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[11]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(19));

-- Location: LCCOMB_X23_Y22_N10
\inst|mm_interconnect_0|cmd_mux_003|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ = (\inst|nios2_qsys_0|M_st_data\(19) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(19),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\);

-- Location: FF_X23_Y22_N11
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(19));

-- Location: LCCOMB_X23_Y22_N30
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(19),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0_combout\);

-- Location: FF_X23_Y22_N31
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(19));

-- Location: FF_X25_Y17_N13
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X25_Y17_N12
\inst|mm_interconnect_0|rsp_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(19) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(19),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: LCCOMB_X25_Y17_N22
\inst|mm_interconnect_0|rsp_mux|src_data[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[19]~41_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[19]~41_combout\);

-- Location: LCCOMB_X25_Y17_N30
\inst|mm_interconnect_0|rsp_mux|src_data[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(19) = (\inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[19]~41_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[19]~41_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(19));

-- Location: FF_X25_Y17_N31
\inst|nios2_qsys_0|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(19));

-- Location: LCCOMB_X40_Y17_N30
\inst|nios2_qsys_0|F_iw[6]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|nios2_qsys_0|F_iw[6]~29_combout\);

-- Location: FF_X40_Y17_N31
\inst|nios2_qsys_0|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[6]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X35_Y14_N10
\inst|nios2_qsys_0|D_src2_imm[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(6),
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|nios2_qsys_0|D_src2_imm[0]~12_combout\);

-- Location: FF_X35_Y14_N11
\inst|nios2_qsys_0|E_src2_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[0]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(0));

-- Location: LCCOMB_X40_Y10_N0
\inst|nios2_qsys_0|M_mul_src2[0]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(0),
	combout => \inst|nios2_qsys_0|M_mul_src2[0]~25_combout\);

-- Location: LCCOMB_X40_Y10_N8
\inst|nios2_qsys_0|M_mul_src2[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(0),
	datad => \inst|nios2_qsys_0|M_mul_src2[0]~25_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\);

-- Location: LCCOMB_X32_Y10_N2
\inst|nios2_qsys_0|Add12~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	combout => \inst|nios2_qsys_0|Add12~0_combout\);

-- Location: LCCOMB_X38_Y9_N4
\inst|nios2_qsys_0|E_rot_prestep1[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add12~1_combout\,
	datab => \inst|nios2_qsys_0|E_src1[0]~12_combout\,
	datac => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	combout => \inst|nios2_qsys_0|E_rot_prestep1[0]~10_combout\);

-- Location: LCCOMB_X34_Y9_N20
\inst|nios2_qsys_0|M_rot_prestep2[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_rot_prestep1[0]~10_combout\,
	datab => \inst|nios2_qsys_0|E_rot_prestep1[30]~11_combout\,
	datad => \inst|nios2_qsys_0|Add12~3_combout\,
	combout => \inst|nios2_qsys_0|M_rot_prestep2[0]~4_combout\);

-- Location: FF_X34_Y9_N21
\inst|nios2_qsys_0|M_rot_prestep2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_rot_prestep2[0]~4_combout\,
	asdata => \inst|nios2_qsys_0|M_rot_prestep2[28]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Add12~5_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_prestep2\(0));

-- Location: LCCOMB_X30_Y9_N18
\inst|nios2_qsys_0|M_rot[16]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(0),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(24),
	combout => \inst|nios2_qsys_0|M_rot[16]~37_combout\);

-- Location: LCCOMB_X30_Y9_N24
\inst|nios2_qsys_0|M_rot[16]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(16),
	datac => \inst|nios2_qsys_0|M_rot_rn\(3),
	datad => \inst|nios2_qsys_0|M_rot_prestep2\(8),
	combout => \inst|nios2_qsys_0|M_rot[16]~36_combout\);

-- Location: LCCOMB_X30_Y9_N2
\inst|nios2_qsys_0|M_rot[16]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(4),
	datab => \inst|nios2_qsys_0|M_rot[16]~37_combout\,
	datad => \inst|nios2_qsys_0|M_rot[16]~36_combout\,
	combout => \inst|nios2_qsys_0|M_rot[16]~63_combout\);

-- Location: LCCOMB_X29_Y7_N2
\inst|nios2_qsys_0|M_rot_lut2[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst|nios2_qsys_0|M_rot_lut2[0]~7_combout\);

-- Location: LCCOMB_X31_Y10_N20
\inst|nios2_qsys_0|M_shift_rot_result[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[16]~63_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[0]~7_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[16]~16_combout\);

-- Location: FF_X31_Y10_N21
\inst|nios2_qsys_0|M_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[16]~16_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[16]~63_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(16));

-- Location: LCCOMB_X36_Y10_N28
\inst|nios2_qsys_0|E_arith_src2[16]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_imm\(16),
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[16]~28_combout\);

-- Location: LCCOMB_X36_Y10_N14
\inst|nios2_qsys_0|E_arith_src2[16]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_arith_src2[16]~28_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(16),
	combout => \inst|nios2_qsys_0|E_arith_src2[16]~29_combout\);

-- Location: LCCOMB_X36_Y10_N4
\inst|nios2_qsys_0|E_alu_result[16]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(0),
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_arith_src2[16]~29_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[16]~75_combout\);

-- Location: LCCOMB_X36_Y10_N30
\inst|nios2_qsys_0|E_alu_result[16]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_alu_result[16]~75_combout\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~34_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[16]~76_combout\);

-- Location: FF_X36_Y10_N31
\inst|nios2_qsys_0|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[16]~76_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(16));

-- Location: FF_X24_Y16_N11
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X26_Y18_N4
\inst|mm_interconnect_0|rsp_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X19_Y23_N18
\inst|mm_interconnect_0|cmd_mux_003|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ = (\inst|nios2_qsys_0|M_st_data\(16) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(16),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\);

-- Location: FF_X19_Y23_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(16));

-- Location: LCCOMB_X24_Y18_N18
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(16) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(16),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0_combout\);

-- Location: FF_X24_Y18_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(16));

-- Location: FF_X25_Y18_N11
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X28_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~30_combout\);

-- Location: FF_X28_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(16));

-- Location: FF_X25_Y18_N23
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X25_Y18_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62_combout\);

-- Location: LCCOMB_X25_Y18_N12
\inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(16) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(16),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63_combout\);

-- Location: FF_X25_Y18_N13
\inst|nios2_qsys_0|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(16));

-- Location: LCCOMB_X29_Y12_N20
\inst|nios2_qsys_0|av_ld_byte2_data[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(16),
	datab => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\);

-- Location: FF_X29_Y12_N21
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(16));

-- Location: LCCOMB_X36_Y10_N0
\inst|nios2_qsys_0|M_wr_data_unfiltered[16]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(16),
	datab => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(16),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~64_combout\);

-- Location: LCCOMB_X36_Y10_N2
\inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(16),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_result\(16),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~64_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\);

-- Location: LCCOMB_X35_Y12_N20
\inst|nios2_qsys_0|E_src1_prelim[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(16),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[16]~16_combout\);

-- Location: FF_X35_Y12_N21
\inst|nios2_qsys_0|E_src1_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[16]~16_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(16));

-- Location: LCCOMB_X41_Y10_N28
\inst|nios2_qsys_0|M_mul_src1[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(16),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\);

-- Location: FF_X38_Y8_N17
\inst|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1_q\);

-- Location: FF_X41_Y10_N29
\inst|nios2_qsys_0|M_mul_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1_q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_src1\(16));

-- Location: FF_X41_Y6_N15
\inst|nios2_qsys_0|M_mul_partial_prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[23]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(23));

-- Location: FF_X40_Y6_N15
\inst|nios2_qsys_0|M_mul_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[23]~78_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(23));

-- Location: LCCOMB_X29_Y12_N16
\inst|nios2_qsys_0|av_ld_byte2_data[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(23),
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\);

-- Location: FF_X29_Y12_N17
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(23));

-- Location: LCCOMB_X30_Y8_N26
\inst|nios2_qsys_0|M_rot[23]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[23]~16_combout\,
	datab => \inst|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst|nios2_qsys_0|M_rot[23]~15_combout\,
	combout => \inst|nios2_qsys_0|M_rot[23]~56_combout\);

-- Location: LCCOMB_X31_Y10_N24
\inst|nios2_qsys_0|M_rot_lut2[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(7),
	combout => \inst|nios2_qsys_0|M_rot_lut2[7]~0_combout\);

-- Location: LCCOMB_X31_Y10_N0
\inst|nios2_qsys_0|M_shift_rot_result[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[23]~56_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[7]~0_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[23]~23_combout\);

-- Location: FF_X31_Y10_N1
\inst|nios2_qsys_0|M_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[23]~23_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[23]~56_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(23));

-- Location: LCCOMB_X38_Y11_N16
\inst|nios2_qsys_0|E_arith_src2[23]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_imm\(23),
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[23]~14_combout\);

-- Location: LCCOMB_X38_Y11_N18
\inst|nios2_qsys_0|E_arith_src2[23]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(23),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	datad => \inst|nios2_qsys_0|E_arith_src2[23]~14_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[23]~15_combout\);

-- Location: LCCOMB_X35_Y10_N6
\inst|nios2_qsys_0|E_alu_result[23]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|E_arith_src2[23]~15_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[23]~61_combout\);

-- Location: LCCOMB_X35_Y10_N16
\inst|nios2_qsys_0|E_alu_result[23]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~48_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[23]~61_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[23]~62_combout\);

-- Location: FF_X35_Y10_N17
\inst|nios2_qsys_0|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[23]~62_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(23));

-- Location: LCCOMB_X35_Y10_N10
\inst|nios2_qsys_0|M_wr_data_unfiltered[23]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(23),
	datad => \inst|nios2_qsys_0|M_alu_result\(23),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~50_combout\);

-- Location: LCCOMB_X35_Y10_N12
\inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(23),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(23),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~50_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\);

-- Location: LCCOMB_X36_Y11_N4
\inst|nios2_qsys_0|M_st_data[23]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(23),
	combout => \inst|nios2_qsys_0|M_st_data[23]~15_combout\);

-- Location: FF_X36_Y11_N5
\inst|nios2_qsys_0|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[23]~15_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[15]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(23));

-- Location: LCCOMB_X24_Y21_N18
\inst|mm_interconnect_0|cmd_mux_003|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ = (\inst|nios2_qsys_0|M_st_data\(23) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(23),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\);

-- Location: FF_X24_Y21_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(23));

-- Location: LCCOMB_X24_Y18_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(23),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0_combout\);

-- Location: FF_X24_Y18_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(23));

-- Location: FF_X24_Y18_N15
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X25_Y22_N8
\inst|mm_interconnect_0|rsp_mux|src_data[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[23]~15_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23)) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(23),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[23]~15_combout\);

-- Location: LCCOMB_X24_Y17_N14
\inst|mm_interconnect_0|rsp_mux|src_data[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[23]~16_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[23]~15_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[23]~15_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[23]~16_combout\);

-- Location: FF_X24_Y17_N15
\inst|nios2_qsys_0|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[23]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(23));

-- Location: LCCOMB_X36_Y13_N0
\inst|nios2_qsys_0|E_src2_prelim[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(26),
	combout => \inst|nios2_qsys_0|E_src2_prelim[26]~26_combout\);

-- Location: FF_X36_Y13_N1
\inst|nios2_qsys_0|E_src2_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[26]~26_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(26));

-- Location: LCCOMB_X36_Y13_N30
\inst|nios2_qsys_0|E_st_data[26]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(4),
	datac => \inst|nios2_qsys_0|E_iw\(3),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	combout => \inst|nios2_qsys_0|E_st_data[26]~42_combout\);

-- Location: LCCOMB_X36_Y13_N24
\inst|nios2_qsys_0|E_st_data[26]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(10),
	datab => \inst|nios2_qsys_0|E_src2_prelim\(2),
	datac => \inst|nios2_qsys_0|E_iw\(3),
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[26]~22_combout\);

-- Location: LCCOMB_X36_Y13_N2
\inst|nios2_qsys_0|E_st_data[26]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[26]~42_combout\,
	datab => \inst|nios2_qsys_0|E_st_data[26]~22_combout\,
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|E_iw\(4),
	combout => \inst|nios2_qsys_0|E_st_data[26]~23_combout\);

-- Location: LCCOMB_X36_Y13_N28
\inst|nios2_qsys_0|E_st_data[26]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(26),
	datab => \inst|nios2_qsys_0|E_iw\(4),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45_combout\,
	datad => \inst|nios2_qsys_0|E_st_data[26]~23_combout\,
	combout => \inst|nios2_qsys_0|E_st_data[26]~24_combout\);

-- Location: FF_X36_Y13_N29
\inst|nios2_qsys_0|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[26]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(26));

-- Location: LCCOMB_X23_Y24_N22
\inst|mm_interconnect_0|cmd_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(26),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y21_N16
\inst|mm_interconnect_0|rsp_mux|src_data[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[27]~24_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(27) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27))))) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(27) & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(27),
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[27]~24_combout\);

-- Location: LCCOMB_X25_Y21_N30
\inst|mm_interconnect_0|rsp_mux|src_data[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[27]~25_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[27]~24_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[27]~24_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[27]~25_combout\);

-- Location: FF_X25_Y21_N31
\inst|nios2_qsys_0|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[27]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(27));

-- Location: LCCOMB_X34_Y12_N26
\inst|nios2_qsys_0|E_src1_prelim[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|nios2_qsys_0|W_wr_data\(22),
	combout => \inst|nios2_qsys_0|E_src1_prelim[22]~22_combout\);

-- Location: FF_X34_Y12_N27
\inst|nios2_qsys_0|E_src1_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[22]~22_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(22));

-- Location: LCCOMB_X41_Y10_N0
\inst|nios2_qsys_0|M_mul_src1[22]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(22),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\);

-- Location: LCCOMB_X41_Y10_N2
\inst|nios2_qsys_0|E_arith_src2[22]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(22),
	combout => \inst|nios2_qsys_0|E_arith_src2[22]~16_combout\);

-- Location: LCCOMB_X41_Y10_N20
\inst|nios2_qsys_0|E_arith_src2[22]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(22),
	datac => \inst|nios2_qsys_0|E_arith_src2[22]~16_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|E_arith_src2[22]~17_combout\);

-- Location: LCCOMB_X35_Y10_N24
\inst|nios2_qsys_0|E_alu_result[22]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(0),
	datab => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datac => \inst|nios2_qsys_0|E_arith_src2[22]~17_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(1),
	combout => \inst|nios2_qsys_0|E_alu_result[22]~63_combout\);

-- Location: LCCOMB_X35_Y10_N30
\inst|nios2_qsys_0|E_alu_result[22]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~46_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[22]~63_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[22]~64_combout\);

-- Location: FF_X35_Y10_N31
\inst|nios2_qsys_0|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[22]~64_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(22));

-- Location: LCCOMB_X29_Y12_N10
\inst|nios2_qsys_0|av_ld_byte2_data[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(22),
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\);

-- Location: FF_X29_Y12_N11
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(22));

-- Location: LCCOMB_X35_Y10_N0
\inst|nios2_qsys_0|M_wr_data_unfiltered[22]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(22),
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(22),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~52_combout\);

-- Location: LCCOMB_X29_Y9_N4
\inst|nios2_qsys_0|M_rot[22]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[22]~18_combout\,
	datac => \inst|nios2_qsys_0|M_rot[22]~19_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[22]~57_combout\);

-- Location: LCCOMB_X31_Y10_N2
\inst|nios2_qsys_0|M_rot_lut2[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(6),
	combout => \inst|nios2_qsys_0|M_rot_lut2[6]~1_combout\);

-- Location: LCCOMB_X31_Y10_N26
\inst|nios2_qsys_0|M_shift_rot_result[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[22]~57_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[6]~1_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[22]~22_combout\);

-- Location: FF_X31_Y10_N27
\inst|nios2_qsys_0|M_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[22]~22_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[22]~57_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(22));

-- Location: LCCOMB_X35_Y10_N2
\inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~52_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(22),
	datad => \inst|nios2_qsys_0|M_mul_result\(22),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\);

-- Location: LCCOMB_X36_Y11_N26
\inst|nios2_qsys_0|M_st_data[22]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(22),
	combout => \inst|nios2_qsys_0|M_st_data[22]~14_combout\);

-- Location: FF_X36_Y11_N27
\inst|nios2_qsys_0|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[22]~14_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[14]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(22));

-- Location: LCCOMB_X23_Y20_N18
\inst|mm_interconnect_0|cmd_mux_003|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(22),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\);

-- Location: FF_X23_Y20_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(22));

-- Location: LCCOMB_X24_Y18_N4
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(22) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(22),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0_combout\);

-- Location: FF_X24_Y18_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(22));

-- Location: FF_X23_Y19_N7
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X23_Y19_N6
\inst|mm_interconnect_0|rsp_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(22) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(22),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X23_Y19_N24
\inst|mm_interconnect_0|rsp_mux|src_data[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[22]~14_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[22]~14_combout\);

-- Location: LCCOMB_X23_Y19_N4
\inst|mm_interconnect_0|rsp_mux|src_data[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(22) = (\inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[22]~14_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[22]~14_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(22));

-- Location: FF_X23_Y19_N5
\inst|nios2_qsys_0|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(22));

-- Location: LCCOMB_X32_Y12_N8
\inst|nios2_qsys_0|E_src2_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst|nios2_qsys_0|W_wr_data\(8),
	combout => \inst|nios2_qsys_0|E_src2_prelim[8]~9_combout\);

-- Location: FF_X32_Y12_N9
\inst|nios2_qsys_0|E_src2_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[8]~9_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(8));

-- Location: LCCOMB_X32_Y12_N16
\inst|nios2_qsys_0|E_stw_data[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_prelim\(8),
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	combout => \inst|nios2_qsys_0|E_stw_data[8]~0_combout\);

-- Location: FF_X34_Y14_N5
\inst|nios2_qsys_0|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[8]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[8]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(8));

-- Location: LCCOMB_X23_Y23_N16
\inst|mm_interconnect_0|cmd_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\inst|nios2_qsys_0|M_st_data\(8) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(8),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X24_Y20_N28
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(8) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(8),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0_combout\);

-- Location: FF_X24_Y20_N29
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(8));

-- Location: FF_X26_Y19_N17
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y19_N16
\inst|mm_interconnect_0|rsp_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(8) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(8),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X20_Y16_N0
\inst|jtag_uart_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~0_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \inst|jtag_uart_0|Add0~1\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \inst|jtag_uart_0|Add0~0_combout\,
	cout => \inst|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X20_Y16_N2
\inst|jtag_uart_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~2_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst|jtag_uart_0|Add0~1\))
-- \inst|jtag_uart_0|Add0~3\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~1\,
	combout => \inst|jtag_uart_0|Add0~2_combout\,
	cout => \inst|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X20_Y16_N4
\inst|jtag_uart_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~4_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart_0|Add0~3\ $ (GND)))
-- \inst|jtag_uart_0|Add0~5\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~3\,
	combout => \inst|jtag_uart_0|Add0~4_combout\,
	cout => \inst|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X20_Y16_N6
\inst|jtag_uart_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~6_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst|jtag_uart_0|Add0~5\))
-- \inst|jtag_uart_0|Add0~7\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~5\,
	combout => \inst|jtag_uart_0|Add0~6_combout\,
	cout => \inst|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X20_Y16_N8
\inst|jtag_uart_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~8_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart_0|Add0~7\ $ (GND)))
-- \inst|jtag_uart_0|Add0~9\ = CARRY((!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~7\,
	combout => \inst|jtag_uart_0|Add0~8_combout\,
	cout => \inst|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X20_Y16_N10
\inst|jtag_uart_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~10_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart_0|Add0~9\)) # 
-- (!\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst|jtag_uart_0|Add0~9\ & VCC))
-- \inst|jtag_uart_0|Add0~11\ = CARRY((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~9\,
	combout => \inst|jtag_uart_0|Add0~10_combout\,
	cout => \inst|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X20_Y16_N12
\inst|jtag_uart_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~12_combout\ = !\inst|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|jtag_uart_0|Add0~11\,
	combout => \inst|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X20_Y16_N20
\inst|jtag_uart_0|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan1~1_combout\ = (\inst|jtag_uart_0|Add0~6_combout\) # (\inst|jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|Add0~6_combout\,
	datac => \inst|jtag_uart_0|Add0~8_combout\,
	combout => \inst|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X20_Y16_N18
\inst|jtag_uart_0|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan1~0_combout\ = (\inst|jtag_uart_0|Add0~4_combout\ & ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst|jtag_uart_0|Add0~0_combout\) # 
-- (\inst|jtag_uart_0|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|Add0~0_combout\,
	datac => \inst|jtag_uart_0|Add0~4_combout\,
	datad => \inst|jtag_uart_0|Add0~2_combout\,
	combout => \inst|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X20_Y16_N22
\inst|jtag_uart_0|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan1~2_combout\ = (\inst|jtag_uart_0|Add0~12_combout\ & (!\inst|jtag_uart_0|LessThan1~1_combout\ & (!\inst|jtag_uart_0|Add0~10_combout\ & !\inst|jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|Add0~12_combout\,
	datab => \inst|jtag_uart_0|LessThan1~1_combout\,
	datac => \inst|jtag_uart_0|Add0~10_combout\,
	datad => \inst|jtag_uart_0|LessThan1~0_combout\,
	combout => \inst|jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X20_Y16_N23
\inst|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LessThan1~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X20_Y16_N28
\inst|jtag_uart_0|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|pause_irq~0_combout\ = (\inst|jtag_uart_0|read_0~q\ & (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & 
-- ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))) # (!\inst|jtag_uart_0|read_0~q\ & ((\inst|jtag_uart_0|pause_irq~q\) # 
-- ((\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|read_0~q\,
	datab => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \inst|jtag_uart_0|pause_irq~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X20_Y16_N29
\inst|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|pause_irq~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|pause_irq~q\);

-- Location: FF_X20_Y16_N27
\inst|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X20_Y16_N14
\inst|jtag_uart_0|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[8]~0_combout\ = (\inst|jtag_uart_0|ien_AF~q\ & ((\inst|jtag_uart_0|fifo_AF~q\) # (\inst|jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_AF~q\,
	datab => \inst|jtag_uart_0|pause_irq~q\,
	datac => \inst|jtag_uart_0|ien_AF~q\,
	combout => \inst|jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: FF_X20_Y16_N15
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X25_Y23_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~12_combout\);

-- Location: FF_X25_Y23_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(8));

-- Location: FF_X26_Y19_N13
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y19_N12
\inst|mm_interconnect_0|rsp_mux|src_data[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[8]~37_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[8]~37_combout\);

-- Location: LCCOMB_X26_Y19_N10
\inst|mm_interconnect_0|rsp_mux|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(8) = (\inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[8]~37_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[8]~37_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(8));

-- Location: FF_X26_Y19_N11
\inst|nios2_qsys_0|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(8));

-- Location: LCCOMB_X32_Y16_N12
\inst|nios2_qsys_0|F_iw[20]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(20),
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[20]~30_combout\);

-- Location: FF_X32_Y16_N13
\inst|nios2_qsys_0|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[20]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(20));

-- Location: LCCOMB_X32_Y16_N20
\inst|nios2_qsys_0|D_dst_regnum[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(20),
	datad => \inst|nios2_qsys_0|D_iw\(25),
	combout => \inst|nios2_qsys_0|D_dst_regnum[3]~7_combout\);

-- Location: FF_X32_Y16_N21
\inst|nios2_qsys_0|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_dst_regnum[3]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_dst_regnum\(3));

-- Location: FF_X32_Y16_N5
\inst|nios2_qsys_0|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_dst_regnum\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_dst_regnum\(3));

-- Location: LCCOMB_X38_Y12_N14
\inst|nios2_qsys_0|E_src1_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(6),
	combout => \inst|nios2_qsys_0|E_src1_prelim[6]~7_combout\);

-- Location: FF_X38_Y12_N15
\inst|nios2_qsys_0|E_src1_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[6]~7_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(6));

-- Location: LCCOMB_X39_Y12_N14
\inst|nios2_qsys_0|M_mul_src1_nxt[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(6),
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\);

-- Location: LCCOMB_X41_Y7_N22
\inst|nios2_qsys_0|M_mul_partial_prod[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[5]~feeder_combout\);

-- Location: FF_X41_Y7_N23
\inst|nios2_qsys_0|M_mul_partial_prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(5));

-- Location: FF_X40_Y7_N11
\inst|nios2_qsys_0|M_mul_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[5]~42_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(5));

-- Location: LCCOMB_X25_Y21_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~19_combout\);

-- Location: FF_X25_Y21_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(21));

-- Location: FF_X25_Y21_N29
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X25_Y21_N14
\inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- (((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38_combout\);

-- Location: FF_X24_Y16_N21
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X25_Y21_N0
\inst|mm_interconnect_0|rsp_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X25_Y21_N20
\inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ 
-- & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(21),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39_combout\);

-- Location: FF_X25_Y21_N21
\inst|nios2_qsys_0|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(21));

-- Location: LCCOMB_X24_Y18_N30
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(5) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(5),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0_combout\);

-- Location: FF_X24_Y18_N31
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(5));

-- Location: FF_X26_Y19_N27
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y19_N22
\inst|jtag_uart_0|av_readdata[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[5]~3_combout\ = (\inst|jtag_uart_0|read_0~q\ & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|read_0~q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst|jtag_uart_0|av_readdata[5]~3_combout\);

-- Location: FF_X26_Y19_N23
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[5]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y19_N8
\inst|mm_interconnect_0|rsp_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X23_Y24_N0
\inst|mm_interconnect_0|cmd_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\inst|nios2_qsys_0|M_st_data\(4) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(4),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X34_Y24_N26
\inst|mm_interconnect_0|cmd_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: M9K_X33_Y28_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y23_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~18_combout\);

-- Location: FF_X26_Y23_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(5));

-- Location: FF_X26_Y19_N3
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y19_N20
\inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36_combout\);

-- Location: LCCOMB_X26_Y19_N18
\inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37_combout\);

-- Location: FF_X26_Y19_N19
\inst|nios2_qsys_0|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(5));

-- Location: LCCOMB_X27_Y12_N20
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(21),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(5),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6_combout\);

-- Location: FF_X27_Y12_N21
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(5));

-- Location: LCCOMB_X32_Y13_N10
\inst|nios2_qsys_0|M_wr_data_unfiltered[5]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(5),
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(5),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~16_combout\);

-- Location: LCCOMB_X31_Y11_N30
\inst|nios2_qsys_0|M_rot_lut0[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(5),
	combout => \inst|nios2_qsys_0|M_rot_lut0[5]~2_combout\);

-- Location: LCCOMB_X32_Y8_N6
\inst|nios2_qsys_0|M_rot[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(13),
	datac => \inst|nios2_qsys_0|M_rot_prestep2\(21),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[21]~21_combout\);

-- Location: LCCOMB_X32_Y8_N8
\inst|nios2_qsys_0|M_rot[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_prestep2\(5),
	datab => \inst|nios2_qsys_0|M_rot_prestep2\(29),
	datad => \inst|nios2_qsys_0|M_rot_rn\(3),
	combout => \inst|nios2_qsys_0|M_rot[21]~22_combout\);

-- Location: LCCOMB_X32_Y8_N10
\inst|nios2_qsys_0|M_rot[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[21]~21_combout\,
	datab => \inst|nios2_qsys_0|M_rot[21]~22_combout\,
	datac => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[5]~23_combout\);

-- Location: LCCOMB_X31_Y11_N18
\inst|nios2_qsys_0|M_shift_rot_result[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_lut0[5]~2_combout\,
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[5]~23_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[5]~6_combout\);

-- Location: FF_X31_Y11_N19
\inst|nios2_qsys_0|M_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[5]~6_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[5]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(5));

-- Location: LCCOMB_X32_Y13_N4
\inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_mul_result\(5),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~16_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(5),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\);

-- Location: LCCOMB_X38_Y12_N0
\inst|nios2_qsys_0|M_mul_src1_nxt[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17_combout\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(5),
	datac => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\);

-- Location: FF_X41_Y7_N25
\inst|nios2_qsys_0|M_mul_partial_prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(12));

-- Location: FF_X40_Y7_N25
\inst|nios2_qsys_0|M_mul_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[12]~56_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(12));

-- Location: LCCOMB_X26_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~0_combout\);

-- Location: FF_X26_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(12));

-- Location: FF_X24_Y19_N7
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X24_Y19_N6
\inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0_combout\ = (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)) # 
-- ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0_combout\);

-- Location: LCCOMB_X24_Y18_N8
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(12),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0_combout\);

-- Location: FF_X24_Y18_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(12));

-- Location: FF_X24_Y19_N13
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(12));

-- Location: FF_X24_Y19_N25
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X24_Y19_N18
\inst|mm_interconnect_0|rsp_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X24_Y19_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(12),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1_combout\);

-- Location: FF_X24_Y19_N1
\inst|nios2_qsys_0|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(12));

-- Location: LCCOMB_X28_Y12_N8
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(12),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(28),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\);

-- Location: FF_X28_Y12_N9
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(12));

-- Location: LCCOMB_X31_Y9_N12
\inst|nios2_qsys_0|M_rot[12]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[28]~1_combout\,
	datab => \inst|nios2_qsys_0|M_rot[28]~0_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[12]~2_combout\);

-- Location: LCCOMB_X31_Y8_N12
\inst|nios2_qsys_0|M_rot_lut1[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_mask\(4),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[4]~0_combout\);

-- Location: LCCOMB_X31_Y8_N0
\inst|nios2_qsys_0|M_shift_rot_result[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[12]~2_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut1[4]~0_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[12]~13_combout\);

-- Location: FF_X31_Y8_N1
\inst|nios2_qsys_0|M_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[12]~13_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[12]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(12));

-- Location: LCCOMB_X28_Y12_N24
\inst|nios2_qsys_0|M_wr_data_unfiltered[12]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(12),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(12),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~2_combout\);

-- Location: LCCOMB_X28_Y12_N18
\inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(12),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(12),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~2_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\);

-- Location: LCCOMB_X38_Y12_N20
\inst|nios2_qsys_0|E_src1[12]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(12),
	combout => \inst|nios2_qsys_0|E_src1[12]~0_combout\);

-- Location: LCCOMB_X40_Y18_N8
\inst|nios2_qsys_0|E_pc[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(10),
	combout => \inst|nios2_qsys_0|E_pc[10]~feeder_combout\);

-- Location: FF_X40_Y18_N9
\inst|nios2_qsys_0|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[10]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(10));

-- Location: FF_X40_Y18_N17
\inst|nios2_qsys_0|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(16));

-- Location: LCCOMB_X40_Y16_N8
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(10),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~3_combout\);

-- Location: LCCOMB_X40_Y18_N16
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(16),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~3_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~4_combout\);

-- Location: LCCOMB_X40_Y18_N28
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[12]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_pc\(10),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~4_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5_combout\);

-- Location: FF_X40_Y18_N29
\inst|nios2_qsys_0|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(10));

-- Location: LCCOMB_X40_Y18_N10
\inst|nios2_qsys_0|F_pc_nxt[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(10),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(10),
	combout => \inst|nios2_qsys_0|F_pc_nxt[10]~0_combout\);

-- Location: LCCOMB_X40_Y18_N14
\inst|nios2_qsys_0|F_pc_nxt[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	datab => \inst|nios2_qsys_0|Add1~2_combout\,
	datac => \inst|nios2_qsys_0|F_kill~2_combout\,
	datad => \inst|nios2_qsys_0|F_pc_nxt[10]~0_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[10]~1_combout\);

-- Location: FF_X40_Y18_N15
\inst|nios2_qsys_0|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_nxt[10]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(10));

-- Location: FF_X40_Y18_N11
\inst|nios2_qsys_0|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(10));

-- Location: FF_X34_Y24_N25
\inst|nios2_qsys_0|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_tag\(0));

-- Location: FF_X34_Y24_N19
\inst|nios2_qsys_0|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_tag\(2));

-- Location: FF_X34_Y24_N9
\inst|nios2_qsys_0|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_tag\(3));

-- Location: LCCOMB_X34_Y24_N14
\inst|mm_interconnect_0|router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal1~0_combout\ = (!\inst|nios2_qsys_0|ic_fill_tag\(2) & (\inst|nios2_qsys_0|ic_fill_tag\(3) & !\inst|nios2_qsys_0|ic_fill_tag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_tag\(2),
	datac => \inst|nios2_qsys_0|ic_fill_tag\(3),
	datad => \inst|nios2_qsys_0|ic_fill_tag\(1),
	combout => \inst|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y21_N8
\inst|mm_interconnect_0|router|src_channel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|src_channel~0_combout\ = (!\inst|mm_interconnect_0|router|Equal2~3_combout\ & (((\inst|nios2_qsys_0|ic_fill_tag\(0)) # (!\inst|mm_interconnect_0|router|Equal1~0_combout\)) # (!\inst|nios2_qsys_0|ic_fill_line\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(6),
	datab => \inst|nios2_qsys_0|ic_fill_tag\(0),
	datac => \inst|mm_interconnect_0|router|Equal2~3_combout\,
	datad => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	combout => \inst|mm_interconnect_0|router|src_channel~0_combout\);

-- Location: FF_X32_Y21_N9
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|router|src_channel~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(0));

-- Location: LCCOMB_X32_Y21_N4
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\ = (\inst|mm_interconnect_0|router|src_data[92]~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(0) $ 
-- (\inst|mm_interconnect_0|router|src_channel~0_combout\)) # (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(1)))) # (!\inst|mm_interconnect_0|router|src_data[92]~0_combout\ & 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(1)) # (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(0) $ (\inst|mm_interconnect_0|router|src_channel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|src_data[92]~0_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(1),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id\(0),
	datad => \inst|mm_interconnect_0|router|src_channel~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\);

-- Location: LCCOMB_X31_Y21_N4
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\ = (\inst|nios2_qsys_0|i_read~q\ & ((!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	datab => \inst|nios2_qsys_0|i_read~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\);

-- Location: FF_X32_Y21_N1
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(2));

-- Location: LCCOMB_X32_Y21_N16
\inst|mm_interconnect_0|cmd_demux|src2_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = (\inst|mm_interconnect_0|router|Equal3~1_combout\ & (\inst|nios2_qsys_0|i_read~q\ & ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(2)) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(2),
	datac => \inst|nios2_qsys_0|i_read~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: LCCOMB_X27_Y19_N10
\inst|mm_interconnect_0|cmd_mux_002|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # 
-- (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X27_Y19_N0
\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X27_Y19_N1
\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X27_Y19_N4
\inst|mm_interconnect_0|cmd_mux_002|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (\inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & (\inst|jtag_uart_0|av_waitrequest~q\))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (((!\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \inst|jtag_uart_0|av_waitrequest~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X27_Y19_N24
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\) # 
-- (\inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X28_Y19_N11
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X28_Y19_N12
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = !\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X28_Y19_N13
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X28_Y19_N10
\inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout\ = (\inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & (((!\inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\ & \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout\);

-- Location: FF_X27_Y19_N27
\inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X27_Y19_N26
\inst|mm_interconnect_0|cmd_mux_002|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(38) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|nios2_qsys_0|M_alu_result\(2)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_ap_offset\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|nios2_qsys_0|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_alu_result\(2),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: LCCOMB_X27_Y19_N12
\inst|jtag_uart_0|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|woverflow~0_combout\ = (\inst|nios2_qsys_0|d_write~q\ & (!\inst|mm_interconnect_0|cmd_mux_002|src_data\(38) & (\inst|jtag_uart_0|always2~0_combout\ & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38),
	datac => \inst|jtag_uart_0|always2~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X25_Y16_N18
\inst|jtag_uart_0|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_wr~0_combout\ = (\inst|jtag_uart_0|woverflow~0_combout\ & !\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|woverflow~0_combout\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X25_Y16_N19
\inst|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|fifo_wr~q\);

-- Location: FF_X25_Y16_N9
\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: FF_X24_Y16_N15
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X24_Y19_N30
\inst|mm_interconnect_0|rsp_mux|src_data[18]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[18]~23_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[18]~23_combout\);

-- Location: LCCOMB_X24_Y19_N28
\inst|mm_interconnect_0|rsp_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(18) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(18),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X24_Y19_N22
\inst|mm_interconnect_0|rsp_mux|src_data[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(18) = (\inst|mm_interconnect_0|rsp_mux|src_data[18]~23_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_data[18]~23_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(18));

-- Location: FF_X24_Y19_N23
\inst|nios2_qsys_0|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(18));

-- Location: LCCOMB_X34_Y16_N6
\inst|nios2_qsys_0|F_iw[27]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|nios2_qsys_0|F_iw[27]~21_combout\);

-- Location: FF_X34_Y16_N7
\inst|nios2_qsys_0|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[27]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(27));

-- Location: FF_X34_Y16_N1
\inst|nios2_qsys_0|W_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|M_dst_regnum\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_dst_regnum\(0));

-- Location: FF_X34_Y16_N3
\inst|nios2_qsys_0|W_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|M_dst_regnum\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_dst_regnum\(1));

-- Location: LCCOMB_X34_Y16_N0
\inst|nios2_qsys_0|D_src1_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(27),
	datab => \inst|nios2_qsys_0|D_iw\(28),
	datac => \inst|nios2_qsys_0|W_dst_regnum\(0),
	datad => \inst|nios2_qsys_0|W_dst_regnum\(1),
	combout => \inst|nios2_qsys_0|D_src1_hazard_W~1_combout\);

-- Location: FF_X35_Y16_N17
\inst|nios2_qsys_0|W_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|M_dst_regnum\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_dst_regnum\(4));

-- Location: LCCOMB_X35_Y16_N22
\inst|nios2_qsys_0|W_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_wr_dst_reg~q\,
	combout => \inst|nios2_qsys_0|W_wr_dst_reg~0_combout\);

-- Location: FF_X35_Y16_N23
\inst|nios2_qsys_0|W_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|W_wr_dst_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_dst_reg~q\);

-- Location: LCCOMB_X35_Y16_N16
\inst|nios2_qsys_0|D_src1_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(31),
	datac => \inst|nios2_qsys_0|W_dst_regnum\(4),
	datad => \inst|nios2_qsys_0|W_wr_dst_reg~q\,
	combout => \inst|nios2_qsys_0|D_src1_hazard_W~0_combout\);

-- Location: FF_X32_Y16_N31
\inst|nios2_qsys_0|W_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|M_dst_regnum\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_dst_regnum\(3));

-- Location: FF_X32_Y16_N27
\inst|nios2_qsys_0|W_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|M_dst_regnum\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_dst_regnum\(2));

-- Location: LCCOMB_X32_Y16_N26
\inst|nios2_qsys_0|D_src1_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_dst_regnum\(3),
	datab => \inst|nios2_qsys_0|D_iw\(30),
	datac => \inst|nios2_qsys_0|W_dst_regnum\(2),
	datad => \inst|nios2_qsys_0|D_iw\(29),
	combout => \inst|nios2_qsys_0|D_src1_hazard_W~2_combout\);

-- Location: LCCOMB_X34_Y16_N8
\inst|nios2_qsys_0|D_src1_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~1_combout\,
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~0_combout\,
	datac => \inst|nios2_qsys_0|D_src1_hazard_W~2_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	combout => \inst|nios2_qsys_0|D_src1_hazard_W~combout\);

-- Location: LCCOMB_X34_Y12_N20
\inst|nios2_qsys_0|E_src1_prelim[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst|nios2_qsys_0|W_wr_data\(21),
	combout => \inst|nios2_qsys_0|E_src1_prelim[21]~21_combout\);

-- Location: FF_X34_Y12_N21
\inst|nios2_qsys_0|E_src1_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[21]~21_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(21));

-- Location: LCCOMB_X37_Y8_N24
\inst|nios2_qsys_0|M_mul_src1[21]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(21),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\);

-- Location: LCCOMB_X37_Y14_N30
\inst|nios2_qsys_0|E_arith_src2[21]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2_qsys_0|E_src2_imm\(21),
	combout => \inst|nios2_qsys_0|E_arith_src2[21]~18_combout\);

-- Location: LCCOMB_X37_Y14_N16
\inst|nios2_qsys_0|E_arith_src2[21]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[21]~18_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(21),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	combout => \inst|nios2_qsys_0|E_arith_src2[21]~19_combout\);

-- Location: LCCOMB_X35_Y10_N18
\inst|nios2_qsys_0|E_alu_result[21]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|E_arith_src2[21]~19_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[21]~65_combout\);

-- Location: LCCOMB_X35_Y10_N4
\inst|nios2_qsys_0|E_alu_result[21]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[21]~65_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~44_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[21]~66_combout\);

-- Location: FF_X35_Y10_N5
\inst|nios2_qsys_0|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[21]~66_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(21));

-- Location: LCCOMB_X32_Y8_N4
\inst|nios2_qsys_0|M_rot[21]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[21]~21_combout\,
	datab => \inst|nios2_qsys_0|M_rot[21]~22_combout\,
	datac => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[21]~58_combout\);

-- Location: LCCOMB_X31_Y10_N12
\inst|nios2_qsys_0|M_rot_lut2[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(5),
	combout => \inst|nios2_qsys_0|M_rot_lut2[5]~2_combout\);

-- Location: LCCOMB_X31_Y10_N28
\inst|nios2_qsys_0|M_shift_rot_result[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[21]~58_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut2[5]~2_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[21]~21_combout\);

-- Location: FF_X31_Y10_N29
\inst|nios2_qsys_0|M_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[21]~21_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[21]~58_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(21));

-- Location: LCCOMB_X35_Y10_N22
\inst|nios2_qsys_0|M_wr_data_unfiltered[21]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(21),
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(21),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~54_combout\);

-- Location: LCCOMB_X29_Y12_N4
\inst|nios2_qsys_0|av_ld_byte2_data[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst|nios2_qsys_0|d_readdata_d1\(21),
	datac => \inst|nios2_qsys_0|M_iw\(4),
	datad => \inst|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\);

-- Location: FF_X29_Y12_N5
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(21));

-- Location: LCCOMB_X35_Y10_N8
\inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~54_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(21),
	datad => \inst|nios2_qsys_0|M_mul_result\(21),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\);

-- Location: FF_X35_Y10_N9
\inst|nios2_qsys_0|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(21));

-- Location: LCCOMB_X34_Y11_N6
\inst|nios2_qsys_0|E_src2_prelim[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(21),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|nios2_qsys_0|E_src2_prelim[21]~21_combout\);

-- Location: FF_X34_Y11_N7
\inst|nios2_qsys_0|E_src2_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[21]~21_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(21));

-- Location: LCCOMB_X37_Y14_N28
\inst|nios2_qsys_0|M_st_data[21]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(21),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[21]~13_combout\);

-- Location: FF_X37_Y14_N29
\inst|nios2_qsys_0|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[21]~13_combout\,
	asdata => \inst|nios2_qsys_0|M_st_data[13]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(21));

-- Location: LCCOMB_X23_Y20_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ = (\inst|nios2_qsys_0|M_st_data\(21) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(21),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\);

-- Location: FF_X23_Y20_N25
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(21));

-- Location: LCCOMB_X24_Y20_N2
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(21),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0_combout\);

-- Location: FF_X24_Y20_N3
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(21));

-- Location: FF_X25_Y21_N11
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X25_Y21_N10
\inst|mm_interconnect_0|rsp_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(21) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(21),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X25_Y21_N28
\inst|mm_interconnect_0|rsp_mux|src_data[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[21]~13_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[21]~13_combout\);

-- Location: LCCOMB_X25_Y21_N12
\inst|mm_interconnect_0|rsp_mux|src_data[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(21) = (\inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[21]~13_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[21]~13_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(21));

-- Location: FF_X25_Y21_N13
\inst|nios2_qsys_0|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(21));

-- Location: LCCOMB_X32_Y16_N22
\inst|nios2_qsys_0|F_iw[24]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|nios2_qsys_0|F_iw[24]~15_combout\);

-- Location: FF_X32_Y16_N23
\inst|nios2_qsys_0|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[24]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X32_Y16_N16
\inst|nios2_qsys_0|D_dst_regnum[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(24),
	datad => \inst|nios2_qsys_0|D_iw\(19),
	combout => \inst|nios2_qsys_0|D_dst_regnum[2]~8_combout\);

-- Location: FF_X32_Y16_N17
\inst|nios2_qsys_0|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_dst_regnum[2]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_dst_regnum\(2));

-- Location: FF_X32_Y16_N15
\inst|nios2_qsys_0|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_dst_regnum\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_dst_regnum\(2));

-- Location: LCCOMB_X36_Y8_N16
\inst|nios2_qsys_0|E_src1_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst|nios2_qsys_0|W_wr_data\(4),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[4]~5_combout\);

-- Location: FF_X36_Y8_N17
\inst|nios2_qsys_0|E_src1_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[4]~5_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(4));

-- Location: LCCOMB_X36_Y8_N28
\inst|nios2_qsys_0|M_mul_src1_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(4),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\);

-- Location: FF_X41_Y7_N17
\inst|nios2_qsys_0|M_mul_partial_prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(8));

-- Location: FF_X40_Y7_N17
\inst|nios2_qsys_0|M_mul_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[8]~48_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(8));

-- Location: LCCOMB_X30_Y9_N30
\inst|nios2_qsys_0|M_rot[8]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[24]~12_combout\,
	datab => \inst|nios2_qsys_0|M_rot[24]~13_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[8]~14_combout\);

-- Location: LCCOMB_X29_Y7_N12
\inst|nios2_qsys_0|M_rot_lut1[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_mask\(0),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[0]~4_combout\);

-- Location: LCCOMB_X30_Y9_N26
\inst|nios2_qsys_0|M_shift_rot_result[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[8]~14_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut1[0]~4_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[8]~9_combout\);

-- Location: FF_X30_Y9_N27
\inst|nios2_qsys_0|M_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[8]~9_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[8]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(8));

-- Location: LCCOMB_X37_Y12_N28
\inst|nios2_qsys_0|M_wr_data_unfiltered[8]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(8),
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(8),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~10_combout\);

-- Location: LCCOMB_X25_Y21_N2
\inst|mm_interconnect_0|rsp_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X26_Y19_N6
\inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24_combout\ = (\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & (((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24_combout\);

-- Location: LCCOMB_X26_Y19_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(8),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25_combout\);

-- Location: FF_X26_Y19_N1
\inst|nios2_qsys_0|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(8));

-- Location: LCCOMB_X28_Y12_N0
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(24),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(8),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\);

-- Location: FF_X28_Y12_N1
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(8));

-- Location: LCCOMB_X32_Y12_N26
\inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(8),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~10_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(8),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\);

-- Location: LCCOMB_X35_Y14_N0
\inst|nios2_qsys_0|D_src2_imm[8]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_src2_imm[8]~4_combout\);

-- Location: FF_X35_Y14_N1
\inst|nios2_qsys_0|E_src2_imm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[8]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(8));

-- Location: LCCOMB_X32_Y12_N28
\inst|nios2_qsys_0|M_mul_src2[8]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(8),
	combout => \inst|nios2_qsys_0|M_mul_src2[8]~20_combout\);

-- Location: LCCOMB_X32_Y12_N18
\inst|nios2_qsys_0|M_mul_src2[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2_qsys_0|E_src2_prelim\(8),
	datad => \inst|nios2_qsys_0|M_mul_src2[8]~20_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src2[8]~8_combout\);

-- Location: LCCOMB_X40_Y10_N22
\inst|nios2_qsys_0|Add8|auto_generated|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|_~4_combout\);

-- Location: LCCOMB_X41_Y14_N8
\inst|nios2_qsys_0|E_alu_result[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_src1[8]~4_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(0),
	combout => \inst|nios2_qsys_0|E_alu_result[8]~22_combout\);

-- Location: FF_X41_Y20_N17
\inst|nios2_qsys_0|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(6));

-- Location: LCCOMB_X41_Y14_N6
\inst|nios2_qsys_0|D_extra_pc[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(6),
	datab => \inst|nios2_qsys_0|D_iw\(21),
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(6),
	combout => \inst|nios2_qsys_0|D_extra_pc[6]~7_combout\);

-- Location: FF_X41_Y14_N7
\inst|nios2_qsys_0|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[6]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(6));

-- Location: LCCOMB_X41_Y14_N18
\inst|nios2_qsys_0|E_alu_result[8]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_alu_result[8]~22_combout\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(6),
	combout => \inst|nios2_qsys_0|E_alu_result[8]~23_combout\);

-- Location: LCCOMB_X37_Y12_N26
\inst|nios2_qsys_0|E_alu_result[8]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~18_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[8]~23_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[8]~24_combout\);

-- Location: FF_X37_Y12_N27
\inst|nios2_qsys_0|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[8]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(8));

-- Location: LCCOMB_X36_Y21_N22
\inst|mm_interconnect_0|router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal2~1_combout\ = (!\inst|nios2_qsys_0|M_alu_result\(11) & (!\inst|nios2_qsys_0|M_alu_result\(8) & (!\inst|nios2_qsys_0|M_alu_result\(9) & !\inst|nios2_qsys_0|M_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(11),
	datab => \inst|nios2_qsys_0|M_alu_result\(8),
	datac => \inst|nios2_qsys_0|M_alu_result\(9),
	datad => \inst|nios2_qsys_0|M_alu_result\(10),
	combout => \inst|mm_interconnect_0|router_001|Equal2~1_combout\);

-- Location: LCCOMB_X37_Y23_N18
\inst|mm_interconnect_0|router_001|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal3~0_combout\ = (\inst|nios2_qsys_0|M_alu_result\(3) & (!\inst|nios2_qsys_0|M_alu_result\(4) & (!\inst|nios2_qsys_0|M_alu_result\(5) & \inst|nios2_qsys_0|M_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(3),
	datab => \inst|nios2_qsys_0|M_alu_result\(4),
	datac => \inst|nios2_qsys_0|M_alu_result\(5),
	datad => \inst|nios2_qsys_0|M_alu_result\(6),
	combout => \inst|mm_interconnect_0|router_001|Equal3~0_combout\);

-- Location: LCCOMB_X36_Y21_N28
\inst|mm_interconnect_0|router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal2~0_combout\ = (!\inst|nios2_qsys_0|M_alu_result\(13) & (\inst|nios2_qsys_0|M_alu_result\(15) & (\inst|nios2_qsys_0|M_alu_result\(12) & !\inst|nios2_qsys_0|M_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(13),
	datab => \inst|nios2_qsys_0|M_alu_result\(15),
	datac => \inst|nios2_qsys_0|M_alu_result\(12),
	datad => \inst|nios2_qsys_0|M_alu_result\(14),
	combout => \inst|mm_interconnect_0|router_001|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\inst|mm_interconnect_0|router_001|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal3~1_combout\ = (!\inst|nios2_qsys_0|M_alu_result\(7) & (\inst|mm_interconnect_0|router_001|Equal2~1_combout\ & (\inst|mm_interconnect_0|router_001|Equal3~0_combout\ & 
-- \inst|mm_interconnect_0|router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(7),
	datab => \inst|mm_interconnect_0|router_001|Equal2~1_combout\,
	datac => \inst|mm_interconnect_0|router_001|Equal3~0_combout\,
	datad => \inst|mm_interconnect_0|router_001|Equal2~0_combout\,
	combout => \inst|mm_interconnect_0|router_001|Equal3~1_combout\);

-- Location: LCCOMB_X32_Y18_N6
\inst|mm_interconnect_0|cmd_demux_001|src2_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\ = (\inst|mm_interconnect_0|router_001|Equal3~1_combout\ & ((\inst|nios2_qsys_0|d_write~q\) # ((!\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \inst|nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router_001|Equal3~1_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst|nios2_qsys_0|d_write~q\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux_001|src2_valid~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0_combout\);

-- Location: FF_X28_Y19_N25
\inst|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: FF_X26_Y18_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]~q\);

-- Location: LCCOMB_X26_Y18_N26
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]~q\))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]~q\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y18_N12
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X26_Y18_N13
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y18_N14
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X26_Y18_N19
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\);

-- Location: LCCOMB_X23_Y19_N16
\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LCCOMB_X24_Y19_N14
\inst|mm_interconnect_0|rsp_mux|src_data[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[17]~34_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[17]~34_combout\);

-- Location: LCCOMB_X25_Y19_N8
\inst|mm_interconnect_0|rsp_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(17) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(17),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X25_Y19_N10
\inst|mm_interconnect_0|rsp_mux|src_data[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(17) = (\inst|mm_interconnect_0|rsp_mux|src_data[17]~34_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_data[17]~34_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(17));

-- Location: FF_X25_Y19_N11
\inst|nios2_qsys_0|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(17));

-- Location: LCCOMB_X38_Y16_N20
\inst|nios2_qsys_0|F_iw[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datab => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|nios2_qsys_0|F_iw[18]~18_combout\);

-- Location: FF_X38_Y16_N21
\inst|nios2_qsys_0|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[18]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(18));

-- Location: LCCOMB_X35_Y16_N28
\inst|nios2_qsys_0|D_dst_regnum[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(23),
	datac => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(18),
	combout => \inst|nios2_qsys_0|D_dst_regnum[1]~4_combout\);

-- Location: LCCOMB_X35_Y16_N0
\inst|nios2_qsys_0|D_dst_regnum[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_dst_regnum[1]~4_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	combout => \inst|nios2_qsys_0|D_dst_regnum[1]~9_combout\);

-- Location: FF_X35_Y16_N1
\inst|nios2_qsys_0|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_dst_regnum[1]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_dst_regnum\(1));

-- Location: FF_X34_Y16_N31
\inst|nios2_qsys_0|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_dst_regnum\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_dst_regnum\(1));

-- Location: LCCOMB_X38_Y8_N18
\inst|nios2_qsys_0|E_src1_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(3),
	combout => \inst|nios2_qsys_0|E_src1_prelim[3]~4_combout\);

-- Location: FF_X38_Y8_N19
\inst|nios2_qsys_0|E_src1_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[3]~4_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(3));

-- Location: LCCOMB_X38_Y8_N10
\inst|nios2_qsys_0|M_mul_src1_nxt[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(3),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\);

-- Location: LCCOMB_X41_Y7_N20
\inst|nios2_qsys_0|M_mul_partial_prod[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[2]~feeder_combout\);

-- Location: FF_X41_Y7_N21
\inst|nios2_qsys_0|M_mul_partial_prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(2));

-- Location: FF_X40_Y7_N5
\inst|nios2_qsys_0|M_mul_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[2]~36_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(2));

-- Location: LCCOMB_X27_Y23_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X27_Y23_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X27_Y23_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y23_N20
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~26_combout\);

-- Location: LCCOMB_X27_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~26_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X27_Y23_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(2));

-- Location: FF_X25_Y17_N15
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X19_Y23_N22
\inst|mm_interconnect_0|cmd_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\inst|nios2_qsys_0|M_st_data\(2) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_st_data\(2),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst|mm_interconnect_0|cmd_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(3),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: M9K_X33_Y27_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2))))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & 
-- (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52_combout\);

-- Location: LCCOMB_X24_Y20_N18
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(2),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0_combout\);

-- Location: FF_X24_Y20_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(2));

-- Location: FF_X25_Y17_N7
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X25_Y17_N26
\inst|jtag_uart_0|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[2]~6_combout\ = (\inst|jtag_uart_0|read_0~q\ & \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|read_0~q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst|jtag_uart_0|av_readdata[2]~6_combout\);

-- Location: FF_X25_Y17_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[2]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X25_Y17_N28
\inst|mm_interconnect_0|rsp_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X25_Y17_N2
\inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53_combout\);

-- Location: FF_X25_Y17_N3
\inst|nios2_qsys_0|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(2));

-- Location: LCCOMB_X27_Y12_N10
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(2),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(18),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3_combout\);

-- Location: FF_X27_Y12_N11
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(2));

-- Location: LCCOMB_X31_Y9_N14
\inst|nios2_qsys_0|M_rot[2]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[18]~30_combout\,
	datac => \inst|nios2_qsys_0|M_rot[18]~31_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[2]~32_combout\);

-- Location: LCCOMB_X31_Y11_N10
\inst|nios2_qsys_0|M_rot_lut0[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(2),
	datac => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut0[2]~5_combout\);

-- Location: LCCOMB_X31_Y11_N6
\inst|nios2_qsys_0|M_shift_rot_result[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[2]~32_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut0[2]~5_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[2]~3_combout\);

-- Location: FF_X31_Y11_N7
\inst|nios2_qsys_0|M_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[2]~3_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[2]~32_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(2));

-- Location: LCCOMB_X31_Y11_N24
\inst|nios2_qsys_0|M_wr_data_unfiltered[2]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(2),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(2),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~22_combout\);

-- Location: LCCOMB_X31_Y11_N26
\inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(2),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(2),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~22_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\);

-- Location: LCCOMB_X41_Y10_N26
\inst|nios2_qsys_0|M_mul_src1_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(2),
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\);

-- Location: LCCOMB_X41_Y7_N10
\inst|nios2_qsys_0|M_mul_partial_prod[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[3]~feeder_combout\);

-- Location: FF_X41_Y7_N11
\inst|nios2_qsys_0|M_mul_partial_prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[3]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(3));

-- Location: FF_X40_Y7_N7
\inst|nios2_qsys_0|M_mul_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[3]~38_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(3));

-- Location: LCCOMB_X24_Y16_N2
\inst|jtag_uart_0|av_readdata[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[3]~5_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) & \inst|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	datac => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[3]~5_combout\);

-- Location: FF_X24_Y16_N3
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[3]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X27_Y20_N10
\inst|mm_interconnect_0|rsp_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & !\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X24_Y20_N0
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(3) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(3),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0_combout\);

-- Location: FF_X24_Y20_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(3));

-- Location: FF_X27_Y20_N13
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X27_Y22_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~24_combout\);

-- Location: LCCOMB_X26_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~24_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X26_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(3));

-- Location: FF_X27_Y20_N15
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X27_Y20_N8
\inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout\);

-- Location: LCCOMB_X27_Y20_N18
\inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(3) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49_combout\);

-- Location: FF_X27_Y20_N19
\inst|nios2_qsys_0|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(3));

-- Location: LCCOMB_X27_Y12_N0
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(19),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(3),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4_combout\);

-- Location: LCCOMB_X24_Y23_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(11),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0_combout\);

-- Location: FF_X24_Y23_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(11));

-- Location: FF_X24_Y23_N11
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X24_Y23_N10
\inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11),
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12_combout\);

-- Location: LCCOMB_X25_Y23_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~6_combout\);

-- Location: FF_X25_Y23_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(11));

-- Location: FF_X24_Y23_N21
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X24_Y23_N18
\inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12_combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13_combout\);

-- Location: FF_X24_Y23_N19
\inst|nios2_qsys_0|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(11));

-- Location: LCCOMB_X28_Y12_N10
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(27),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(11),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\);

-- Location: FF_X27_Y12_N1
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(3));

-- Location: LCCOMB_X32_Y13_N30
\inst|nios2_qsys_0|M_wr_data_unfiltered[3]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_alu_result\(3),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(3),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~20_combout\);

-- Location: LCCOMB_X29_Y9_N16
\inst|nios2_qsys_0|M_rot[3]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[19]~27_combout\,
	datac => \inst|nios2_qsys_0|M_rot[19]~28_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[3]~29_combout\);

-- Location: LCCOMB_X29_Y9_N2
\inst|nios2_qsys_0|M_rot_lut0[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_mask\(3),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut0[3]~4_combout\);

-- Location: LCCOMB_X29_Y9_N18
\inst|nios2_qsys_0|M_shift_rot_result[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[3]~29_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut0[3]~4_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[3]~4_combout\);

-- Location: FF_X29_Y9_N19
\inst|nios2_qsys_0|M_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[3]~4_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[3]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(3));

-- Location: LCCOMB_X32_Y13_N24
\inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_mul_result\(3),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~20_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(3),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\);

-- Location: LCCOMB_X35_Y14_N20
\inst|nios2_qsys_0|D_src2_imm[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(5),
	datad => \inst|nios2_qsys_0|D_iw\(9),
	combout => \inst|nios2_qsys_0|D_src2_imm[3]~9_combout\);

-- Location: FF_X35_Y14_N21
\inst|nios2_qsys_0|E_src2_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_imm[3]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_imm\(3));

-- Location: LCCOMB_X32_Y13_N26
\inst|nios2_qsys_0|M_mul_src2[3]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|E_src2_imm\(3),
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[3]~22_combout\);

-- Location: LCCOMB_X32_Y13_N28
\inst|nios2_qsys_0|M_mul_src2[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21_combout\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(3),
	datac => \inst|nios2_qsys_0|M_mul_src2[3]~22_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\);

-- Location: LCCOMB_X32_Y10_N18
\inst|nios2_qsys_0|Add12~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	cin => \inst|nios2_qsys_0|Add12~8\,
	combout => \inst|nios2_qsys_0|Add12~9_combout\);

-- Location: FF_X32_Y10_N19
\inst|nios2_qsys_0|M_rot_rn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|Add12~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_rot_rn\(4));

-- Location: LCCOMB_X32_Y8_N16
\inst|nios2_qsys_0|M_rot[1]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_rn\(4),
	datac => \inst|nios2_qsys_0|M_rot[17]~34_combout\,
	datad => \inst|nios2_qsys_0|M_rot[17]~33_combout\,
	combout => \inst|nios2_qsys_0|M_rot[1]~35_combout\);

-- Location: LCCOMB_X31_Y11_N20
\inst|nios2_qsys_0|M_rot_lut0[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(1),
	datac => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut0[1]~6_combout\);

-- Location: LCCOMB_X31_Y11_N8
\inst|nios2_qsys_0|M_shift_rot_result[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[1]~35_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut0[1]~6_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[1]~2_combout\);

-- Location: FF_X31_Y11_N9
\inst|nios2_qsys_0|M_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[1]~2_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[1]~35_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(1));

-- Location: LCCOMB_X25_Y19_N2
\inst|jtag_uart_0|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[1]~7_combout\ = (\inst|jtag_uart_0|read_0~q\ & ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1)))) # (!\inst|jtag_uart_0|read_0~q\ & 
-- (\inst|jtag_uart_0|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|ien_AE~q\,
	datac => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[1]~7_combout\);

-- Location: FF_X25_Y19_N3
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[1]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y19_N20
\inst|mm_interconnect_0|rsp_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X27_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~28_combout\);

-- Location: LCCOMB_X26_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~28_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X26_Y22_N19
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(1));

-- Location: FF_X25_Y19_N31
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X30_Y27_N16
\inst|mm_interconnect_0|cmd_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst|mm_interconnect_0|cmd_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: M9K_X33_Y26_N0
\inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1) & ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1))))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- (((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56_combout\);

-- Location: LCCOMB_X25_Y19_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(1) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57_combout\);

-- Location: FF_X25_Y19_N17
\inst|nios2_qsys_0|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(1));

-- Location: LCCOMB_X27_Y12_N28
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(17),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(1),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2_combout\);

-- Location: FF_X27_Y12_N29
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(1));

-- Location: LCCOMB_X35_Y11_N0
\inst|nios2_qsys_0|M_wr_data_unfiltered[1]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(1),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(1),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~24_combout\);

-- Location: LCCOMB_X35_Y11_N26
\inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_result\(1),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_mul_result\(1),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~24_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\);

-- Location: LCCOMB_X36_Y8_N10
\inst|nios2_qsys_0|M_mul_src1_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25_combout\,
	datac => \inst|nios2_qsys_0|E_src1_prelim\(1),
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\);

-- Location: FF_X41_Y7_N1
\inst|nios2_qsys_0|M_mul_partial_prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(4));

-- Location: FF_X40_Y7_N9
\inst|nios2_qsys_0|M_mul_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[4]~40_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(4));

-- Location: LCCOMB_X25_Y23_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~22_combout\);

-- Location: FF_X25_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(4));

-- Location: FF_X26_Y20_N7
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X26_Y20_N20
\inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44_combout\ = (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4))))) # (!\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(4) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(4),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0_combout\);

-- Location: FF_X26_Y20_N23
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(4));

-- Location: FF_X26_Y20_N31
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X26_Y20_N10
\inst|jtag_uart_0|av_readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[4]~4_combout\ = (\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) & \inst|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[4]~4_combout\);

-- Location: FF_X26_Y20_N11
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[4]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X26_Y20_N28
\inst|mm_interconnect_0|rsp_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45_combout\);

-- Location: FF_X26_Y20_N1
\inst|nios2_qsys_0|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(4));

-- Location: LCCOMB_X27_Y12_N22
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(4),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(20),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5_combout\);

-- Location: FF_X27_Y12_N23
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(4));

-- Location: LCCOMB_X31_Y11_N4
\inst|nios2_qsys_0|M_wr_data_unfiltered[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_result\(4),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(4),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~18_combout\);

-- Location: LCCOMB_X31_Y9_N0
\inst|nios2_qsys_0|M_rot[4]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[20]~25_combout\,
	datab => \inst|nios2_qsys_0|M_rot[20]~24_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[4]~26_combout\);

-- Location: LCCOMB_X31_Y11_N0
\inst|nios2_qsys_0|M_rot_lut0[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(4),
	combout => \inst|nios2_qsys_0|M_rot_lut0[4]~3_combout\);

-- Location: LCCOMB_X31_Y11_N28
\inst|nios2_qsys_0|M_shift_rot_result[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[4]~26_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut0[4]~3_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[4]~5_combout\);

-- Location: FF_X31_Y11_N29
\inst|nios2_qsys_0|M_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[4]~5_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[4]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(4));

-- Location: LCCOMB_X31_Y11_N14
\inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(4),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~18_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_result\(4),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\);

-- Location: FF_X31_Y11_N15
\inst|nios2_qsys_0|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(4));

-- Location: LCCOMB_X34_Y10_N0
\inst|nios2_qsys_0|E_src2_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(4),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[4]~5_combout\);

-- Location: FF_X34_Y10_N1
\inst|nios2_qsys_0|E_src2_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[4]~5_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(4));

-- Location: LCCOMB_X34_Y10_N16
\inst|nios2_qsys_0|E_st_data[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(3),
	datab => \inst|nios2_qsys_0|E_src2_prelim\(4),
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(12),
	combout => \inst|nios2_qsys_0|E_st_data[28]~28_combout\);

-- Location: LCCOMB_X34_Y10_N30
\inst|nios2_qsys_0|E_st_data[28]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(3),
	combout => \inst|nios2_qsys_0|E_st_data[28]~44_combout\);

-- Location: LCCOMB_X34_Y10_N10
\inst|nios2_qsys_0|E_st_data[28]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(4),
	datab => \inst|nios2_qsys_0|E_st_data[28]~28_combout\,
	datac => \inst|nios2_qsys_0|E_st_data[28]~44_combout\,
	datad => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_st_data[28]~29_combout\);

-- Location: LCCOMB_X34_Y10_N26
\inst|nios2_qsys_0|E_st_data[28]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_st_data[28]~29_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(4),
	datad => \inst|nios2_qsys_0|E_src2_prelim\(28),
	combout => \inst|nios2_qsys_0|E_st_data[28]~30_combout\);

-- Location: FF_X34_Y10_N27
\inst|nios2_qsys_0|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_st_data[28]~30_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(28));

-- Location: LCCOMB_X23_Y24_N2
\inst|mm_interconnect_0|cmd_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\inst|nios2_qsys_0|M_st_data\(28) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(28),
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X25_Y22_N16
\inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- (((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(31),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10_combout\);

-- Location: LCCOMB_X25_Y22_N28
\inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10_combout\) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11_combout\);

-- Location: FF_X25_Y22_N29
\inst|nios2_qsys_0|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(31));

-- Location: LCCOMB_X28_Y12_N2
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(31),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(15),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0_combout\);

-- Location: FF_X28_Y12_N3
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(15));

-- Location: LCCOMB_X37_Y12_N30
\inst|nios2_qsys_0|M_wr_data_unfiltered[15]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datab => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(15),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_alu_result\(15),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~28_combout\);

-- Location: LCCOMB_X30_Y8_N4
\inst|nios2_qsys_0|M_rot[15]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_rot[31]~40_combout\,
	datac => \inst|nios2_qsys_0|M_rot[31]~39_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[15]~41_combout\);

-- Location: LCCOMB_X31_Y8_N10
\inst|nios2_qsys_0|M_rot_lut1[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_mask\(7),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[7]~5_combout\);

-- Location: LCCOMB_X31_Y8_N30
\inst|nios2_qsys_0|M_shift_rot_result[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[15]~41_combout\,
	datad => \inst|nios2_qsys_0|M_rot_lut1[7]~5_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[15]~0_combout\);

-- Location: FF_X31_Y8_N31
\inst|nios2_qsys_0|M_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[15]~0_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[15]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(15));

-- Location: LCCOMB_X36_Y8_N6
\inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~28_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(15),
	datad => \inst|nios2_qsys_0|M_mul_result\(15),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\);

-- Location: FF_X36_Y8_N7
\inst|nios2_qsys_0|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(15));

-- Location: LCCOMB_X34_Y11_N24
\inst|nios2_qsys_0|E_src2_prelim[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_wr_data\(15),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src2_prelim[15]~0_combout\);

-- Location: FF_X34_Y11_N25
\inst|nios2_qsys_0|E_src2_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[15]~0_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(15));

-- Location: LCCOMB_X34_Y14_N8
\inst|nios2_qsys_0|E_stw_data[15]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(15),
	datac => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29_combout\,
	combout => \inst|nios2_qsys_0|E_stw_data[15]~7_combout\);

-- Location: FF_X34_Y14_N11
\inst|nios2_qsys_0|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[15]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|E_stw_data[15]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(15));

-- Location: LCCOMB_X23_Y20_N12
\inst|mm_interconnect_0|cmd_mux_003|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|nios2_qsys_0|M_st_data\(15),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\);

-- Location: FF_X23_Y20_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(15));

-- Location: LCCOMB_X24_Y20_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(15),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0_combout\);

-- Location: FF_X24_Y20_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(15));

-- Location: FF_X24_Y17_N17
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y17_N16
\inst|mm_interconnect_0|rsp_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(15) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(15),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X24_Y17_N28
\inst|mm_interconnect_0|rsp_mux|src_data[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[15]~10_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[15]~10_combout\);

-- Location: LCCOMB_X24_Y17_N20
\inst|mm_interconnect_0|rsp_mux|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(15) = (\inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[15]~10_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[15]~10_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(15));

-- Location: FF_X24_Y17_N21
\inst|nios2_qsys_0|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(15));

-- Location: LCCOMB_X34_Y16_N16
\inst|nios2_qsys_0|F_iw[22]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2_qsys_0|F_iw[22]~13_combout\);

-- Location: FF_X34_Y16_N17
\inst|nios2_qsys_0|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[22]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X34_Y16_N22
\inst|nios2_qsys_0|D_dst_regnum[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(22),
	datac => \inst|nios2_qsys_0|D_iw\(17),
	datad => \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	combout => \inst|nios2_qsys_0|D_dst_regnum[0]~6_combout\);

-- Location: FF_X34_Y16_N23
\inst|nios2_qsys_0|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_dst_regnum[0]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_dst_regnum\(0));

-- Location: FF_X34_Y16_N27
\inst|nios2_qsys_0|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_dst_regnum\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_dst_regnum\(0));

-- Location: FF_X36_Y9_N29
\inst|nios2_qsys_0|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_wr_data\(0));

-- Location: LCCOMB_X38_Y8_N28
\inst|nios2_qsys_0|E_src1_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|nios2_qsys_0|W_wr_data\(0),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[0]~1_combout\);

-- Location: FF_X38_Y8_N29
\inst|nios2_qsys_0|E_src1_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[0]~1_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(0));

-- Location: LCCOMB_X38_Y8_N16
\inst|nios2_qsys_0|M_mul_src1_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(0),
	combout => \inst|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\);

-- Location: LCCOMB_X41_Y7_N2
\inst|nios2_qsys_0|M_mul_partial_prod[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	combout => \inst|nios2_qsys_0|M_mul_partial_prod[11]~feeder_combout\);

-- Location: FF_X41_Y7_N3
\inst|nios2_qsys_0|M_mul_partial_prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_partial_prod[11]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_partial_prod\(11));

-- Location: FF_X40_Y7_N23
\inst|nios2_qsys_0|M_mul_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_mul_result[11]~54_combout\,
	asdata => \inst|nios2_qsys_0|M_mul_partial_prod\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_mul_result\(11));

-- Location: LCCOMB_X29_Y7_N18
\inst|nios2_qsys_0|M_rot_lut1[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_mask\(3),
	datad => \inst|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst|nios2_qsys_0|M_rot_lut1[3]~1_combout\);

-- Location: LCCOMB_X30_Y9_N8
\inst|nios2_qsys_0|M_rot[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot[27]~4_combout\,
	datac => \inst|nios2_qsys_0|M_rot[27]~3_combout\,
	datad => \inst|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst|nios2_qsys_0|M_rot[11]~5_combout\);

-- Location: LCCOMB_X30_Y9_N16
\inst|nios2_qsys_0|M_shift_rot_result[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst|nios2_qsys_0|M_rot_lut1[3]~1_combout\,
	datac => \inst|nios2_qsys_0|M_rot[11]~5_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[11]~12_combout\);

-- Location: FF_X30_Y9_N17
\inst|nios2_qsys_0|M_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[11]~12_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[11]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(11));

-- Location: FF_X28_Y12_N11
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\,
	asdata => \inst|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(11));

-- Location: LCCOMB_X28_Y12_N28
\inst|nios2_qsys_0|M_wr_data_unfiltered[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(11),
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datad => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(11),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~4_combout\);

-- Location: LCCOMB_X35_Y13_N26
\inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_mul_result\(11),
	datac => \inst|nios2_qsys_0|M_shift_rot_result\(11),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~4_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\);

-- Location: LCCOMB_X38_Y8_N8
\inst|nios2_qsys_0|E_src1[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5_combout\,
	datad => \inst|nios2_qsys_0|E_src1_prelim\(11),
	combout => \inst|nios2_qsys_0|E_src1[11]~1_combout\);

-- Location: LCCOMB_X41_Y16_N14
\inst|nios2_qsys_0|E_alu_result[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|E_src1[11]~1_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[11]~13_combout\);

-- Location: FF_X41_Y20_N23
\inst|nios2_qsys_0|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(9));

-- Location: LCCOMB_X41_Y16_N0
\inst|nios2_qsys_0|D_extra_pc[9]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(21),
	datab => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(9),
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_pc_plus_one\(9),
	combout => \inst|nios2_qsys_0|D_extra_pc[9]~4_combout\);

-- Location: FF_X41_Y16_N1
\inst|nios2_qsys_0|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[9]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(9));

-- Location: LCCOMB_X41_Y16_N24
\inst|nios2_qsys_0|E_alu_result[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|E_alu_result[11]~13_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(9),
	combout => \inst|nios2_qsys_0|E_alu_result[11]~14_combout\);

-- Location: LCCOMB_X37_Y12_N20
\inst|nios2_qsys_0|E_alu_result[11]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~24_combout\,
	datad => \inst|nios2_qsys_0|E_alu_result[11]~14_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[11]~15_combout\);

-- Location: FF_X37_Y12_N21
\inst|nios2_qsys_0|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[11]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(11));

-- Location: LCCOMB_X36_Y21_N0
\inst|mm_interconnect_0|router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal1~0_combout\ = (!\inst|nios2_qsys_0|M_alu_result\(13) & (\inst|nios2_qsys_0|M_alu_result\(15) & !\inst|nios2_qsys_0|M_alu_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(13),
	datab => \inst|nios2_qsys_0|M_alu_result\(15),
	datad => \inst|nios2_qsys_0|M_alu_result\(14),
	combout => \inst|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X36_Y21_N26
\inst|mm_interconnect_0|router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal1~1_combout\ = ((\inst|nios2_qsys_0|M_alu_result\(12)) # (!\inst|mm_interconnect_0|router_001|Equal1~0_combout\)) # (!\inst|nios2_qsys_0|M_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(11),
	datac => \inst|nios2_qsys_0|M_alu_result\(12),
	datad => \inst|mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \inst|mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y18_N20
\inst|mm_interconnect_0|cmd_demux_001|src0_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ = (!\inst|mm_interconnect_0|router_001|Equal1~1_combout\ & ((\inst|nios2_qsys_0|d_write~q\) # ((!\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \inst|nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\);

-- Location: LCCOMB_X24_Y21_N6
\inst|mm_interconnect_0|cmd_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = !\inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X24_Y21_N7
\inst|mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: LCCOMB_X27_Y21_N16
\inst|mm_interconnect_0|cmd_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|update_grant~0_combout\ = (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1)) # (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst|mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y21_N8
\inst|mm_interconnect_0|cmd_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\ = (\inst|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ((\inst|mm_interconnect_0|cmd_mux|update_grant~0_combout\))) # (!\inst|mm_interconnect_0|cmd_mux|WideOr1~combout\ & 
-- (!\inst|mm_interconnect_0|cmd_mux|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|packet_in_progress~q\,
	datac => \inst|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\);

-- Location: LCCOMB_X27_Y24_N24
\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\ & ((\inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\) # (\inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X27_Y24_N21
\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X27_Y24_N14
\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = !\inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X27_Y24_N15
\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X27_Y24_N16
\inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & ((\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)) # ((!\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0) & 
-- !\inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datab => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	datac => \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\);

-- Location: FF_X27_Y24_N17
\inst|mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: LCCOMB_X27_Y24_N18
\inst|mm_interconnect_0|cmd_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|WideOr1~combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\)))) # (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|WideOr1~combout\);

-- Location: LCCOMB_X27_Y21_N28
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datad => \inst|nios2_qsys_0|d_write~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X27_Y21_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~1_combout\);

-- Location: FF_X27_Y21_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\);

-- Location: LCCOMB_X38_Y16_N4
\inst|mm_interconnect_0|cmd_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_payload~1_combout\ = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|hbreak_enabled~q\,
	combout => \inst|mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: FF_X38_Y16_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X38_Y16_N14
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|debugaccess~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X27_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X28_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(3),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X28_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X35_Y20_N14
\inst|nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_stall~combout\,
	datab => \inst|nios2_qsys_0|E_valid~0_combout\,
	datac => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datad => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	combout => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X28_Y22_N8
\inst|nios2_qsys_0|wait_for_one_post_bret_inst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	combout => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X28_Y22_N9
\inst|nios2_qsys_0|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X29_Y22_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X29_Y22_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X29_Y22_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X30_Y22_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X29_Y22_N17
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X35_Y19_N24
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~feeder_combout\);

-- Location: FF_X35_Y19_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(0));

-- Location: LCCOMB_X36_Y19_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~feeder_combout\);

-- Location: FF_X36_Y19_N27
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(0));

-- Location: LCCOMB_X36_Y19_N0
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1\(0),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0\(0),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break_hit~0_combout\);

-- Location: FF_X36_Y19_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break_hit~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break~q\);

-- Location: LCCOMB_X35_Y20_N10
\inst|nios2_qsys_0|hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break~q\,
	combout => \inst|nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X35_Y20_N8
\inst|nios2_qsys_0|hbreak_req~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	datac => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datad => \inst|nios2_qsys_0|hbreak_req~0_combout\,
	combout => \inst|nios2_qsys_0|hbreak_req~1_combout\);

-- Location: LCCOMB_X35_Y20_N30
\inst|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datab => \inst|nios2_qsys_0|hbreak_req~1_combout\,
	datac => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst|nios2_qsys_0|E_valid~0_combout\,
	combout => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout\);

-- Location: FF_X35_Y20_N31
\inst|nios2_qsys_0|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X38_Y16_N18
\inst|nios2_qsys_0|F_iw[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datab => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[14]~11_combout\);

-- Location: FF_X38_Y16_N19
\inst|nios2_qsys_0|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[14]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(14));

-- Location: LCCOMB_X36_Y15_N4
\inst|nios2_qsys_0|D_compare_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal4~3_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(3),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_compare_op[0]~1_combout\);

-- Location: FF_X36_Y15_N5
\inst|nios2_qsys_0|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_compare_op[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_compare_op\(0));

-- Location: LCCOMB_X38_Y9_N14
\inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|E_src1[0]~12_combout\,
	datad => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	combout => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0_combout\);

-- Location: LCCOMB_X40_Y15_N12
\inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0_combout\,
	combout => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\);

-- Location: LCCOMB_X37_Y15_N20
\inst|nios2_qsys_0|Equal4~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~9_combout\);

-- Location: LCCOMB_X37_Y15_N14
\inst|nios2_qsys_0|Equal4~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~6_combout\);

-- Location: LCCOMB_X37_Y15_N28
\inst|nios2_qsys_0|Equal4~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~5_combout\);

-- Location: LCCOMB_X37_Y15_N22
\inst|nios2_qsys_0|D_ctrl_cmp~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal4~9_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(5),
	datac => \inst|nios2_qsys_0|Equal4~6_combout\,
	datad => \inst|nios2_qsys_0|Equal4~5_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_cmp~2_combout\);

-- Location: LCCOMB_X37_Y15_N18
\inst|nios2_qsys_0|Equal4~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~8_combout\);

-- Location: LCCOMB_X37_Y16_N20
\inst|nios2_qsys_0|D_ctrl_cmp~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_cmp~2_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(5),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|Equal4~8_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_cmp~3_combout\);

-- Location: LCCOMB_X36_Y15_N16
\inst|nios2_qsys_0|D_ctrl_cmp~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_cmp~3_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_cmp~4_combout\);

-- Location: FF_X36_Y15_N17
\inst|nios2_qsys_0|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_cmp~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_cmp~q\);

-- Location: LCCOMB_X27_Y22_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata\(0),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X27_Y22_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: FF_X40_Y17_N27
\inst|nios2_qsys_0|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(6));

-- Location: LCCOMB_X39_Y15_N4
\inst|nios2_qsys_0|Equal107~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(11),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|Equal107~0_combout\);

-- Location: LCCOMB_X39_Y15_N22
\inst|nios2_qsys_0|E_ctrl_wrctl_inst_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst|nios2_qsys_0|Equal107~0_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|E_ctrl_wrctl_inst_nxt~combout\);

-- Location: FF_X39_Y15_N23
\inst|nios2_qsys_0|E_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_ctrl_wrctl_inst_nxt~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_wrctl_inst~q\);

-- Location: FF_X40_Y17_N15
\inst|nios2_qsys_0|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(8));

-- Location: FF_X40_Y17_N13
\inst|nios2_qsys_0|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(7));

-- Location: LCCOMB_X40_Y17_N14
\inst|nios2_qsys_0|M_ienable_reg_irq0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(6),
	datab => \inst|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	datac => \inst|nios2_qsys_0|E_iw\(8),
	datad => \inst|nios2_qsys_0|E_iw\(7),
	combout => \inst|nios2_qsys_0|M_ienable_reg_irq0~0_combout\);

-- Location: LCCOMB_X41_Y15_N4
\inst|nios2_qsys_0|M_ienable_reg_irq0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\,
	datab => \inst|nios2_qsys_0|M_ienable_reg_irq0~0_combout\,
	datac => \inst|nios2_qsys_0|M_ienable_reg_irq0~q\,
	datad => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	combout => \inst|nios2_qsys_0|M_ienable_reg_irq0~1_combout\);

-- Location: FF_X41_Y15_N5
\inst|nios2_qsys_0|M_ienable_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_ienable_reg_irq0~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ienable_reg_irq0~q\);

-- Location: LCCOMB_X27_Y22_N26
\inst|nios2_qsys_0|M_ipending_reg_irq0_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|av_readdata[8]~0_combout\,
	datab => \inst|jtag_uart_0|av_readdata\(9),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst|nios2_qsys_0|M_ienable_reg_irq0~q\,
	combout => \inst|nios2_qsys_0|M_ipending_reg_irq0_nxt~0_combout\);

-- Location: FF_X27_Y22_N27
\inst|nios2_qsys_0|M_ipending_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_ipending_reg_irq0_nxt~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ipending_reg_irq0~q\);

-- Location: LCCOMB_X40_Y17_N12
\inst|nios2_qsys_0|E_wrctl_bstatus\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(6),
	datab => \inst|nios2_qsys_0|E_iw\(8),
	datac => \inst|nios2_qsys_0|E_iw\(7),
	datad => \inst|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	combout => \inst|nios2_qsys_0|E_wrctl_bstatus~combout\);

-- Location: LCCOMB_X41_Y15_N16
\inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_bstatus_reg_pie~q\,
	datab => \inst|nios2_qsys_0|M_status_reg_pie~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst|nios2_qsys_0|E_wrctl_bstatus~combout\,
	combout => \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X41_Y15_N18
\inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	datab => \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst|nios2_qsys_0|E_wrctl_bstatus~combout\,
	combout => \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X41_Y15_N19
\inst|nios2_qsys_0|M_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_bstatus_reg_pie~q\);

-- Location: LCCOMB_X40_Y15_N4
\inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_ienable_reg_irq0~q\,
	datab => \inst|nios2_qsys_0|D_iw\(6),
	datac => \inst|nios2_qsys_0|D_iw\(7),
	datad => \inst|nios2_qsys_0|M_bstatus_reg_pie~q\,
	combout => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X40_Y15_N22
\inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_status_reg_pie~q\,
	datab => \inst|nios2_qsys_0|M_ipending_reg_irq0~q\,
	datac => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(8),
	combout => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCCOMB_X40_Y17_N26
\inst|nios2_qsys_0|E_wrctl_estatus\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	datab => \inst|nios2_qsys_0|E_iw\(8),
	datac => \inst|nios2_qsys_0|E_iw\(6),
	datad => \inst|nios2_qsys_0|E_iw\(7),
	combout => \inst|nios2_qsys_0|E_wrctl_estatus~combout\);

-- Location: LCCOMB_X41_Y15_N6
\inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	datac => \inst|nios2_qsys_0|E_wrctl_estatus~combout\,
	datad => \inst|nios2_qsys_0|M_estatus_reg_pie~q\,
	combout => \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X41_Y15_N24
\inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datab => \inst|nios2_qsys_0|M_status_reg_pie~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0_combout\,
	combout => \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X41_Y15_N25
\inst|nios2_qsys_0|M_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_estatus_reg_pie~q\);

-- Location: LCCOMB_X40_Y15_N14
\inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1_combout\,
	datab => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(7),
	datad => \inst|nios2_qsys_0|M_estatus_reg_pie~q\,
	combout => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: FF_X40_Y15_N15
\inst|nios2_qsys_0|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_control_reg_rddata\(0));

-- Location: LCCOMB_X39_Y14_N0
\inst|nios2_qsys_0|Equal107~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|Equal107~1_combout\);

-- Location: LCCOMB_X39_Y15_N2
\inst|nios2_qsys_0|D_op_rdctl\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst|nios2_qsys_0|Equal107~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_op_rdctl~combout\);

-- Location: FF_X39_Y15_N3
\inst|nios2_qsys_0|E_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_op_rdctl~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X40_Y15_N24
\inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_control_reg_rddata\(0),
	datad => \inst|nios2_qsys_0|E_ctrl_rdctl_inst~q\,
	combout => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\);

-- Location: LCCOMB_X40_Y15_N2
\inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_cmp~q\,
	datac => \inst|nios2_qsys_0|E_br_result~0_combout\,
	datad => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\,
	combout => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\);

-- Location: FF_X40_Y15_N3
\inst|nios2_qsys_0|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(0));

-- Location: LCCOMB_X29_Y7_N6
\inst|nios2_qsys_0|M_rot_lut0[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_rot_sel_fill0~q\,
	datad => \inst|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst|nios2_qsys_0|M_rot_lut0[0]~7_combout\);

-- Location: LCCOMB_X30_Y9_N20
\inst|nios2_qsys_0|M_rot[0]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_rn\(4),
	datab => \inst|nios2_qsys_0|M_rot[16]~37_combout\,
	datad => \inst|nios2_qsys_0|M_rot[16]~36_combout\,
	combout => \inst|nios2_qsys_0|M_rot[0]~38_combout\);

-- Location: LCCOMB_X31_Y11_N2
\inst|nios2_qsys_0|M_shift_rot_result[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_rot_lut0[0]~7_combout\,
	datab => \inst|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst|nios2_qsys_0|M_rot[0]~38_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_result[0]~1_combout\);

-- Location: FF_X31_Y11_N3
\inst|nios2_qsys_0|M_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_result[0]~1_combout\,
	asdata => \inst|nios2_qsys_0|M_rot[0]~38_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_rot_pass0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_result\(0));

-- Location: LCCOMB_X36_Y9_N10
\inst|nios2_qsys_0|M_wr_data_unfiltered[0]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(0),
	datab => \inst|nios2_qsys_0|M_shift_rot_result\(0),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~26_combout\);

-- Location: LCCOMB_X17_Y23_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0_combout\);

-- Location: FF_X17_Y23_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|start_single\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\);

-- Location: LCCOMB_X17_Y23_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ & ((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\) # ((\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\) # 
-- (\inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\);

-- Location: LCCOMB_X23_Y18_N4
\inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0_combout\ = (!\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\) # 
-- (\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0_combout\);

-- Location: FF_X23_Y18_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~q\);

-- Location: LCCOMB_X18_Y16_N22
\inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\) # (\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\);

-- Location: LCCOMB_X18_Y16_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & (!\inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & 
-- (((!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0_combout\);

-- Location: LCCOMB_X19_Y16_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0_combout\);

-- Location: FF_X19_Y16_N19
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\);

-- Location: LCCOMB_X19_Y16_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0_combout\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & 
-- ((!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0_combout\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\);

-- Location: LCCOMB_X19_Y16_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~q\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2_combout\);

-- Location: FF_X19_Y16_N25
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\);

-- Location: LCCOMB_X10_Y10_N4
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\);

-- Location: LCCOMB_X10_Y10_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~6\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\);

-- Location: LCCOMB_X11_Y10_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93_combout\);

-- Location: LCCOMB_X18_Y16_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\);

-- Location: FF_X11_Y10_N25
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3));

-- Location: LCCOMB_X10_Y10_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~8\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\);

-- Location: LCCOMB_X11_Y10_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92_combout\);

-- Location: FF_X11_Y10_N13
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4));

-- Location: LCCOMB_X10_Y10_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~10\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\);

-- Location: LCCOMB_X11_Y10_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91_combout\);

-- Location: FF_X11_Y10_N3
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5));

-- Location: LCCOMB_X10_Y10_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~12\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\);

-- Location: LCCOMB_X11_Y10_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90_combout\);

-- Location: FF_X11_Y10_N1
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6));

-- Location: LCCOMB_X10_Y10_N14
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~14\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\);

-- Location: LCCOMB_X11_Y10_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89_combout\);

-- Location: FF_X11_Y10_N7
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7));

-- Location: LCCOMB_X11_Y10_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(4),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(6),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(5),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(7),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8_combout\);

-- Location: LCCOMB_X10_Y10_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~16\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\);

-- Location: LCCOMB_X10_Y11_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88_combout\);

-- Location: FF_X10_Y11_N3
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8));

-- Location: LCCOMB_X10_Y10_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~18\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\);

-- Location: LCCOMB_X10_Y11_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87_combout\);

-- Location: FF_X10_Y11_N17
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9));

-- Location: LCCOMB_X10_Y10_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~20\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\);

-- Location: LCCOMB_X10_Y11_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86_combout\);

-- Location: FF_X10_Y11_N31
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10));

-- Location: LCCOMB_X10_Y10_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~22\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\);

-- Location: LCCOMB_X10_Y11_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85_combout\);

-- Location: FF_X10_Y11_N21
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11));

-- Location: LCCOMB_X10_Y11_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(8),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(11),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(10),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(9),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6_combout\);

-- Location: LCCOMB_X10_Y10_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~24\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\);

-- Location: LCCOMB_X11_Y10_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84_combout\);

-- Location: FF_X11_Y10_N9
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12));

-- Location: LCCOMB_X10_Y10_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~26\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\);

-- Location: LCCOMB_X11_Y10_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83_combout\);

-- Location: FF_X11_Y10_N31
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13));

-- Location: LCCOMB_X10_Y10_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~28\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\);

-- Location: LCCOMB_X11_Y10_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82_combout\);

-- Location: FF_X11_Y10_N21
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14));

-- Location: LCCOMB_X10_Y10_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~30\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\);

-- Location: LCCOMB_X11_Y10_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81_combout\);

-- Location: FF_X11_Y10_N27
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15));

-- Location: LCCOMB_X11_Y10_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(15),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(12),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(13),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(14),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5_combout\);

-- Location: LCCOMB_X11_Y10_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6_combout\ & \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7_combout\);

-- Location: LCCOMB_X10_Y9_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~32\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\);

-- Location: LCCOMB_X9_Y9_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80_combout\);

-- Location: FF_X9_Y9_N27
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16));

-- Location: LCCOMB_X10_Y9_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~34\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\);

-- Location: LCCOMB_X9_Y9_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79_combout\);

-- Location: FF_X9_Y9_N1
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17));

-- Location: LCCOMB_X10_Y9_N4
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~36\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\);

-- Location: LCCOMB_X9_Y9_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78_combout\);

-- Location: FF_X9_Y9_N23
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18));

-- Location: LCCOMB_X10_Y9_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~38\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\);

-- Location: LCCOMB_X9_Y9_N4
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77_combout\);

-- Location: FF_X9_Y9_N5
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19));

-- Location: LCCOMB_X10_Y9_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~40\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\);

-- Location: LCCOMB_X9_Y9_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76_combout\);

-- Location: FF_X9_Y9_N17
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20));

-- Location: LCCOMB_X10_Y9_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~42\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\);

-- Location: LCCOMB_X9_Y9_N14
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75_combout\);

-- Location: FF_X9_Y9_N15
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21));

-- Location: LCCOMB_X10_Y9_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~44\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\);

-- Location: LCCOMB_X9_Y9_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74_combout\);

-- Location: FF_X9_Y9_N21
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22));

-- Location: LCCOMB_X10_Y9_N14
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~46\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\);

-- Location: LCCOMB_X9_Y9_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73_combout\);

-- Location: FF_X9_Y9_N3
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23));

-- Location: LCCOMB_X9_Y9_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(20),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(23),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(21),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(22),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y9_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(18),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(17),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(19),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(16),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3_combout\);

-- Location: LCCOMB_X10_Y9_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~48\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\);

-- Location: LCCOMB_X9_Y9_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72_combout\);

-- Location: FF_X9_Y9_N7
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24));

-- Location: LCCOMB_X10_Y9_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~50\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\);

-- Location: LCCOMB_X9_Y9_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71_combout\);

-- Location: FF_X9_Y9_N13
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25));

-- Location: LCCOMB_X10_Y9_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~52\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\);

-- Location: LCCOMB_X9_Y9_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70_combout\);

-- Location: FF_X9_Y9_N19
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26));

-- Location: LCCOMB_X10_Y9_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~54\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\);

-- Location: LCCOMB_X9_Y9_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69_combout\);

-- Location: FF_X9_Y9_N25
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27));

-- Location: LCCOMB_X9_Y9_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(24),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(26),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(27),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(25),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1_combout\);

-- Location: LCCOMB_X10_Y9_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~56\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\);

-- Location: LCCOMB_X10_Y11_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68_combout\);

-- Location: FF_X10_Y11_N9
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28));

-- Location: LCCOMB_X10_Y9_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~58\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\);

-- Location: LCCOMB_X10_Y11_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67_combout\);

-- Location: FF_X10_Y11_N7
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29));

-- Location: LCCOMB_X10_Y9_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30) & (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\ $ (GND))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\ & VCC))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~62\ = CARRY((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~60\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~62\);

-- Location: LCCOMB_X10_Y11_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66_combout\);

-- Location: FF_X10_Y11_N13
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30));

-- Location: LCCOMB_X10_Y9_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63_combout\ = \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~62\ $ (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(31),
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~62\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63_combout\);

-- Location: LCCOMB_X10_Y11_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65_combout\);

-- Location: FF_X10_Y11_N19
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(31));

-- Location: LCCOMB_X10_Y11_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(31) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28) & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(30),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(31),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(28),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(29),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0_combout\);

-- Location: LCCOMB_X9_Y9_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1_combout\ & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4_combout\);

-- Location: LCCOMB_X11_Y10_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4_combout\ & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(3),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\);

-- Location: LCCOMB_X11_Y9_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\);

-- Location: LCCOMB_X10_Y10_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0_combout\ = \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) $ (VCC)
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\ = CARRY(\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datad => VCC,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\);

-- Location: LCCOMB_X10_Y11_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94_combout\);

-- Location: FF_X10_Y11_N23
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0));

-- Location: LCCOMB_X10_Y10_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\) # (GND)))
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\ = CARRY((!\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~1\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~3\);

-- Location: LCCOMB_X10_Y11_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4_combout\);

-- Location: FF_X10_Y11_N25
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1));

-- Location: LCCOMB_X10_Y11_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95_combout\);

-- Location: FF_X10_Y11_N1
\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2));

-- Location: LCCOMB_X11_Y9_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\);

-- Location: LCCOMB_X18_Y16_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & (!\inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\)) 
-- # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0_combout\);

-- Location: LCCOMB_X18_Y16_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0_combout\) # ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\);

-- Location: LCCOMB_X18_Y16_N4
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & 
-- ((!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\);

-- Location: LCCOMB_X19_Y16_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~q\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1_combout\);

-- Location: FF_X19_Y16_N23
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\);

-- Location: LCCOMB_X19_Y16_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\) # ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5_combout\);

-- Location: LCCOMB_X18_Y16_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\ = ((\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\ & \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5_combout\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\);

-- Location: LCCOMB_X19_Y17_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\);

-- Location: LCCOMB_X18_Y16_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0_combout\ = ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ & !\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\)) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0_combout\);

-- Location: LCCOMB_X18_Y16_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\ & 
-- (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0_combout\ & \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1_combout\);

-- Location: FF_X18_Y16_N7
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\);

-- Location: LCCOMB_X18_Y16_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\ & \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\);

-- Location: LCCOMB_X18_Y16_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\) # ((\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1_combout\);

-- Location: FF_X18_Y16_N3
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\);

-- Location: LCCOMB_X17_Y23_N4
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\) # ((\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\) # 
-- (\inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\);

-- Location: FF_X23_Y18_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(0));

-- Location: LCCOMB_X23_Y18_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & (\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\)) # (!\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2_combout\);

-- Location: LCCOMB_X23_Y18_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\) # ((\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\) # (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) $ 
-- (!\inst|mm_interconnect_0|cmd_mux_003|src_data\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\);

-- Location: LCCOMB_X23_Y18_N14
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(0) & ((\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\) # ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(0),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2_combout\);

-- Location: LCCOMB_X23_Y18_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2_combout\) # ((\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2_combout\ & (\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\ & 
-- !\inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3_combout\);

-- Location: FF_X23_Y18_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(0));

-- Location: FF_X25_Y17_N25
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X27_Y22_N18
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\);

-- Location: LCCOMB_X26_Y22_N4
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X26_Y22_N5
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(0));

-- Location: FF_X26_Y18_N3
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y18_N28
\inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60_combout\ = (\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)) # ((\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60_combout\);

-- Location: LCCOMB_X20_Y16_N24
\inst|jtag_uart_0|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[0]~8_combout\ = (\inst|jtag_uart_0|read_0~q\ & ((\inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0)))) # (!\inst|jtag_uart_0|read_0~q\ & 
-- (\inst|jtag_uart_0|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|read_0~q\,
	datac => \inst|jtag_uart_0|ien_AF~q\,
	datad => \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	combout => \inst|jtag_uart_0|av_readdata[0]~8_combout\);

-- Location: FF_X20_Y16_N25
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[0]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y18_N18
\inst|mm_interconnect_0|rsp_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X25_Y17_N4
\inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60_combout\) # ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61_combout\);

-- Location: FF_X25_Y17_N5
\inst|nios2_qsys_0|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_readdata_d1\(0));

-- Location: LCCOMB_X27_Y12_N14
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_readdata_d1\(16),
	datab => \inst|nios2_qsys_0|d_readdata_d1\(0),
	datad => \inst|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]~1_combout\);

-- Location: FF_X27_Y12_N15
\inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]~1_combout\,
	asdata => \inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(0));

-- Location: LCCOMB_X36_Y9_N28
\inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~26_combout\,
	datab => \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~0_combout\,
	datac => \inst|nios2_qsys_0|av_ld_data_aligned_or_div\(0),
	datad => \inst|nios2_qsys_0|M_mul_result\(0),
	combout => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\);

-- Location: LCCOMB_X35_Y13_N24
\inst|nios2_qsys_0|E_src2_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst|nios2_qsys_0|W_wr_data\(7),
	combout => \inst|nios2_qsys_0|E_src2_prelim[7]~8_combout\);

-- Location: FF_X35_Y13_N25
\inst|nios2_qsys_0|E_src2_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[7]~8_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(7));

-- Location: LCCOMB_X38_Y11_N24
\inst|nios2_qsys_0|M_st_data[15]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_prelim\(7),
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[15]~7_combout\);

-- Location: FF_X38_Y11_N25
\inst|nios2_qsys_0|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[15]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(7));

-- Location: LCCOMB_X21_Y18_N16
\inst|mm_interconnect_0|cmd_mux_003|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\);

-- Location: FF_X21_Y18_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(7));

-- Location: LCCOMB_X24_Y20_N30
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(7),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0_combout\);

-- Location: FF_X24_Y20_N31
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(7));

-- Location: FF_X25_Y19_N5
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X25_Y19_N4
\inst|mm_interconnect_0|rsp_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(7) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X25_Y19_N18
\inst|mm_interconnect_0|rsp_mux|src_data[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[7]~38_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7))))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[7]~38_combout\);

-- Location: LCCOMB_X25_Y19_N28
\inst|mm_interconnect_0|rsp_mux|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(7) = (\inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[7]~38_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[7]~38_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(7));

-- Location: FF_X25_Y19_N29
\inst|nios2_qsys_0|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(7));

-- Location: LCCOMB_X32_Y16_N28
\inst|nios2_qsys_0|F_iw[19]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|nios2_qsys_0|F_iw[19]~31_combout\);

-- Location: FF_X32_Y16_N29
\inst|nios2_qsys_0|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[19]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(19));

-- Location: LCCOMB_X43_Y16_N20
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(11),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~24_combout\);

-- Location: LCCOMB_X43_Y16_N22
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[13]~15_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~24_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~25_combout\);

-- Location: LCCOMB_X43_Y16_N26
\inst|nios2_qsys_0|E_iw[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_iw\(17),
	combout => \inst|nios2_qsys_0|E_iw[17]~feeder_combout\);

-- Location: FF_X43_Y16_N27
\inst|nios2_qsys_0|E_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_iw[17]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(17));

-- Location: LCCOMB_X38_Y20_N12
\inst|nios2_qsys_0|E_pc[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(11),
	combout => \inst|nios2_qsys_0|E_pc[11]~feeder_combout\);

-- Location: FF_X38_Y20_N13
\inst|nios2_qsys_0|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[11]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(11));

-- Location: LCCOMB_X43_Y16_N2
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~25_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(17),
	datad => \inst|nios2_qsys_0|E_pc\(11),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~26_combout\);

-- Location: FF_X43_Y16_N3
\inst|nios2_qsys_0|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(11));

-- Location: LCCOMB_X38_Y20_N10
\inst|nios2_qsys_0|F_pc_nxt[11]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(11),
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[11]~2_combout\);

-- Location: LCCOMB_X38_Y20_N22
\inst|nios2_qsys_0|F_pc_nxt[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add1~4_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr\(11),
	datac => \inst|nios2_qsys_0|F_pc_nxt[11]~2_combout\,
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_pc_nxt[11]~3_combout\);

-- Location: FF_X38_Y20_N23
\inst|nios2_qsys_0|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_nxt[11]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(11));

-- Location: FF_X38_Y20_N11
\inst|nios2_qsys_0|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(11));

-- Location: FF_X34_Y24_N21
\inst|nios2_qsys_0|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_tag\(1));

-- Location: LCCOMB_X34_Y24_N8
\inst|mm_interconnect_0|router|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal2~0_combout\ = (!\inst|nios2_qsys_0|ic_fill_tag\(1) & (\inst|nios2_qsys_0|ic_fill_tag\(0) & (\inst|nios2_qsys_0|ic_fill_tag\(3) & !\inst|nios2_qsys_0|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_tag\(1),
	datab => \inst|nios2_qsys_0|ic_fill_tag\(0),
	datac => \inst|nios2_qsys_0|ic_fill_tag\(3),
	datad => \inst|nios2_qsys_0|ic_fill_tag\(2),
	combout => \inst|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y24_N16
\inst|mm_interconnect_0|router|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal3~0_combout\ = (\inst|nios2_qsys_0|ic_fill_line\(1) & (!\inst|nios2_qsys_0|ic_fill_ap_offset\(2) & (\inst|nios2_qsys_0|ic_fill_ap_offset\(1) & !\inst|nios2_qsys_0|ic_fill_line\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(1),
	datab => \inst|nios2_qsys_0|ic_fill_ap_offset\(2),
	datac => \inst|nios2_qsys_0|ic_fill_ap_offset\(1),
	datad => \inst|nios2_qsys_0|ic_fill_line\(0),
	combout => \inst|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X32_Y21_N0
\inst|mm_interconnect_0|router|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal3~1_combout\ = (\inst|mm_interconnect_0|router|Equal2~1_combout\ & (\inst|mm_interconnect_0|router|Equal2~0_combout\ & (!\inst|nios2_qsys_0|ic_fill_line\(2) & \inst|mm_interconnect_0|router|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \inst|mm_interconnect_0|router|Equal2~0_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_line\(2),
	datad => \inst|mm_interconnect_0|router|Equal3~0_combout\,
	combout => \inst|mm_interconnect_0|router|Equal3~1_combout\);

-- Location: LCCOMB_X32_Y21_N2
\inst|mm_interconnect_0|cmd_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = (!\inst|mm_interconnect_0|router|Equal2~3_combout\ & (!\inst|mm_interconnect_0|router|Equal3~1_combout\ & !\inst|mm_interconnect_0|router|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|router|Equal2~3_combout\,
	datac => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	datad => \inst|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: FF_X32_Y21_N3
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(1));

-- Location: LCCOMB_X32_Y21_N28
\inst|mm_interconnect_0|cmd_demux|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ = (\inst|nios2_qsys_0|i_read~q\ & (\inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(1)) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|i_read~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(1),
	datac => \inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\);

-- Location: LCCOMB_X28_Y24_N10
\inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum\(1) = \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) $ (\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ $ (((!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & 
-- !\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datab => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datad => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum\(1));

-- Location: LCCOMB_X28_Y24_N2
\inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~4_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & (((!\inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\ & !\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)) # 
-- (!\inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~4_combout\);

-- Location: FF_X28_Y24_N19
\inst|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X26_Y21_N18
\inst|mm_interconnect_0|cmd_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_st_data\(13),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X26_Y20_N2
\inst|mm_interconnect_0|rsp_mux|src_data[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\);

-- Location: LCCOMB_X26_Y20_N4
\inst|mm_interconnect_0|rsp_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(14) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(14),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X26_Y20_N18
\inst|mm_interconnect_0|rsp_mux|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(14) = (\inst|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(14));

-- Location: FF_X26_Y20_N19
\inst|nios2_qsys_0|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(14));

-- Location: LCCOMB_X36_Y15_N0
\inst|nios2_qsys_0|F_iw[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[15]~9_combout\);

-- Location: FF_X36_Y15_N1
\inst|nios2_qsys_0|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[15]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X36_Y15_N26
\inst|nios2_qsys_0|D_compare_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|Equal4~3_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(4),
	combout => \inst|nios2_qsys_0|D_compare_op[1]~0_combout\);

-- Location: FF_X36_Y15_N27
\inst|nios2_qsys_0|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_compare_op[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_compare_op\(1));

-- Location: LCCOMB_X36_Y8_N0
\inst|nios2_qsys_0|E_alu_result[4]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|E_compare_op\(0),
	datac => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst|nios2_qsys_0|E_src1[4]~8_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[4]~38_combout\);

-- Location: FF_X41_Y20_N9
\inst|nios2_qsys_0|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(2));

-- Location: LCCOMB_X41_Y19_N12
\inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~14\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~16\);

-- Location: FF_X41_Y19_N13
\inst|nios2_qsys_0|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X40_Y16_N20
\inst|nios2_qsys_0|D_extra_pc[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(2),
	datab => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(2),
	datac => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[2]~12_combout\);

-- Location: FF_X40_Y16_N21
\inst|nios2_qsys_0|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[2]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(2));

-- Location: LCCOMB_X36_Y8_N14
\inst|nios2_qsys_0|E_alu_result[4]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_extra_pc\(2),
	datab => \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~10_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[4]~37_combout\);

-- Location: LCCOMB_X36_Y8_N22
\inst|nios2_qsys_0|E_alu_result[4]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst|nios2_qsys_0|E_alu_result[4]~38_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result[4]~37_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[4]~39_combout\);

-- Location: FF_X36_Y8_N23
\inst|nios2_qsys_0|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[4]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(4));

-- Location: LCCOMB_X30_Y18_N20
\inst|mm_interconnect_0|cmd_mux_003|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) = (\inst|nios2_qsys_0|ic_fill_ap_offset\(2) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\inst|nios2_qsys_0|M_alu_result\(4) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\inst|nios2_qsys_0|ic_fill_ap_offset\(2) & (((\inst|nios2_qsys_0|M_alu_result\(4) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_ap_offset\(2),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|nios2_qsys_0|M_alu_result\(4),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40));

-- Location: LCCOMB_X19_Y23_N0
\inst|mm_interconnect_0|cmd_mux_003|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ = (\inst|nios2_qsys_0|M_st_data\(1) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\);

-- Location: LCCOMB_X19_Y23_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder_combout\);

-- Location: FF_X19_Y23_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(1));

-- Location: LCCOMB_X24_Y20_N22
\inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(1),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0_combout\);

-- Location: FF_X24_Y20_N23
\inst|lt24_ctrl_0|LT24_Slave_inst|read_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(1));

-- Location: FF_X25_Y19_N7
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|read_data\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y19_N6
\inst|mm_interconnect_0|rsp_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(1) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X25_Y19_N30
\inst|mm_interconnect_0|rsp_mux|src_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\);

-- Location: LCCOMB_X25_Y19_N24
\inst|mm_interconnect_0|rsp_mux|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(1) = (\inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datac => \inst|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(1));

-- Location: FF_X25_Y19_N25
\inst|nios2_qsys_0|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(1));

-- Location: LCCOMB_X25_Y17_N6
\inst|mm_interconnect_0|rsp_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(2) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y17_N14
\inst|mm_interconnect_0|rsp_mux|src_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[2]~0_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[2]~0_combout\);

-- Location: LCCOMB_X25_Y17_N20
\inst|mm_interconnect_0|rsp_mux|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(2) = (\inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[2]~0_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datac => \inst|mm_interconnect_0|rsp_mux|src_data[2]~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(2));

-- Location: FF_X25_Y17_N21
\inst|nios2_qsys_0|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(2));

-- Location: LCCOMB_X27_Y20_N12
\inst|mm_interconnect_0|rsp_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(3) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X27_Y20_N14
\inst|mm_interconnect_0|rsp_mux|src_data[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst|mm_interconnect_0|rsp_mux|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(3) = (\inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(3));

-- Location: FF_X27_Y20_N3
\inst|nios2_qsys_0|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(3));

-- Location: LCCOMB_X26_Y20_N6
\inst|mm_interconnect_0|rsp_mux|src_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\);

-- Location: LCCOMB_X26_Y20_N30
\inst|mm_interconnect_0|rsp_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(4) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst|mm_interconnect_0|rsp_mux|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(4) = (\inst|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datac => \inst|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(4));

-- Location: FF_X26_Y20_N27
\inst|nios2_qsys_0|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(4));

-- Location: LCCOMB_X26_Y19_N26
\inst|mm_interconnect_0|rsp_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(5) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X26_Y19_N2
\inst|mm_interconnect_0|rsp_mux|src_data[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\);

-- Location: LCCOMB_X26_Y19_N24
\inst|mm_interconnect_0|rsp_mux|src_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(5) = (\inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(5));

-- Location: FF_X26_Y19_N25
\inst|nios2_qsys_0|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(5));

-- Location: LCCOMB_X24_Y23_N20
\inst|mm_interconnect_0|rsp_mux|src_data[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[11]~6_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11))))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(11),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[11]~6_combout\);

-- Location: LCCOMB_X24_Y23_N2
\inst|mm_interconnect_0|rsp_mux|src_data[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[11]~7_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_data[11]~6_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_data[11]~6_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[11]~7_combout\);

-- Location: FF_X24_Y23_N3
\inst|nios2_qsys_0|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data[11]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(11));

-- Location: LCCOMB_X24_Y19_N24
\inst|mm_interconnect_0|rsp_mux|src_data[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[12]~8_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[12]~8_combout\);

-- Location: LCCOMB_X24_Y19_N12
\inst|mm_interconnect_0|rsp_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(12) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(12),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LCCOMB_X24_Y19_N20
\inst|mm_interconnect_0|rsp_mux|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(12) = (\inst|mm_interconnect_0|rsp_mux|src_data[12]~8_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[12]~8_combout\,
	datac => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(12));

-- Location: FF_X24_Y19_N21
\inst|nios2_qsys_0|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(12));

-- Location: LCCOMB_X25_Y18_N22
\inst|mm_interconnect_0|rsp_mux|src_data[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[16]~9_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[16]~9_combout\);

-- Location: LCCOMB_X25_Y18_N10
\inst|mm_interconnect_0|rsp_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(16) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(16),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X25_Y18_N28
\inst|mm_interconnect_0|rsp_mux|src_data[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(16) = (\inst|mm_interconnect_0|rsp_mux|src_data[16]~9_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_data[16]~9_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(16));

-- Location: FF_X25_Y18_N29
\inst|nios2_qsys_0|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(16));

-- Location: M9K_X33_Y18_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data_module:LT24_System_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y16_N24
\inst|nios2_qsys_0|F_iw[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[1]~2_combout\);

-- Location: FF_X38_Y16_N25
\inst|nios2_qsys_0|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X37_Y15_N8
\inst|nios2_qsys_0|D_ctrl_ld~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(0),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_ld~8_combout\);

-- Location: FF_X37_Y15_N9
\inst|nios2_qsys_0|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_ld~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_ld~q\);

-- Location: LCCOMB_X36_Y18_N2
\inst|nios2_qsys_0|d_read_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_read_nxt~0_combout\,
	datab => \inst|nios2_qsys_0|W_stall~combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_ld~q\,
	datad => \inst|nios2_qsys_0|E_valid~1_combout\,
	combout => \inst|nios2_qsys_0|d_read_nxt~combout\);

-- Location: FF_X36_Y18_N3
\inst|nios2_qsys_0|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|d_read_nxt~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_read~q\);

-- Location: LCCOMB_X32_Y18_N8
\inst|mm_interconnect_0|cmd_demux_001|src3_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\ = (\inst|mm_interconnect_0|router_001|Equal2~3_combout\ & ((\inst|nios2_qsys_0|d_write~q\) # ((!\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \inst|nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst|mm_interconnect_0|router_001|Equal2~3_combout\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\);

-- Location: LCCOMB_X31_Y18_N18
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ = !\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X30_Y18_N28
\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ = !\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\);

-- Location: FF_X30_Y18_N29
\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\);

-- Location: LCCOMB_X30_Y18_N6
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst|mm_interconnect_0|cmd_mux_003|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst|mm_interconnect_0|cmd_mux_003|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\)))) # (!\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (!\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ & ((\inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\) # 
-- (\inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X31_Y18_N19
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0));

-- Location: FF_X31_Y18_N25
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X30_Y18_N12
\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1)) # ((!\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0) 
-- & !\inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0_combout\);

-- Location: FF_X30_Y18_N13
\inst|mm_interconnect_0|cmd_mux_003|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1));

-- Location: FF_X25_Y18_N27
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q\);

-- Location: LCCOMB_X25_Y18_N26
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q\))) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X24_Y18_N28
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) 
-- # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X24_Y18_N22
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\ & (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X24_Y18_N23
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X24_Y18_N2
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X25_Y18_N17
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\);

-- Location: LCCOMB_X24_Y22_N6
\inst|mm_interconnect_0|rsp_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(10) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X24_Y22_N10
\inst|mm_interconnect_0|rsp_mux|src_data[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[10]~35_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10) & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10) & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[10]~35_combout\);

-- Location: LCCOMB_X24_Y22_N4
\inst|mm_interconnect_0|rsp_mux|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(10) = (\inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[10]~35_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	datab => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[10]~35_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(10));

-- Location: FF_X24_Y22_N5
\inst|nios2_qsys_0|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(10));

-- Location: FF_X41_Y19_N27
\inst|nios2_qsys_0|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(9));

-- Location: FF_X40_Y19_N11
\inst|nios2_qsys_0|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(9));

-- Location: LCCOMB_X41_Y16_N4
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(9),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0_combout\);

-- Location: LCCOMB_X40_Y19_N20
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[11]~1_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~1_combout\);

-- Location: LCCOMB_X40_Y19_N12
\inst|nios2_qsys_0|E_pc[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(9),
	combout => \inst|nios2_qsys_0|E_pc[9]~feeder_combout\);

-- Location: FF_X40_Y19_N13
\inst|nios2_qsys_0|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[9]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(9));

-- Location: FF_X40_Y19_N9
\inst|nios2_qsys_0|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(15));

-- Location: LCCOMB_X40_Y19_N2
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~1_combout\,
	datac => \inst|nios2_qsys_0|E_pc\(9),
	datad => \inst|nios2_qsys_0|E_iw\(15),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~2_combout\);

-- Location: FF_X40_Y19_N3
\inst|nios2_qsys_0|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X40_Y19_N10
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(9),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(9),
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~1_combout\);

-- Location: LCCOMB_X40_Y19_N14
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(9),
	datac => \inst|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout\);

-- Location: FF_X41_Y19_N25
\inst|nios2_qsys_0|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X41_Y16_N22
\inst|nios2_qsys_0|E_pc[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(8),
	combout => \inst|nios2_qsys_0|E_pc[8]~feeder_combout\);

-- Location: FF_X41_Y16_N23
\inst|nios2_qsys_0|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[8]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(8));

-- Location: FF_X41_Y16_N21
\inst|nios2_qsys_0|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(14));

-- Location: LCCOMB_X41_Y16_N12
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_extra_pc\(8),
	datad => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~21_combout\);

-- Location: LCCOMB_X41_Y16_N20
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(14),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~21_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~22_combout\);

-- Location: LCCOMB_X41_Y16_N18
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[10]~2_combout\,
	datab => \inst|nios2_qsys_0|E_pc\(8),
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~22_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~23_combout\);

-- Location: FF_X41_Y16_N19
\inst|nios2_qsys_0|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X41_Y16_N30
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~13_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(8),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(8),
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\);

-- Location: FF_X41_Y16_N31
\inst|nios2_qsys_0|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(8));

-- Location: FF_X41_Y16_N17
\inst|nios2_qsys_0|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(8));

-- Location: LCCOMB_X34_Y22_N8
\inst|nios2_qsys_0|ic_tag_wraddress[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc\(8),
	datac => \inst|nios2_qsys_0|ic_fill_line\(5),
	datad => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X34_Y22_N9
\inst|nios2_qsys_0|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(5));

-- Location: LCCOMB_X35_Y14_N16
\inst|nios2_qsys_0|F_iw[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[2]~0_combout\);

-- Location: FF_X35_Y14_N17
\inst|nios2_qsys_0|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[2]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X38_Y15_N18
\inst|nios2_qsys_0|Equal4~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~1_combout\);

-- Location: LCCOMB_X38_Y15_N24
\inst|nios2_qsys_0|Equal4~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|Equal4~1_combout\,
	combout => \inst|nios2_qsys_0|Equal4~3_combout\);

-- Location: LCCOMB_X36_Y15_N18
\inst|nios2_qsys_0|D_ctrl_jmp_indirect~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(12),
	datab => \inst|nios2_qsys_0|D_iw\(11),
	datac => \inst|nios2_qsys_0|Equal4~3_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(16),
	combout => \inst|nios2_qsys_0|D_ctrl_jmp_indirect~3_combout\);

-- Location: FF_X36_Y15_N19
\inst|nios2_qsys_0|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_jmp_indirect~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X38_Y16_N2
\inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\);

-- Location: LCCOMB_X41_Y14_N4
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(7),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~18_combout\);

-- Location: LCCOMB_X40_Y19_N6
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[9]~3_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~18_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~19_combout\);

-- Location: LCCOMB_X40_Y19_N0
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|E_pc\(7),
	datac => \inst|nios2_qsys_0|E_iw\(13),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~19_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~20_combout\);

-- Location: FF_X40_Y19_N1
\inst|nios2_qsys_0|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X40_Y19_N18
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(7),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(7),
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~11_combout\);

-- Location: LCCOMB_X41_Y19_N6
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~11_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(7),
	datad => \inst|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\);

-- Location: FF_X41_Y19_N7
\inst|nios2_qsys_0|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(7));

-- Location: FF_X40_Y19_N19
\inst|nios2_qsys_0|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(7));

-- Location: LCCOMB_X34_Y22_N26
\inst|nios2_qsys_0|ic_tag_wraddress[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_line\(4),
	datad => \inst|nios2_qsys_0|D_pc\(7),
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X34_Y22_N27
\inst|nios2_qsys_0|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(4));

-- Location: FF_X41_Y19_N21
\inst|nios2_qsys_0|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X41_Y18_N26
\inst|nios2_qsys_0|E_pc[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(6),
	combout => \inst|nios2_qsys_0|E_pc[6]~feeder_combout\);

-- Location: FF_X41_Y18_N27
\inst|nios2_qsys_0|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[6]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(6));

-- Location: LCCOMB_X41_Y14_N2
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_extra_pc\(6),
	datab => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~15_combout\);

-- Location: LCCOMB_X41_Y18_N20
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~15_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(12),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~16_combout\);

-- Location: LCCOMB_X41_Y18_N18
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_pc\(6),
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[8]~4_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~16_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~17_combout\);

-- Location: FF_X41_Y18_N19
\inst|nios2_qsys_0|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X41_Y18_N8
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~9_combout\,
	datab => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(6),
	datac => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(6),
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\);

-- Location: FF_X41_Y18_N9
\inst|nios2_qsys_0|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(6));

-- Location: FF_X41_Y18_N11
\inst|nios2_qsys_0|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(6));

-- Location: LCCOMB_X34_Y22_N12
\inst|nios2_qsys_0|ic_tag_wraddress[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_line\(3),
	datad => \inst|nios2_qsys_0|D_pc\(6),
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X34_Y22_N13
\inst|nios2_qsys_0|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(3));

-- Location: LCCOMB_X34_Y16_N18
\inst|nios2_qsys_0|F_iw[23]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|nios2_qsys_0|F_iw[23]~14_combout\);

-- Location: FF_X34_Y16_N19
\inst|nios2_qsys_0|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[23]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(23));

-- Location: LCCOMB_X34_Y16_N2
\inst|nios2_qsys_0|D_src2_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(23),
	datab => \inst|nios2_qsys_0|D_iw\(22),
	datac => \inst|nios2_qsys_0|W_dst_regnum\(1),
	datad => \inst|nios2_qsys_0|W_dst_regnum\(0),
	combout => \inst|nios2_qsys_0|D_src2_hazard_W~1_combout\);

-- Location: LCCOMB_X32_Y16_N30
\inst|nios2_qsys_0|D_src2_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(24),
	datab => \inst|nios2_qsys_0|W_dst_regnum\(2),
	datac => \inst|nios2_qsys_0|W_dst_regnum\(3),
	datad => \inst|nios2_qsys_0|D_iw\(25),
	combout => \inst|nios2_qsys_0|D_src2_hazard_W~2_combout\);

-- Location: LCCOMB_X35_Y16_N2
\inst|nios2_qsys_0|D_src2_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|W_dst_regnum\(4),
	datac => \inst|nios2_qsys_0|W_wr_dst_reg~q\,
	datad => \inst|nios2_qsys_0|D_iw\(26),
	combout => \inst|nios2_qsys_0|D_src2_hazard_W~0_combout\);

-- Location: LCCOMB_X35_Y16_N4
\inst|nios2_qsys_0|D_src2_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~1_combout\,
	datab => \inst|nios2_qsys_0|D_src2_hazard_W~2_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst|nios2_qsys_0|D_src2_hazard_W~0_combout\,
	combout => \inst|nios2_qsys_0|D_src2_hazard_W~combout\);

-- Location: LCCOMB_X32_Y12_N20
\inst|nios2_qsys_0|E_src2_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|nios2_qsys_0|W_wr_data\(0),
	combout => \inst|nios2_qsys_0|E_src2_prelim[0]~1_combout\);

-- Location: FF_X32_Y12_N21
\inst|nios2_qsys_0|E_src2_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src2_prelim[0]~1_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_prelim\(0));

-- Location: LCCOMB_X32_Y12_N14
\inst|nios2_qsys_0|M_st_data[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src2_prelim\(0),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27_combout\,
	combout => \inst|nios2_qsys_0|M_st_data[8]~0_combout\);

-- Location: FF_X32_Y12_N15
\inst|nios2_qsys_0|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[8]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(0));

-- Location: LCCOMB_X19_Y21_N0
\inst|mm_interconnect_0|cmd_mux_003|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ = (\inst|nios2_qsys_0|M_st_data\(0) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_st_data\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\);

-- Location: FF_X19_Y21_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(0));

-- Location: FF_X18_Y23_N1
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(0));

-- Location: LCCOMB_X18_Y23_N2
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~33\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\);

-- Location: FF_X19_Y23_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(1));

-- Location: FF_X18_Y23_N3
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1));

-- Location: LCCOMB_X18_Y23_N4
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~35\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\);

-- Location: FF_X19_Y23_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(2));

-- Location: FF_X18_Y23_N5
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2));

-- Location: LCCOMB_X18_Y23_N6
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~37\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\);

-- Location: FF_X19_Y23_N11
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(3));

-- Location: FF_X18_Y23_N7
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3));

-- Location: LCCOMB_X18_Y23_N8
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~39\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\);

-- Location: LCCOMB_X19_Y23_N30
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder_combout\);

-- Location: FF_X19_Y23_N31
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(4));

-- Location: FF_X18_Y23_N9
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4));

-- Location: LCCOMB_X18_Y23_N10
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~41\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\);

-- Location: LCCOMB_X19_Y23_N8
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder_combout\);

-- Location: FF_X19_Y23_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(5));

-- Location: FF_X18_Y23_N11
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5));

-- Location: LCCOMB_X18_Y23_N12
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~43\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\);

-- Location: LCCOMB_X19_Y22_N24
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]~feeder_combout\);

-- Location: FF_X19_Y22_N25
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(6));

-- Location: FF_X18_Y23_N13
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6));

-- Location: LCCOMB_X18_Y23_N14
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~45\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\);

-- Location: FF_X19_Y22_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(7));

-- Location: FF_X18_Y23_N15
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7));

-- Location: LCCOMB_X18_Y23_N16
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~47\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\);

-- Location: LCCOMB_X19_Y22_N4
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder_combout\);

-- Location: FF_X19_Y22_N5
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(8));

-- Location: FF_X18_Y23_N17
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8));

-- Location: LCCOMB_X18_Y23_N18
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~49\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\);

-- Location: LCCOMB_X19_Y21_N2
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder_combout\);

-- Location: FF_X19_Y21_N3
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(9));

-- Location: FF_X18_Y23_N19
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9));

-- Location: LCCOMB_X18_Y23_N20
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~51\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\);

-- Location: FF_X19_Y22_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(10));

-- Location: FF_X18_Y23_N21
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10));

-- Location: LCCOMB_X18_Y23_N22
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~53\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\);

-- Location: LCCOMB_X19_Y21_N20
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder_combout\);

-- Location: FF_X19_Y21_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(11));

-- Location: FF_X18_Y23_N23
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11));

-- Location: LCCOMB_X18_Y23_N24
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~55\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\);

-- Location: LCCOMB_X23_Y21_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder_combout\);

-- Location: FF_X23_Y21_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(12));

-- Location: FF_X18_Y23_N25
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12));

-- Location: LCCOMB_X18_Y23_N26
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~57\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\);

-- Location: FF_X19_Y22_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(13));

-- Location: FF_X18_Y23_N27
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13));

-- Location: LCCOMB_X18_Y23_N28
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~59\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\);

-- Location: LCCOMB_X19_Y22_N18
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]~feeder_combout\);

-- Location: FF_X19_Y22_N19
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(14));

-- Location: FF_X18_Y23_N29
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14));

-- Location: LCCOMB_X18_Y23_N30
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~61\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\);

-- Location: LCCOMB_X19_Y22_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]~feeder_combout\);

-- Location: FF_X19_Y22_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(15));

-- Location: FF_X18_Y23_N31
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15));

-- Location: LCCOMB_X18_Y22_N0
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~63\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\);

-- Location: LCCOMB_X19_Y23_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder_combout\);

-- Location: FF_X19_Y23_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(16));

-- Location: FF_X18_Y22_N1
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16));

-- Location: LCCOMB_X18_Y22_N2
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~65\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\);

-- Location: LCCOMB_X19_Y22_N6
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder_combout\);

-- Location: FF_X19_Y22_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(17));

-- Location: FF_X18_Y22_N3
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17));

-- Location: LCCOMB_X18_Y22_N4
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~67\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\);

-- Location: LCCOMB_X19_Y22_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder_combout\);

-- Location: FF_X19_Y22_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(18));

-- Location: FF_X18_Y22_N5
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18));

-- Location: LCCOMB_X18_Y22_N6
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~69\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\);

-- Location: FF_X19_Y22_N11
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(19));

-- Location: FF_X18_Y22_N7
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19));

-- Location: LCCOMB_X18_Y22_N8
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~71\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\);

-- Location: FF_X19_Y22_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(20));

-- Location: FF_X18_Y22_N9
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20));

-- Location: LCCOMB_X18_Y22_N10
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~73\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\);

-- Location: LCCOMB_X19_Y22_N22
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder_combout\);

-- Location: FF_X19_Y22_N23
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(21));

-- Location: FF_X18_Y22_N11
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21));

-- Location: LCCOMB_X18_Y22_N12
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~75\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\);

-- Location: FF_X19_Y22_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(22));

-- Location: FF_X18_Y22_N13
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22));

-- Location: LCCOMB_X18_Y22_N14
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~77\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\);

-- Location: LCCOMB_X19_Y21_N22
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder_combout\);

-- Location: FF_X19_Y21_N23
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(23));

-- Location: FF_X18_Y22_N15
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23));

-- Location: LCCOMB_X17_Y22_N10
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(23),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(21),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(20),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(22),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6_combout\);

-- Location: LCCOMB_X17_Y22_N24
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(17),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(18),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(16),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(19),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5_combout\);

-- Location: LCCOMB_X18_Y22_N16
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~79\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\);

-- Location: LCCOMB_X19_Y21_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder_combout\);

-- Location: FF_X19_Y21_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(24));

-- Location: FF_X18_Y22_N17
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24));

-- Location: LCCOMB_X18_Y22_N18
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~81\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\);

-- Location: LCCOMB_X19_Y22_N2
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder_combout\);

-- Location: FF_X19_Y22_N3
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(25));

-- Location: FF_X18_Y22_N19
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25));

-- Location: LCCOMB_X18_Y22_N20
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~83\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\);

-- Location: FF_X19_Y21_N11
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(26));

-- Location: FF_X18_Y22_N21
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26));

-- Location: LCCOMB_X18_Y22_N22
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~85\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\);

-- Location: LCCOMB_X19_Y22_N28
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder_combout\);

-- Location: FF_X19_Y22_N29
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(27));

-- Location: FF_X18_Y22_N23
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27));

-- Location: LCCOMB_X18_Y22_N24
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~87\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\);

-- Location: LCCOMB_X19_Y21_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder_combout\ = \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder_combout\);

-- Location: FF_X19_Y21_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(28));

-- Location: FF_X18_Y22_N25
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28));

-- Location: LCCOMB_X18_Y22_N26
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29) & (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\ & VCC)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29) & 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\ = CARRY((!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29) & !\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~89\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\);

-- Location: FF_X19_Y23_N29
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~32_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(29));

-- Location: FF_X18_Y22_N27
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29));

-- Location: LCCOMB_X18_Y22_N28
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30) & ((GND) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30) & 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\ $ (GND)))
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~93\ = CARRY((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30)) # (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30),
	datad => VCC,
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~91\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92_combout\,
	cout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~93\);

-- Location: FF_X19_Y21_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(30));

-- Location: FF_X18_Y22_N29
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30));

-- Location: LCCOMB_X18_Y22_N30
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94_combout\ = \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(31) $ (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(31),
	cin => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~93\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94_combout\);

-- Location: FF_X19_Y22_N31
\inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|src_payload~34_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(31));

-- Location: FF_X18_Y22_N31
\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94_combout\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|lt24_ctrl_0|LT24_Master_inst|ALT_INV_state_reg.READ_AVAILABLE~q\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(31));

-- Location: LCCOMB_X17_Y22_N6
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(31)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(29),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(28),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(31),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(30),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8_combout\);

-- Location: LCCOMB_X17_Y22_N12
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(27),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(25),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(26),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(24),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7_combout\);

-- Location: LCCOMB_X17_Y22_N0
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8_combout\) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9_combout\);

-- Location: LCCOMB_X17_Y23_N26
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(7),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(5),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(6),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(4),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y23_N24
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3)) # 
-- (!\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(2),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(1),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(0),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(3),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y23_N30
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(12),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(13),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(15),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(14),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y23_N12
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11)) # ((\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10)) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(8),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(11),
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(10),
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg\(9),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y23_N0
\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3_combout\) # 
-- (\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y23_N2
\inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\ & 
-- ((\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9_combout\) # (\inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\);

-- Location: LCCOMB_X17_Y23_N6
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\ = (!\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\ & \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\);

-- Location: LCCOMB_X17_Y23_N28
\inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & (((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\) # 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\)))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & (\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\,
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\,
	datac => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3_combout\);

-- Location: LCCOMB_X17_Y23_N8
\inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\) # ((\inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3_combout\ & ((!\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4_combout\);

-- Location: FF_X17_Y23_N9
\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\);

-- Location: LCCOMB_X28_Y24_N8
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X28_Y24_N12
\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\) # 
-- ((\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\) # (\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_read~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0_combout\);

-- Location: FF_X28_Y24_N5
\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X28_Y24_N28
\inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1) = (\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & (((!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & 
-- !\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)) # (!\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\))) # (!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & (!\inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ 
-- & (!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & !\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datab => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datad => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1));

-- Location: LCCOMB_X28_Y24_N30
\inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\ = (\inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1) & (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\ & !\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2)))) # (!\inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1) & 
-- (((\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\)) # (!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout\(1),
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\);

-- Location: LCCOMB_X28_Y24_N4
\inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5_combout\ = (\inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & ((!\inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) # (!\inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~6_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5_combout\);

-- Location: FF_X28_Y24_N21
\inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X27_Y25_N2
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]~q\)) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X27_Y25_N19
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\);

-- Location: LCCOMB_X27_Y25_N24
\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\) # 
-- ((!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q\ & !\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q\,
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X27_Y22_N12
\inst|mm_interconnect_0|rsp_mux|src_data[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[9]~36_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9))))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[9]~36_combout\);

-- Location: LCCOMB_X27_Y22_N28
\inst|mm_interconnect_0|rsp_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(9) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X27_Y22_N2
\inst|mm_interconnect_0|rsp_mux|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(9) = (\inst|mm_interconnect_0|rsp_mux|src_data[9]~36_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_data[9]~36_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(9));

-- Location: FF_X27_Y22_N3
\inst|nios2_qsys_0|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(9));

-- Location: LCCOMB_X41_Y19_N16
\inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~18\,
	combout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~20\);

-- Location: FF_X41_Y19_N19
\inst|nios2_qsys_0|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X41_Y18_N30
\inst|nios2_qsys_0|E_pc[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(5),
	combout => \inst|nios2_qsys_0|E_pc[5]~feeder_combout\);

-- Location: FF_X41_Y18_N31
\inst|nios2_qsys_0|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(5));

-- Location: FF_X41_Y20_N15
\inst|nios2_qsys_0|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(5));

-- Location: LCCOMB_X41_Y14_N20
\inst|nios2_qsys_0|D_extra_pc[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(21),
	datac => \inst|nios2_qsys_0|D_pc_plus_one\(5),
	datad => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(5),
	combout => \inst|nios2_qsys_0|D_extra_pc[5]~10_combout\);

-- Location: FF_X41_Y14_N21
\inst|nios2_qsys_0|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[5]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(5));

-- Location: LCCOMB_X41_Y14_N16
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(5),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~12_combout\);

-- Location: LCCOMB_X41_Y18_N2
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~12_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_src1[7]~5_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~13_combout\);

-- Location: LCCOMB_X41_Y18_N6
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(11),
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datac => \inst|nios2_qsys_0|E_pc\(5),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~13_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~14_combout\);

-- Location: FF_X41_Y18_N7
\inst|nios2_qsys_0|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X41_Y18_N14
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(5),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(5),
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~7_combout\);

-- Location: LCCOMB_X41_Y18_N16
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(5),
	datab => \inst|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	datac => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~7_combout\,
	datad => \inst|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\);

-- Location: FF_X41_Y18_N17
\inst|nios2_qsys_0|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(5));

-- Location: FF_X41_Y18_N15
\inst|nios2_qsys_0|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(5));

-- Location: LCCOMB_X34_Y22_N24
\inst|nios2_qsys_0|ic_tag_wraddress[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc\(5),
	datac => \inst|nios2_qsys_0|ic_fill_line\(2),
	datad => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X34_Y22_N25
\inst|nios2_qsys_0|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(2));

-- Location: LCCOMB_X35_Y12_N16
\inst|nios2_qsys_0|F_iw[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[3]~5_combout\);

-- Location: FF_X35_Y12_N17
\inst|nios2_qsys_0|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[3]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X37_Y15_N0
\inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(4),
	combout => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\);

-- Location: LCCOMB_X39_Y14_N24
\inst|nios2_qsys_0|D_ctrl_retaddr~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X39_Y14_N18
\inst|nios2_qsys_0|D_ctrl_retaddr~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_ctrl_retaddr~5_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X39_Y15_N8
\inst|nios2_qsys_0|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_retaddr~6_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_retaddr~4_combout\);

-- Location: FF_X39_Y15_N9
\inst|nios2_qsys_0|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_retaddr~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_retaddr~q\);

-- Location: LCCOMB_X40_Y15_N28
\inst|nios2_qsys_0|E_alu_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_cmp~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_rdctl_inst~q\,
	combout => \inst|nios2_qsys_0|E_alu_result~0_combout\);

-- Location: LCCOMB_X41_Y14_N30
\inst|nios2_qsys_0|E_alu_result[7]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_compare_op\(1),
	datab => \inst|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	datac => \inst|nios2_qsys_0|E_src1[7]~5_combout\,
	datad => \inst|nios2_qsys_0|E_compare_op\(0),
	combout => \inst|nios2_qsys_0|E_alu_result[7]~31_combout\);

-- Location: LCCOMB_X41_Y14_N0
\inst|nios2_qsys_0|E_alu_result[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[7]~31_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(5),
	combout => \inst|nios2_qsys_0|E_alu_result[7]~32_combout\);

-- Location: LCCOMB_X35_Y11_N16
\inst|nios2_qsys_0|E_alu_result[7]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_alu_result[7]~32_combout\,
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~16_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[7]~33_combout\);

-- Location: FF_X35_Y11_N17
\inst|nios2_qsys_0|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[7]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(7));

-- Location: LCCOMB_X37_Y23_N0
\inst|mm_interconnect_0|router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal2~2_combout\ = (!\inst|nios2_qsys_0|M_alu_result\(6) & \inst|nios2_qsys_0|M_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_alu_result\(6),
	datac => \inst|nios2_qsys_0|M_alu_result\(5),
	combout => \inst|mm_interconnect_0|router_001|Equal2~2_combout\);

-- Location: LCCOMB_X32_Y18_N24
\inst|mm_interconnect_0|router_001|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal2~3_combout\ = (!\inst|nios2_qsys_0|M_alu_result\(7) & (\inst|mm_interconnect_0|router_001|Equal2~1_combout\ & (\inst|mm_interconnect_0|router_001|Equal2~2_combout\ & 
-- \inst|mm_interconnect_0|router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(7),
	datab => \inst|mm_interconnect_0|router_001|Equal2~1_combout\,
	datac => \inst|mm_interconnect_0|router_001|Equal2~2_combout\,
	datad => \inst|mm_interconnect_0|router_001|Equal2~0_combout\,
	combout => \inst|mm_interconnect_0|router_001|Equal2~3_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2_qsys_0|d_write~q\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0_combout\ & ((\inst|mm_interconnect_0|router_001|Equal2~3_combout\) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router_001|Equal2~3_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\);

-- Location: LCCOMB_X23_Y18_N18
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\ = (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1) & (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\ $ (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X24_Y18_N10
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\ & 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X24_Y18_N11
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y18_N24
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)) 
-- # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X24_Y18_N16
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\ & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\ & 
-- !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X24_Y18_N17
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X25_Y18_N4
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q\))) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X25_Y18_N3
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\);

-- Location: LCCOMB_X27_Y20_N4
\inst|mm_interconnect_0|rsp_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(13) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(13),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X27_Y20_N20
\inst|mm_interconnect_0|rsp_mux|src_data[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[13]~11_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[13]~11_combout\);

-- Location: LCCOMB_X27_Y20_N28
\inst|mm_interconnect_0|rsp_mux|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(13) = (\inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[13]~11_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_data[13]~11_combout\,
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(13));

-- Location: FF_X27_Y20_N29
\inst|nios2_qsys_0|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(13));

-- Location: LCCOMB_X41_Y19_N4
\inst|nios2_qsys_0|F_iw[13]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[13]~10_combout\);

-- Location: FF_X41_Y19_N5
\inst|nios2_qsys_0|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[13]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(13));

-- Location: FF_X40_Y19_N5
\inst|nios2_qsys_0|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(13));

-- Location: LCCOMB_X35_Y20_N6
\inst|nios2_qsys_0|E_hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(13),
	datab => \inst|nios2_qsys_0|E_iw\(16),
	datac => \inst|nios2_qsys_0|E_iw\(15),
	datad => \inst|nios2_qsys_0|E_iw\(14),
	combout => \inst|nios2_qsys_0|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X35_Y20_N20
\inst|nios2_qsys_0|E_hbreak_req\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_hbreak_req~0_combout\,
	datab => \inst|nios2_qsys_0|E_valid~0_combout\,
	datac => \inst|nios2_qsys_0|hbreak_req~1_combout\,
	datad => \inst|nios2_qsys_0|E_op_eret~0_combout\,
	combout => \inst|nios2_qsys_0|E_hbreak_req~combout\);

-- Location: LCCOMB_X38_Y16_N0
\inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_jmp_direct~q\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\);

-- Location: LCCOMB_X41_Y18_N28
\inst|nios2_qsys_0|E_pc[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(3),
	combout => \inst|nios2_qsys_0|E_pc[3]~feeder_combout\);

-- Location: FF_X41_Y18_N29
\inst|nios2_qsys_0|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[3]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(3));

-- Location: LCCOMB_X36_Y11_N16
\inst|nios2_qsys_0|E_iw[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|D_iw\(9),
	combout => \inst|nios2_qsys_0|E_iw[9]~feeder_combout\);

-- Location: FF_X36_Y11_N17
\inst|nios2_qsys_0|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_iw[9]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(9));

-- Location: LCCOMB_X41_Y14_N22
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_extra_pc\(3),
	datab => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~6_combout\);

-- Location: LCCOMB_X41_Y18_N24
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[5]~7_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~6_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~7_combout\);

-- Location: LCCOMB_X41_Y18_N22
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|E_pc\(3),
	datac => \inst|nios2_qsys_0|E_iw\(9),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~7_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~8_combout\);

-- Location: FF_X41_Y18_N23
\inst|nios2_qsys_0|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X41_Y18_N12
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr\(3),
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(3),
	datad => \inst|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~3_combout\);

-- Location: LCCOMB_X41_Y18_N4
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(3),
	datad => \inst|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\);

-- Location: FF_X41_Y18_N5
\inst|nios2_qsys_0|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(3));

-- Location: FF_X41_Y18_N13
\inst|nios2_qsys_0|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(3));

-- Location: LCCOMB_X36_Y22_N12
\inst|nios2_qsys_0|ic_tag_wraddress_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_line\(0),
	datad => \inst|nios2_qsys_0|D_pc\(3),
	combout => \inst|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X36_Y22_N13
\inst|nios2_qsys_0|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(0));

-- Location: LCCOMB_X41_Y19_N30
\inst|nios2_qsys_0|F_iw[11]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2_qsys_0|F_iw[11]~6_combout\);

-- Location: FF_X41_Y19_N31
\inst|nios2_qsys_0|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[11]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X39_Y14_N10
\inst|nios2_qsys_0|Equal107~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|Equal107~2_combout\);

-- Location: LCCOMB_X39_Y14_N20
\inst|nios2_qsys_0|Equal107~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|Equal107~4_combout\);

-- Location: LCCOMB_X39_Y14_N6
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal107~2_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|Equal107~4_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X39_Y14_N30
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~4_combout\);

-- Location: LCCOMB_X39_Y14_N8
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~4_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|D_iw\(12),
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~5_combout\);

-- Location: LCCOMB_X39_Y14_N26
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X39_Y14_N16
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(11),
	datab => \inst|nios2_qsys_0|D_iw\(15),
	datac => \inst|nios2_qsys_0|D_iw\(16),
	datad => \inst|nios2_qsys_0|D_iw\(14),
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X39_Y14_N28
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~2_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|D_iw\(12),
	datad => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCCOMB_X39_Y14_N2
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~5_combout\,
	datac => \inst|nios2_qsys_0|Equal4~3_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~3_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~6_combout\);

-- Location: LCCOMB_X37_Y16_N14
\inst|nios2_qsys_0|Equal4~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(0),
	datab => \inst|nios2_qsys_0|Equal4~9_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(5),
	combout => \inst|nios2_qsys_0|Equal4~10_combout\);

-- Location: LCCOMB_X37_Y16_N10
\inst|nios2_qsys_0|D_ctrl_flush_pipe_always~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~6_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst|nios2_qsys_0|Equal4~10_combout\,
	datad => \inst|nios2_qsys_0|Equal4~9_combout\,
	combout => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~7_combout\);

-- Location: FF_X37_Y16_N11
\inst|nios2_qsys_0|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_flush_pipe_always~q\);

-- Location: FF_X37_Y15_N27
\inst|nios2_qsys_0|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_ctrl_br_cond~q\);

-- Location: FF_X37_Y16_N29
\inst|nios2_qsys_0|E_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(21));

-- Location: LCCOMB_X37_Y16_N28
\inst|nios2_qsys_0|M_pipe_flush_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_br_cond~q\,
	datab => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	datac => \inst|nios2_qsys_0|E_iw\(21),
	datad => \inst|nios2_qsys_0|E_br_result~0_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_nxt~2_combout\);

-- Location: LCCOMB_X37_Y16_N18
\inst|nios2_qsys_0|M_pipe_flush_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_flush_pipe_always~q\,
	datab => \inst|nios2_qsys_0|E_valid_from_D~q\,
	datac => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_nxt~2_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_nxt~3_combout\);

-- Location: FF_X37_Y16_N19
\inst|nios2_qsys_0|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_nxt~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush~q\);

-- Location: LCCOMB_X37_Y16_N22
\inst|nios2_qsys_0|F_kill\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_br_pred_taken~0_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|D_issue~q\,
	combout => \inst|nios2_qsys_0|F_kill~combout\);

-- Location: FF_X37_Y16_N23
\inst|nios2_qsys_0|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_kill~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_kill~q\);

-- Location: LCCOMB_X37_Y16_N2
\inst|nios2_qsys_0|F_kill~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_kill~q\,
	datab => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datac => \inst|nios2_qsys_0|D_iw_valid~q\,
	combout => \inst|nios2_qsys_0|F_kill~2_combout\);

-- Location: FF_X40_Y18_N21
\inst|nios2_qsys_0|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(1));

-- Location: LCCOMB_X40_Y16_N4
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(1),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~34_combout\);

-- Location: LCCOMB_X40_Y18_N26
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~34_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(7),
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~35_combout\);

-- Location: LCCOMB_X40_Y18_N6
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[3]~9_combout\,
	datab => \inst|nios2_qsys_0|E_pc\(1),
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~35_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~36_combout\);

-- Location: FF_X40_Y18_N7
\inst|nios2_qsys_0|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~36_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X40_Y18_N4
\inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(1),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(1),
	combout => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X40_Y18_N0
\inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(1),
	datad => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout\,
	combout => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X40_Y18_N1
\inst|nios2_qsys_0|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(1));

-- Location: FF_X40_Y18_N5
\inst|nios2_qsys_0|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(1));

-- Location: LCCOMB_X31_Y25_N0
\inst|nios2_qsys_0|ic_fill_initial_offset[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(1),
	combout => \inst|nios2_qsys_0|ic_fill_initial_offset[1]~feeder_combout\);

-- Location: FF_X31_Y25_N1
\inst|nios2_qsys_0|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_initial_offset[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X31_Y25_N4
\inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_dp_offset\(0),
	datab => \inst|nios2_qsys_0|ic_fill_initial_offset\(1),
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset\(1),
	datad => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X31_Y25_N5
\inst|nios2_qsys_0|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X35_Y14_N26
\inst|nios2_qsys_0|F_iw[5]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[5]~3_combout\);

-- Location: FF_X35_Y14_N27
\inst|nios2_qsys_0|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[5]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X38_Y15_N10
\inst|nios2_qsys_0|D_op_rdctl~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(5),
	datab => \inst|nios2_qsys_0|D_iw\(13),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|Equal4~1_combout\,
	combout => \inst|nios2_qsys_0|D_op_rdctl~0_combout\);

-- Location: LCCOMB_X39_Y15_N24
\inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datab => \inst|nios2_qsys_0|D_iw\(12),
	datac => \inst|nios2_qsys_0|D_iw\(11),
	datad => \inst|nios2_qsys_0|D_iw\(15),
	combout => \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X39_Y15_N12
\inst|nios2_qsys_0|D_ctrl_jmp_indirect~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(16),
	datac => \inst|nios2_qsys_0|D_iw\(11),
	combout => \inst|nios2_qsys_0|D_ctrl_jmp_indirect~2_combout\);

-- Location: LCCOMB_X39_Y15_N18
\inst|nios2_qsys_0|D_dst_regnum[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_crst~0_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \inst|nios2_qsys_0|D_iw\(14),
	datad => \inst|nios2_qsys_0|D_ctrl_jmp_indirect~2_combout\,
	combout => \inst|nios2_qsys_0|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X39_Y15_N28
\inst|nios2_qsys_0|D_dst_regnum[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datad => \inst|nios2_qsys_0|D_dst_regnum[4]~2_combout\,
	combout => \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\);

-- Location: LCCOMB_X35_Y16_N20
\inst|nios2_qsys_0|D_dst_regnum[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_dst_regnum[4]~3_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(26),
	datac => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_dst_regnum[4]~5_combout\);

-- Location: FF_X35_Y16_N21
\inst|nios2_qsys_0|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_dst_regnum[4]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_dst_regnum\(4));

-- Location: LCCOMB_X34_Y16_N4
\inst|nios2_qsys_0|D_src2_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_dst_regnum\(0),
	datab => \inst|nios2_qsys_0|D_iw\(22),
	datac => \inst|nios2_qsys_0|E_dst_regnum\(1),
	datad => \inst|nios2_qsys_0|D_iw\(23),
	combout => \inst|nios2_qsys_0|D_src2_hazard_E~0_combout\);

-- Location: LCCOMB_X32_Y16_N10
\inst|nios2_qsys_0|D_src2_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(24),
	datab => \inst|nios2_qsys_0|E_dst_regnum\(2),
	datac => \inst|nios2_qsys_0|E_dst_regnum\(3),
	datad => \inst|nios2_qsys_0|D_iw\(25),
	combout => \inst|nios2_qsys_0|D_src2_hazard_E~1_combout\);

-- Location: LCCOMB_X34_Y16_N12
\inst|nios2_qsys_0|D_src2_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst|nios2_qsys_0|D_src2_hazard_E~0_combout\,
	datad => \inst|nios2_qsys_0|D_src2_hazard_E~1_combout\,
	combout => \inst|nios2_qsys_0|D_src2_hazard_E~2_combout\);

-- Location: LCCOMB_X35_Y16_N24
\inst|nios2_qsys_0|D_src2_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_dst_regnum\(4),
	datab => \inst|nios2_qsys_0|D_src2_hazard_E~2_combout\,
	datac => \inst|nios2_qsys_0|E_wr_dst_reg~0_combout\,
	datad => \inst|nios2_qsys_0|D_iw\(26),
	combout => \inst|nios2_qsys_0|D_src2_hazard_E~combout\);

-- Location: FF_X35_Y16_N25
\inst|nios2_qsys_0|E_src2_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src2_hazard_E~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src2_hazard_M~q\);

-- Location: LCCOMB_X39_Y12_N18
\inst|nios2_qsys_0|M_st_data[14]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15_combout\,
	datad => \inst|nios2_qsys_0|E_src2_prelim\(6),
	combout => \inst|nios2_qsys_0|M_st_data[14]~6_combout\);

-- Location: FF_X39_Y12_N19
\inst|nios2_qsys_0|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_st_data[14]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_st_data\(6));

-- Location: LCCOMB_X21_Y18_N22
\inst|mm_interconnect_0|cmd_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\inst|nios2_qsys_0|M_st_data\(6) & \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(6),
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst|mm_interconnect_0|rsp_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(6) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X23_Y19_N22
\inst|mm_interconnect_0|rsp_mux|src_data[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[6]~39_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6))))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[6]~39_combout\);

-- Location: LCCOMB_X23_Y19_N14
\inst|mm_interconnect_0|rsp_mux|src_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(6) = (\inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[6]~39_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_data[6]~39_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(6));

-- Location: FF_X23_Y19_N15
\inst|nios2_qsys_0|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(6));

-- Location: FF_X41_Y19_N9
\inst|nios2_qsys_0|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X39_Y19_N12
\inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(0),
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X39_Y19_N20
\inst|nios2_qsys_0|E_pc[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(0),
	combout => \inst|nios2_qsys_0|E_pc[0]~feeder_combout\);

-- Location: FF_X39_Y19_N21
\inst|nios2_qsys_0|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[0]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(0));

-- Location: FF_X41_Y20_N5
\inst|nios2_qsys_0|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc_plus_one\(0));

-- Location: LCCOMB_X40_Y16_N30
\inst|nios2_qsys_0|D_extra_pc[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_pc_plus_one\(0),
	datab => \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(0),
	datad => \inst|nios2_qsys_0|D_iw\(21),
	combout => \inst|nios2_qsys_0|D_extra_pc[0]~13_combout\);

-- Location: FF_X40_Y16_N31
\inst|nios2_qsys_0|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_extra_pc[0]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_extra_pc\(0));

-- Location: LCCOMB_X40_Y16_N26
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(0),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~31_combout\);

-- Location: LCCOMB_X39_Y19_N2
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~31_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datad => \inst|nios2_qsys_0|E_src1[2]~10_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~32_combout\);

-- Location: LCCOMB_X39_Y19_N8
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|E_pc\(0),
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~32_combout\,
	datad => \inst|nios2_qsys_0|E_iw\(6),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~33_combout\);

-- Location: FF_X39_Y19_N9
\inst|nios2_qsys_0|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X39_Y19_N14
\inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(0),
	datab => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr\(0),
	datad => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	combout => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X39_Y19_N15
\inst|nios2_qsys_0|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(0));

-- Location: FF_X39_Y19_N13
\inst|nios2_qsys_0|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(0));

-- Location: FF_X31_Y25_N21
\inst|nios2_qsys_0|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_pc\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X31_Y25_N18
\inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_initial_offset\(0),
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset\(0),
	datad => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X31_Y25_N19
\inst|nios2_qsys_0|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X35_Y12_N14
\inst|nios2_qsys_0|F_iw[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[4]~4_combout\);

-- Location: FF_X35_Y12_N15
\inst|nios2_qsys_0|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[4]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X37_Y15_N4
\inst|nios2_qsys_0|Equal4~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(4),
	datab => \inst|nios2_qsys_0|D_iw\(3),
	datac => \inst|nios2_qsys_0|D_iw\(2),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|Equal4~0_combout\);

-- Location: LCCOMB_X37_Y16_N6
\inst|nios2_qsys_0|D_ctrl_br~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw\(2),
	datac => \inst|nios2_qsys_0|D_iw\(0),
	datad => \inst|nios2_qsys_0|D_iw\(1),
	combout => \inst|nios2_qsys_0|D_ctrl_br~0_combout\);

-- Location: LCCOMB_X37_Y16_N16
\inst|nios2_qsys_0|D_br_pred_taken~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal4~0_combout\,
	datab => \inst|nios2_qsys_0|D_iw\(21),
	datac => \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_br~0_combout\,
	combout => \inst|nios2_qsys_0|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X37_Y16_N8
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_br_pred_taken~0_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|D_issue~q\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\);

-- Location: LCCOMB_X41_Y19_N2
\inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \inst|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(2),
	datad => \inst|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	combout => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X40_Y17_N22
\inst|nios2_qsys_0|E_pc[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(2),
	combout => \inst|nios2_qsys_0|E_pc[2]~feeder_combout\);

-- Location: FF_X40_Y17_N23
\inst|nios2_qsys_0|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(2));

-- Location: LCCOMB_X40_Y16_N6
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(2),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~37_combout\);

-- Location: LCCOMB_X40_Y17_N28
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~37_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(8),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~38_combout\);

-- Location: LCCOMB_X40_Y17_N24
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[4]~8_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datac => \inst|nios2_qsys_0|E_pc\(2),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~38_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~39_combout\);

-- Location: FF_X40_Y17_N25
\inst|nios2_qsys_0|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X41_Y19_N0
\inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datab => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr\(2),
	datad => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(2),
	combout => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X41_Y19_N1
\inst|nios2_qsys_0|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X36_Y16_N28
\inst|nios2_qsys_0|E_ctrl_invalidate_i~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(15),
	datab => \inst|nios2_qsys_0|E_iw\(12),
	datad => \inst|nios2_qsys_0|E_iw\(14),
	combout => \inst|nios2_qsys_0|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X36_Y16_N12
\inst|nios2_qsys_0|E_ctrl_invalidate_i~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(13),
	datab => \inst|nios2_qsys_0|E_iw\(16),
	datac => \inst|nios2_qsys_0|E_iw\(11),
	datad => \inst|nios2_qsys_0|E_iw\(12),
	combout => \inst|nios2_qsys_0|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X36_Y16_N10
\inst|nios2_qsys_0|E_ctrl_invalidate_i~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|E_ctrl_invalidate_i~0_combout\,
	datac => \inst|nios2_qsys_0|Equal132~1_combout\,
	datad => \inst|nios2_qsys_0|E_ctrl_invalidate_i~1_combout\,
	combout => \inst|nios2_qsys_0|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X36_Y16_N11
\inst|nios2_qsys_0|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_ctrl_invalidate_i~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X36_Y22_N16
\inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \inst|nios2_qsys_0|M_ctrl_invalidate_i~q\,
	datac => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: FF_X36_Y22_N17
\inst|nios2_qsys_0|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X36_Y22_N22
\inst|nios2_qsys_0|ic_tag_wren\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|i_readdatavalid_d1~q\,
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits~q\,
	combout => \inst|nios2_qsys_0|ic_tag_wren~combout\);

-- Location: FF_X36_Y22_N31
\inst|nios2_qsys_0|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_crst~q\);

-- Location: LCCOMB_X36_Y22_N30
\inst|nios2_qsys_0|ic_tag_wraddress[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|nios2_qsys_0|M_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\);

-- Location: LCCOMB_X36_Y22_N10
\inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_ctrl_invalidate_i~q\,
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X36_Y22_N14
\inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\,
	datab => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	datac => \inst|nios2_qsys_0|M_alu_result\(5),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X36_Y22_N0
\inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X36_Y22_N1
\inst|nios2_qsys_0|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(0));

-- Location: LCCOMB_X34_Y22_N10
\inst|nios2_qsys_0|ic_tag_wraddress[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[1]~feeder_combout\);

-- Location: FF_X34_Y22_N11
\inst|nios2_qsys_0|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_alu_result\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	sload => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(1));

-- Location: LCCOMB_X34_Y22_N28
\inst|nios2_qsys_0|ic_tag_wraddress[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X34_Y22_N29
\inst|nios2_qsys_0|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_alu_result\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	sload => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(2));

-- Location: LCCOMB_X34_Y22_N30
\inst|nios2_qsys_0|ic_tag_wraddress[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X34_Y22_N31
\inst|nios2_qsys_0|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_alu_result\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	sload => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(3));

-- Location: LCCOMB_X34_Y22_N16
\inst|nios2_qsys_0|ic_tag_wraddress[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X34_Y22_N17
\inst|nios2_qsys_0|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_alu_result\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	sload => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(4));

-- Location: LCCOMB_X34_Y22_N2
\inst|nios2_qsys_0|ic_tag_wraddress[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[5]~feeder_combout\);

-- Location: FF_X34_Y22_N3
\inst|nios2_qsys_0|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[5]~feeder_combout\,
	asdata => \inst|nios2_qsys_0|M_alu_result\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	sload => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(5));

-- Location: LCCOMB_X36_Y22_N20
\inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_alu_result\(11),
	datab => \inst|nios2_qsys_0|ic_tag_wraddress[6]~5_combout\,
	datac => \inst|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\,
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X36_Y22_N28
\inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X36_Y22_N29
\inst|nios2_qsys_0|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_tag_wraddress\(6));

-- Location: LCCOMB_X31_Y25_N28
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X32_Y25_N14
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(0),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X32_Y25_N18
\inst|nios2_qsys_0|ic_fill_valid_bits_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	datab => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\);

-- Location: FF_X32_Y25_N15
\inst|nios2_qsys_0|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X31_Y25_N10
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X32_Y25_N12
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9_combout\,
	datab => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(1),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X32_Y25_N13
\inst|nios2_qsys_0|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X31_Y25_N24
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X32_Y25_N26
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(2),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X32_Y25_N27
\inst|nios2_qsys_0|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X31_Y25_N6
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X32_Y25_N0
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(3),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X32_Y25_N1
\inst|nios2_qsys_0|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X31_Y25_N12
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X32_Y25_N6
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3_combout\,
	datab => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(4),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X32_Y25_N7
\inst|nios2_qsys_0|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X31_Y25_N8
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X32_Y25_N2
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0_combout\,
	datab => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(5),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X32_Y25_N3
\inst|nios2_qsys_0|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X31_Y25_N2
\inst|nios2_qsys_0|Equal159~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|Equal159~0_combout\);

-- Location: LCCOMB_X32_Y25_N28
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Equal159~0_combout\,
	datab => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(6),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X32_Y25_N29
\inst|nios2_qsys_0|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X31_Y25_N30
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X32_Y25_N16
\inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_valid_bits\(7),
	datad => \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X32_Y25_N17
\inst|nios2_qsys_0|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_valid_bits\(7));

-- Location: M9K_X33_Y22_N0
\inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0000008030000004D20000003C2000000511000000F3E0000007F30000004200000002CE0000001430000007A80000007070000004840000005D300000064000",
	mem_init1 => X"00004FC000000E2F000000BFB0000008B90000001E1000000E65000000DCC000000AD1000000058000000FEB000000932000000F1900000072F000000E6E0000006E1000000E3C00000069A000000FE50000009B4000000BAC0000007160000004F0000000AB90000005F900000016B000000C8000000042200000059000000015D000000ED10000001F40000002DD000000BD5000000452000000242000000552000000C0F0000005D70000006520000000F6000000D94000000EA00000003C500000094A000000245000000E76000000B9200000005B000000E4B0000003B70000002E9000000014000000524000000D12000000CCD00000099D000000CF40",
	mem_init0 => X"0000044E0000009F300000013200000032A0000004AE000000D48000000357000000C0A00000041D0000004710000001F600000014C00000010400000081400000014900000076E0000002A900000050300000061B000000E47000000D39000000AF7000000D070000003D800000051A000000486000000301000000268000000DF600000064D000000638000000DAD000000B11000000E850000008BA000000A1C0000008E2000000CD000000028B000000930000000D1D000000E5B00000043D00000090B000000AA00000006A6000000C4C000000193000000B660000004D1000000FD1000000532000000E59000000BAA000000F9A00000097A000000889",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LT24_System_nios2_qsys_0_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LT24_System:inst|LT24_System_nios2_qsys_0:nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag_module:LT24_System_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q5i1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2_qsys_0|ic_tag_wren~combout\,
	portbre => \inst|nios2_qsys_0|W_stall~combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y18_N30
\inst|nios2_qsys_0|F_ic_valid~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(0),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2_qsys_0|F_pc\(1),
	combout => \inst|nios2_qsys_0|F_ic_valid~2_combout\);

-- Location: LCCOMB_X40_Y18_N24
\inst|nios2_qsys_0|F_ic_valid~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|nios2_qsys_0|F_ic_valid~2_combout\,
	datad => \inst|nios2_qsys_0|F_pc\(1),
	combout => \inst|nios2_qsys_0|F_ic_valid~3_combout\);

-- Location: LCCOMB_X40_Y18_N18
\inst|nios2_qsys_0|F_ic_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(0),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst|nios2_qsys_0|F_pc\(1),
	combout => \inst|nios2_qsys_0|F_ic_valid~0_combout\);

-- Location: LCCOMB_X40_Y18_N12
\inst|nios2_qsys_0|F_ic_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(0),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|nios2_qsys_0|F_ic_valid~0_combout\,
	combout => \inst|nios2_qsys_0|F_ic_valid~1_combout\);

-- Location: LCCOMB_X40_Y18_N2
\inst|nios2_qsys_0|F_inst_ram_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(2),
	datab => \inst|nios2_qsys_0|F_ic_valid~3_combout\,
	datad => \inst|nios2_qsys_0|F_ic_valid~1_combout\,
	combout => \inst|nios2_qsys_0|F_inst_ram_hit~2_combout\);

-- Location: FF_X36_Y22_N9
\inst|nios2_qsys_0|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|W_valid~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_valid~q\);

-- Location: FF_X36_Y22_N5
\inst|nios2_qsys_0|W_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|M_ctrl_crst~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|W_ctrl_crst~q\);

-- Location: LCCOMB_X36_Y22_N4
\inst|nios2_qsys_0|F_inst_ram_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(10),
	datab => \inst|nios2_qsys_0|W_valid~q\,
	datac => \inst|nios2_qsys_0|W_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|nios2_qsys_0|F_inst_ram_hit~0_combout\);

-- Location: LCCOMB_X38_Y22_N24
\inst|nios2_qsys_0|Equal155~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|F_pc\(13),
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2_qsys_0|Equal155~0_combout\);

-- Location: LCCOMB_X37_Y22_N16
\inst|nios2_qsys_0|F_inst_ram_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst|nios2_qsys_0|F_pc\(11),
	datad => \inst|nios2_qsys_0|F_pc\(12),
	combout => \inst|nios2_qsys_0|F_inst_ram_hit~1_combout\);

-- Location: LCCOMB_X37_Y16_N4
\inst|nios2_qsys_0|F_inst_ram_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_inst_ram_hit~2_combout\,
	datab => \inst|nios2_qsys_0|F_inst_ram_hit~0_combout\,
	datac => \inst|nios2_qsys_0|Equal155~0_combout\,
	datad => \inst|nios2_qsys_0|F_inst_ram_hit~1_combout\,
	combout => \inst|nios2_qsys_0|F_inst_ram_hit~3_combout\);

-- Location: FF_X37_Y16_N5
\inst|nios2_qsys_0|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_inst_ram_hit~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw_valid~q\);

-- Location: LCCOMB_X36_Y22_N24
\inst|nios2_qsys_0|ic_fill_prevent_refill_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datab => \inst|nios2_qsys_0|M_ctrl_invalidate_i~q\,
	datac => \inst|nios2_qsys_0|ic_fill_prevent_refill~q\,
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|ic_fill_prevent_refill_nxt~combout\);

-- Location: FF_X36_Y22_N25
\inst|nios2_qsys_0|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_prevent_refill_nxt~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_prevent_refill~q\);

-- Location: LCCOMB_X36_Y22_N26
\inst|nios2_qsys_0|F_ic_fill_same_tag_line~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(5),
	datab => \inst|nios2_qsys_0|F_pc\(8),
	datac => \inst|nios2_qsys_0|ic_fill_line\(4),
	datad => \inst|nios2_qsys_0|F_pc\(7),
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X32_Y21_N18
\inst|nios2_qsys_0|F_ic_fill_same_tag_line~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(1),
	datab => \inst|nios2_qsys_0|ic_fill_line\(0),
	datac => \inst|nios2_qsys_0|F_pc\(4),
	datad => \inst|nios2_qsys_0|F_pc\(3),
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X32_Y21_N20
\inst|nios2_qsys_0|F_ic_fill_same_tag_line~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(6),
	datab => \inst|nios2_qsys_0|ic_fill_line\(2),
	datac => \inst|nios2_qsys_0|ic_fill_line\(3),
	datad => \inst|nios2_qsys_0|F_pc\(5),
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X34_Y24_N24
\inst|nios2_qsys_0|F_ic_fill_same_tag_line~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_tag\(1),
	datab => \inst|nios2_qsys_0|F_pc\(11),
	datac => \inst|nios2_qsys_0|ic_fill_tag\(0),
	datad => \inst|nios2_qsys_0|F_pc\(10),
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X34_Y24_N18
\inst|nios2_qsys_0|F_ic_fill_same_tag_line~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_pc\(13),
	datab => \inst|nios2_qsys_0|ic_fill_tag\(3),
	datac => \inst|nios2_qsys_0|ic_fill_tag\(2),
	datad => \inst|nios2_qsys_0|F_pc\(12),
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X32_Y21_N6
\inst|nios2_qsys_0|F_ic_fill_same_tag_line~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~3_combout\,
	datac => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~0_combout\,
	datad => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~1_combout\,
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X36_Y22_N6
\inst|nios2_qsys_0|F_ic_fill_same_tag_line\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~5_combout\,
	datab => \inst|nios2_qsys_0|ic_fill_line\(6),
	datac => \inst|nios2_qsys_0|F_pc\(9),
	datad => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~4_combout\,
	combout => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X36_Y22_N7
\inst|nios2_qsys_0|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_fill_same_tag_line~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X36_Y22_N18
\inst|nios2_qsys_0|D_ic_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw_valid~q\,
	datab => \inst|nios2_qsys_0|ic_fill_prevent_refill~q\,
	datac => \inst|nios2_qsys_0|D_kill~q\,
	datad => \inst|nios2_qsys_0|D_ic_fill_same_tag_line~q\,
	combout => \inst|nios2_qsys_0|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X31_Y21_N14
\inst|nios2_qsys_0|D_ic_fill_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_ic_fill_starting~0_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|ic_fill_active~q\,
	combout => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X36_Y22_N2
\inst|nios2_qsys_0|ic_tag_wraddress_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_line\(6),
	datad => \inst|nios2_qsys_0|D_pc\(9),
	combout => \inst|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X36_Y22_N3
\inst|nios2_qsys_0|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(6));

-- Location: LCCOMB_X32_Y21_N24
\inst|mm_interconnect_0|router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal1~1_combout\ = (\inst|nios2_qsys_0|ic_fill_line\(6) & (!\inst|nios2_qsys_0|ic_fill_tag\(0) & \inst|mm_interconnect_0|router|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_line\(6),
	datab => \inst|nios2_qsys_0|ic_fill_tag\(0),
	datad => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	combout => \inst|mm_interconnect_0|router|Equal1~1_combout\);

-- Location: FF_X32_Y21_N25
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|router|Equal1~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(0));

-- Location: LCCOMB_X32_Y21_N30
\inst|mm_interconnect_0|cmd_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ = (\inst|nios2_qsys_0|i_read~q\ & (\inst|mm_interconnect_0|router|Equal1~1_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(0)) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(0),
	datac => \inst|nios2_qsys_0|i_read~q\,
	datad => \inst|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X27_Y24_N20
\inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ = (\inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & (((\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1) & !\inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\)) # 
-- (!\inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	datac => \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\);

-- Location: FF_X27_Y21_N17
\inst|mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: LCCOMB_X32_Y24_N10
\inst|mm_interconnect_0|cmd_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux|src_data\(46) = (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\inst|nios2_qsys_0|ic_fill_line\(5)) # ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_alu_result\(10))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) & (((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|nios2_qsys_0|M_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \inst|nios2_qsys_0|ic_fill_line\(5),
	datac => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \inst|nios2_qsys_0|M_alu_result\(10),
	combout => \inst|mm_interconnect_0|cmd_mux|src_data\(46));

-- Location: FF_X32_Y24_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8));

-- Location: LCCOMB_X27_Y21_N26
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X31_Y21_N8
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0_combout\ = (\inst|nios2_qsys_0|i_read~q\ & \inst|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|i_read~q\,
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X27_Y21_N2
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\ = (\inst|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1) & \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X27_Y21_N12
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~0_combout\);

-- Location: FF_X27_Y21_N13
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~q\);

-- Location: LCCOMB_X27_Y21_N6
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X27_Y21_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X27_Y21_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X27_Y21_N10
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X27_Y21_N11
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X27_Y21_N18
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~5_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X27_Y21_N20
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~6_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~5_combout\) # 
-- ((!\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~5_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: FF_X27_Y21_N21
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X27_Y21_N30
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X27_Y21_N0
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0)) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X27_Y21_N4
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~4_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~3_combout\) # 
-- ((!\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\ & 
-- !\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~3_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X27_Y21_N5
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X28_Y22_N11
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][89]~q\);

-- Location: LCCOMB_X28_Y22_N10
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][89]~q\)) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][89]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X27_Y18_N17
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]~q\);

-- Location: FF_X28_Y22_N5
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][90]~q\);

-- Location: LCCOMB_X28_Y22_N4
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][90]~q\)) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][90]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X27_Y18_N19
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]~q\);

-- Location: LCCOMB_X27_Y18_N16
\inst|mm_interconnect_0|rsp_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]~q\ & 
-- !\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\);

-- Location: FF_X27_Y19_N19
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]~q\);

-- Location: LCCOMB_X27_Y19_N18
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]~q\)))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & (\inst|nios2_qsys_0|d_write~q\ & 
-- ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datab => \inst|nios2_qsys_0|d_write~q\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X27_Y18_N21
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]~q\);

-- Location: LCCOMB_X27_Y18_N20
\inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\ = (\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]~q\) # 
-- ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\ & \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (!\inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\ & ((\inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]~q\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src1_valid~combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X36_Y18_N6
\inst|nios2_qsys_0|d_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|nios2_qsys_0|d_read_nxt~0_combout\);

-- Location: LCCOMB_X24_Y18_N20
\inst|mm_interconnect_0|cmd_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\ & \inst|mm_interconnect_0|router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|mm_interconnect_0|router_001|Equal2~3_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X36_Y18_N24
\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\inst|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\) # 
-- (\inst|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X36_Y18_N10
\inst|nios2_qsys_0|M_st_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_read_nxt~0_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	datac => \inst|nios2_qsys_0|d_write~q\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|nios2_qsys_0|M_st_stall~0_combout\);

-- Location: LCCOMB_X36_Y18_N8
\inst|nios2_qsys_0|d_write_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_stall~0_combout\,
	datab => \inst|nios2_qsys_0|W_stall~combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_st~q\,
	datad => \inst|nios2_qsys_0|E_valid~1_combout\,
	combout => \inst|nios2_qsys_0|d_write_nxt~combout\);

-- Location: FF_X36_Y18_N9
\inst|nios2_qsys_0|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|d_write_nxt~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|d_write~q\);

-- Location: LCCOMB_X29_Y25_N24
\inst|onchip_memory2_0|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|onchip_memory2_0|wren~0_combout\ = (\inst|nios2_qsys_0|d_write~q\ & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|d_write~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \inst|onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\inst|mm_interconnect_0|rsp_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(0) & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\) # (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X26_Y18_N2
\inst|mm_interconnect_0|rsp_mux|src_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\);

-- Location: LCCOMB_X26_Y18_N6
\inst|mm_interconnect_0|rsp_mux|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_data\(0) = (\inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) # ((\inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & 
-- \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_data\(0));

-- Location: FF_X26_Y18_N7
\inst|nios2_qsys_0|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|rsp_mux|src_data\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdata_d1\(0));

-- Location: FF_X41_Y19_N17
\inst|nios2_qsys_0|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(4));

-- Location: LCCOMB_X41_Y20_N0
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|F_kill~2_combout\,
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datac => \inst|nios2_qsys_0|D_pc\(4),
	datad => \inst|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X43_Y16_N30
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|E_extra_pc\(4),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~9_combout\);

-- Location: FF_X43_Y16_N5
\inst|nios2_qsys_0|E_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|D_iw\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_iw\(10));

-- Location: LCCOMB_X43_Y16_N4
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~9_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~0_combout\,
	datac => \inst|nios2_qsys_0|E_iw\(10),
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~10_combout\);

-- Location: LCCOMB_X43_Y16_N0
\inst|nios2_qsys_0|E_pc[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|D_pc\(4),
	combout => \inst|nios2_qsys_0|E_pc[4]~feeder_combout\);

-- Location: FF_X43_Y16_N1
\inst|nios2_qsys_0|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_pc[4]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_pc\(4));

-- Location: LCCOMB_X43_Y16_N24
\inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[6]~6_combout\,
	datab => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~10_combout\,
	datac => \inst|nios2_qsys_0|M_pipe_flush_waddr[8]~1_combout\,
	datad => \inst|nios2_qsys_0|E_pc\(4),
	combout => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~11_combout\);

-- Location: FF_X43_Y16_N25
\inst|nios2_qsys_0|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X43_Y16_N14
\inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_br_taken_waddr_partial\(4),
	datab => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~5_combout\,
	datac => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout\,
	datad => \inst|nios2_qsys_0|M_pipe_flush_waddr\(4),
	combout => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\);

-- Location: FF_X43_Y16_N15
\inst|nios2_qsys_0|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|F_pc\(4));

-- Location: FF_X41_Y20_N1
\inst|nios2_qsys_0|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|F_pc\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_pc\(4));

-- Location: LCCOMB_X34_Y22_N6
\inst|nios2_qsys_0|ic_tag_wraddress[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_pc\(4),
	datac => \inst|nios2_qsys_0|ic_fill_line\(1),
	datad => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X34_Y22_N7
\inst|nios2_qsys_0|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_line\(1));

-- Location: LCCOMB_X32_Y21_N12
\inst|mm_interconnect_0|router|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal2~2_combout\ = (!\inst|nios2_qsys_0|ic_fill_line\(1) & \inst|nios2_qsys_0|ic_fill_line\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|ic_fill_line\(1),
	datad => \inst|nios2_qsys_0|ic_fill_line\(0),
	combout => \inst|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X32_Y21_N14
\inst|mm_interconnect_0|router|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal2~3_combout\ = (\inst|mm_interconnect_0|router|Equal2~2_combout\ & (\inst|mm_interconnect_0|router|Equal2~0_combout\ & (!\inst|nios2_qsys_0|ic_fill_line\(2) & \inst|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal2~2_combout\,
	datab => \inst|mm_interconnect_0|router|Equal2~0_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_line\(2),
	datad => \inst|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \inst|mm_interconnect_0|router|Equal2~3_combout\);

-- Location: FF_X32_Y21_N15
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|router|Equal2~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(3));

-- Location: LCCOMB_X32_Y21_N22
\inst|mm_interconnect_0|cmd_demux|src3_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ = (\inst|nios2_qsys_0|i_read~q\ & (\inst|mm_interconnect_0|router|Equal2~3_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(3)) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|i_read~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel\(3),
	datac => \inst|mm_interconnect_0|router|Equal2~3_combout\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1_combout\ = (\inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & (((!\inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\ & \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1_combout\);

-- Location: FF_X30_Y18_N15
\inst|mm_interconnect_0|cmd_mux_003|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0));

-- Location: LCCOMB_X27_Y21_N14
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\ = (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- !\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X27_Y19_N20
\inst|mm_interconnect_0|cmd_demux|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|av_waitrequest~q\ & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \inst|mm_interconnect_0|router|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|jtag_uart_0|av_waitrequest~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X31_Y21_N24
\inst|mm_interconnect_0|cmd_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & (\inst|mm_interconnect_0|cmd_mux|saved_grant\(0) 
-- & \inst|mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datad => \inst|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y21_N18
\inst|mm_interconnect_0|cmd_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # ((\inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X31_Y21_N12
\inst|mm_interconnect_0|cmd_demux|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\ = (\inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\ & 
-- \inst|mm_interconnect_0|router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready~combout\,
	datad => \inst|mm_interconnect_0|router|Equal2~3_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\);

-- Location: LCCOMB_X31_Y21_N30
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ = (\inst|mm_interconnect_0|cmd_demux|WideOr0~combout\ & (\inst|nios2_qsys_0|i_read~q\ & 
-- ((!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\) # (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	datac => \inst|nios2_qsys_0|i_read~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\);

-- Location: FF_X27_Y19_N31
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]~q\);

-- Location: LCCOMB_X27_Y19_N30
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]~q\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # 
-- ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X27_Y18_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]~q\);

-- Location: FF_X28_Y22_N17
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][107]~q\);

-- Location: LCCOMB_X28_Y22_N16
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][107]~q\)))) # (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(0)) # 
-- ((\inst|mm_interconnect_0|cmd_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][107]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X27_Y18_N24
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~feeder_combout\ = \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~feeder_combout\);

-- Location: FF_X27_Y18_N25
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~q\);

-- Location: LCCOMB_X27_Y18_N26
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]~q\) # 
-- ((\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~q\)))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][107]~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0_combout\);

-- Location: FF_X27_Y25_N13
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]~q\);

-- Location: LCCOMB_X27_Y25_N12
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]~q\)) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_001|src_payload\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_payload\(0),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X27_Y25_N27
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]~q\);

-- Location: LCCOMB_X27_Y25_N26
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0_combout\) # 
-- ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]~q\ & \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0_combout\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]~q\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1_combout\);

-- Location: LCCOMB_X24_Y22_N0
\inst|mm_interconnect_0|rsp_mux|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # ((\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: FF_X25_Y18_N9
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]~q\);

-- Location: LCCOMB_X25_Y18_N8
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]~q\)))) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X25_Y18_N25
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]~q\);

-- Location: LCCOMB_X25_Y18_N24
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\ = (\inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1_combout\) 
-- # ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]~q\ & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]~q\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~0_combout\ = \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ $ 
-- (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\(0) $ (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\(0),
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X31_Y21_N7
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\(0));

-- Location: LCCOMB_X31_Y21_N2
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ & 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\) # ((!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\ & 
-- !\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\(0))))) # (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\ & ((!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\(0)) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count\(0),
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0_combout\);

-- Location: FF_X31_Y21_N3
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\);

-- Location: LCCOMB_X31_Y21_N22
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~1_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\ & 
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~1_combout\);

-- Location: LCCOMB_X39_Y19_N4
\inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_ap_cnt\(0),
	combout => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X39_Y19_N5
\inst|nios2_qsys_0|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X39_Y19_N10
\inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datab => \inst|nios2_qsys_0|ic_fill_ap_cnt\(0),
	datac => \inst|nios2_qsys_0|ic_fill_ap_cnt\(1),
	combout => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X39_Y19_N11
\inst|nios2_qsys_0|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X39_Y19_N0
\inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datab => \inst|nios2_qsys_0|ic_fill_ap_cnt\(0),
	datac => \inst|nios2_qsys_0|ic_fill_ap_cnt\(2),
	datad => \inst|nios2_qsys_0|ic_fill_ap_cnt\(1),
	combout => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X39_Y19_N1
\inst|nios2_qsys_0|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X39_Y19_N22
\inst|nios2_qsys_0|Add6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|ic_fill_ap_cnt\(1),
	datab => \inst|nios2_qsys_0|ic_fill_ap_cnt\(2),
	datac => \inst|nios2_qsys_0|ic_fill_ap_cnt\(0),
	datad => \inst|nios2_qsys_0|ic_fill_ap_cnt\(3),
	combout => \inst|nios2_qsys_0|Add6~0_combout\);

-- Location: LCCOMB_X39_Y19_N18
\inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add6~0_combout\,
	datac => \inst|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	combout => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X39_Y19_N19
\inst|nios2_qsys_0|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X31_Y21_N10
\inst|nios2_qsys_0|i_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~1_combout\,
	datab => \inst|nios2_qsys_0|ic_fill_active~q\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|nios2_qsys_0|ic_fill_ap_cnt\(3),
	combout => \inst|nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: LCCOMB_X31_Y21_N0
\inst|nios2_qsys_0|i_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|i_read_nxt~0_combout\,
	datab => \inst|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2_qsys_0|i_read~q\,
	datad => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\,
	combout => \inst|nios2_qsys_0|i_read_nxt~1_combout\);

-- Location: FF_X31_Y21_N1
\inst|nios2_qsys_0|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|i_read_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_read~q\);

-- Location: LCCOMB_X27_Y19_N22
\inst|mm_interconnect_0|cmd_mux_002|src_data[71]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(71) = (\inst|nios2_qsys_0|i_read~q\ & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\)))) # (!\inst|nios2_qsys_0|i_read~q\ & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|i_read~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(71));

-- Location: LCCOMB_X27_Y19_N8
\inst|jtag_uart_0|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_waitrequest~0_combout\ = (\inst|jtag_uart_0|always2~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|src_data\(71)) # ((\inst|nios2_qsys_0|d_write~q\ & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|src_data\(71),
	datab => \inst|nios2_qsys_0|d_write~q\,
	datac => \inst|jtag_uart_0|always2~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: FF_X27_Y19_N9
\inst|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_waitrequest~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X26_Y18_N10
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|jtag_uart_0|av_waitrequest~q\ & (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & \inst|mm_interconnect_0|cmd_mux_002|src_data\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|av_waitrequest~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|src_data\(71),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X26_Y18_N22
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X26_Y18_N23
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X26_Y18_N9
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]~q\);

-- Location: LCCOMB_X26_Y18_N8
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]~q\))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]~q\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X26_Y18_N5
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\);

-- Location: LCCOMB_X25_Y21_N24
\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\ & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: FF_X25_Y18_N31
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\);

-- Location: LCCOMB_X25_Y18_N30
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\)))) # 
-- (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|d_write~q\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X25_Y18_N15
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\);

-- Location: FF_X27_Y19_N29
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]~q\);

-- Location: LCCOMB_X27_Y19_N28
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]~q\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|nios2_qsys_0|d_write~q\ & 
-- ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|nios2_qsys_0|d_write~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X27_Y18_N31
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~q\);

-- Location: LCCOMB_X25_Y18_N14
\inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~q\) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\)))) # (!\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X36_Y18_N26
\inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\) # (\inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2_combout\);

-- Location: LCCOMB_X36_Y18_N12
\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2_combout\ & ((\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\) # 
-- ((\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ & \inst|nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2_combout\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X36_Y18_N13
\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X32_Y18_N16
\inst|mm_interconnect_0|cmd_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (!\inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \inst|nios2_qsys_0|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X27_Y25_N14
\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & (\inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((\inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\) # (\inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X27_Y25_N22
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X27_Y25_N23
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X27_Y25_N0
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((\inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\) # (\inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X27_Y25_N10
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & (!\inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X27_Y25_N11
\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y25_N20
\inst|mm_interconnect_0|cmd_demux|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X32_Y18_N26
\inst|mm_interconnect_0|cmd_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ = (\inst|jtag_uart_0|av_waitrequest~q\ & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \inst|mm_interconnect_0|router_001|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|av_waitrequest~q\,
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|mm_interconnect_0|router_001|Equal3~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X32_Y18_N12
\inst|mm_interconnect_0|cmd_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\) # ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & 
-- (!\inst|mm_interconnect_0|router_001|Equal1~1_combout\ & \inst|mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0_combout\,
	datab => \inst|mm_interconnect_0|router_001|Equal1~1_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y18_N22
\inst|mm_interconnect_0|cmd_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\) # ((\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & (\inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datab => \inst|mm_interconnect_0|router_001|src_channel[1]~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X36_Y18_N30
\inst|nios2_qsys_0|M_st_stall~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\,
	datac => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|nios2_qsys_0|d_read~q\,
	combout => \inst|nios2_qsys_0|M_st_stall~1_combout\);

-- Location: LCCOMB_X36_Y14_N30
\inst|nios2_qsys_0|M_ld_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_valid_from_E~q\,
	datab => \inst|nios2_qsys_0|M_ctrl_ld~q\,
	datac => \inst|nios2_qsys_0|av_ld_or_div_done~q\,
	combout => \inst|nios2_qsys_0|M_ld_stall~0_combout\);

-- Location: LCCOMB_X36_Y14_N8
\inst|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_shift_rot_cnt\(0),
	datad => \inst|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1_combout\);

-- Location: FF_X36_Y14_N9
\inst|nios2_qsys_0|M_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_cnt\(0));

-- Location: LCCOMB_X36_Y14_N14
\inst|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_cnt\(0),
	datac => \inst|nios2_qsys_0|M_shift_rot_cnt\(1),
	datad => \inst|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0_combout\);

-- Location: FF_X36_Y14_N15
\inst|nios2_qsys_0|M_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_cnt\(1));

-- Location: LCCOMB_X36_Y14_N10
\inst|nios2_qsys_0|M_shift_rot_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_shift_rot_cnt\(0),
	datac => \inst|nios2_qsys_0|M_shift_rot_cnt\(1),
	datad => \inst|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst|nios2_qsys_0|M_shift_rot_stall_nxt~0_combout\);

-- Location: LCCOMB_X36_Y14_N24
\inst|nios2_qsys_0|M_shift_rot_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_shift_rot~q\,
	datab => \inst|nios2_qsys_0|M_shift_rot_stall_nxt~0_combout\,
	datac => \inst|nios2_qsys_0|M_shift_rot_stall~q\,
	datad => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\,
	combout => \inst|nios2_qsys_0|M_shift_rot_stall_nxt~1_combout\);

-- Location: FF_X36_Y14_N25
\inst|nios2_qsys_0|M_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_shift_rot_stall_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_shift_rot_stall~q\);

-- Location: LCCOMB_X36_Y14_N0
\inst|nios2_qsys_0|W_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst|nios2_qsys_0|M_ld_stall~0_combout\,
	datad => \inst|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst|nios2_qsys_0|W_stall~0_combout\);

-- Location: LCCOMB_X36_Y18_N16
\inst|nios2_qsys_0|W_stall\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_stall~1_combout\,
	datab => \inst|nios2_qsys_0|d_write~q\,
	datac => \inst|nios2_qsys_0|W_stall~0_combout\,
	datad => \inst|nios2_qsys_0|d_read_nxt~0_combout\,
	combout => \inst|nios2_qsys_0|W_stall~combout\);

-- Location: LCCOMB_X36_Y22_N8
\inst|nios2_qsys_0|W_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|W_stall~combout\,
	datad => \inst|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst|nios2_qsys_0|W_valid~0_combout\);

-- Location: FF_X40_Y19_N25
\inst|nios2_qsys_0|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_ctrl_break~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_ctrl_break~q\);

-- Location: LCCOMB_X40_Y19_N26
\inst|nios2_qsys_0|M_iw[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|E_iw\(15),
	combout => \inst|nios2_qsys_0|M_iw[15]~feeder_combout\);

-- Location: FF_X40_Y19_N27
\inst|nios2_qsys_0|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_iw[15]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(15));

-- Location: LCCOMB_X40_Y19_N16
\inst|nios2_qsys_0|M_iw[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|E_iw\(16),
	combout => \inst|nios2_qsys_0|M_iw[16]~feeder_combout\);

-- Location: FF_X40_Y19_N17
\inst|nios2_qsys_0|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_iw[16]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(16));

-- Location: FF_X40_Y19_N31
\inst|nios2_qsys_0|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_iw\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(13));

-- Location: LCCOMB_X43_Y19_N8
\inst|nios2_qsys_0|M_iw[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|E_iw\(14),
	combout => \inst|nios2_qsys_0|M_iw[14]~feeder_combout\);

-- Location: FF_X43_Y19_N9
\inst|nios2_qsys_0|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_iw[14]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(14));

-- Location: LCCOMB_X40_Y19_N30
\inst|nios2_qsys_0|hbreak_enabled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_iw\(15),
	datab => \inst|nios2_qsys_0|M_iw\(16),
	datac => \inst|nios2_qsys_0|M_iw\(13),
	datad => \inst|nios2_qsys_0|M_iw\(14),
	combout => \inst|nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: LCCOMB_X36_Y16_N20
\inst|nios2_qsys_0|M_iw[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|E_iw\(5),
	combout => \inst|nios2_qsys_0|M_iw[5]~feeder_combout\);

-- Location: FF_X36_Y16_N21
\inst|nios2_qsys_0|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_iw[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(5));

-- Location: FF_X36_Y16_N17
\inst|nios2_qsys_0|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_iw\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(12));

-- Location: FF_X36_Y16_N3
\inst|nios2_qsys_0|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_iw\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(11));

-- Location: LCCOMB_X36_Y16_N16
\inst|nios2_qsys_0|hbreak_enabled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_iw\(5),
	datab => \inst|nios2_qsys_0|M_iw\(4),
	datac => \inst|nios2_qsys_0|M_iw\(12),
	datad => \inst|nios2_qsys_0|M_iw\(11),
	combout => \inst|nios2_qsys_0|hbreak_enabled~1_combout\);

-- Location: LCCOMB_X36_Y16_N18
\inst|nios2_qsys_0|M_iw[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|E_iw\(1),
	combout => \inst|nios2_qsys_0|M_iw[1]~feeder_combout\);

-- Location: FF_X36_Y16_N19
\inst|nios2_qsys_0|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_iw[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(1));

-- Location: FF_X36_Y16_N9
\inst|nios2_qsys_0|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|E_iw\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(0));

-- Location: LCCOMB_X36_Y16_N22
\inst|nios2_qsys_0|M_iw[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|E_iw\(2),
	combout => \inst|nios2_qsys_0|M_iw[2]~feeder_combout\);

-- Location: FF_X36_Y16_N23
\inst|nios2_qsys_0|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_iw[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_iw\(2));

-- Location: LCCOMB_X36_Y16_N8
\inst|nios2_qsys_0|hbreak_enabled~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_iw\(1),
	datab => \inst|nios2_qsys_0|M_iw\(3),
	datac => \inst|nios2_qsys_0|M_iw\(0),
	datad => \inst|nios2_qsys_0|M_iw\(2),
	combout => \inst|nios2_qsys_0|hbreak_enabled~2_combout\);

-- Location: LCCOMB_X40_Y19_N24
\inst|nios2_qsys_0|hbreak_enabled~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|hbreak_enabled~0_combout\,
	datab => \inst|nios2_qsys_0|hbreak_enabled~1_combout\,
	datac => \inst|nios2_qsys_0|M_ctrl_break~q\,
	datad => \inst|nios2_qsys_0|hbreak_enabled~2_combout\,
	combout => \inst|nios2_qsys_0|hbreak_enabled~3_combout\);

-- Location: LCCOMB_X40_Y19_N22
\inst|nios2_qsys_0|hbreak_enabled~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|W_valid~0_combout\,
	datab => \inst|nios2_qsys_0|M_ctrl_break~q\,
	datac => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datad => \inst|nios2_qsys_0|hbreak_enabled~3_combout\,
	combout => \inst|nios2_qsys_0|hbreak_enabled~4_combout\);

-- Location: FF_X40_Y19_N23
\inst|nios2_qsys_0|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|hbreak_enabled~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|hbreak_enabled~q\);

-- Location: FF_X29_Y23_N1
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X29_Y23_N8
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X29_Y23_N9
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X29_Y23_N7
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X26_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X26_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X25_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X25_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X26_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X26_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X26_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X26_Y11_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X26_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X26_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X25_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X25_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X25_Y11_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X25_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X24_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\);

-- Location: LCCOMB_X24_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout\);

-- Location: LCCOMB_X25_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X25_Y11_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X25_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X24_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\);

-- Location: LCCOMB_X24_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\);

-- Location: LCCOMB_X25_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X25_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X25_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X25_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X25_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X24_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X24_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X25_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X25_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X25_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X25_Y11_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X25_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X25_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X25_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X25_Y12_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X25_Y12_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X25_Y12_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X25_Y12_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X25_Y12_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X25_Y12_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X25_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X25_Y12_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X25_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X25_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X25_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X24_Y12_N0
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X24_Y12_N1
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X25_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X26_Y12_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X26_Y12_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X25_Y12_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X26_Y12_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X26_Y12_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X26_Y12_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X26_Y12_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X26_Y12_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X26_Y12_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X26_Y12_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X26_Y12_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\);

-- Location: LCCOMB_X26_Y12_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X26_Y12_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X26_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X26_Y12_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X25_Y12_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X26_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X25_Y12_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X25_Y12_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X25_Y12_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X26_Y12_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X26_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X25_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X25_Y12_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X26_Y12_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X25_Y12_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X25_Y12_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X26_Y12_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X26_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X26_Y12_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X25_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X25_Y12_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X25_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X26_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X26_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X25_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X25_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X25_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X25_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X12_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X31_Y23_N22
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X31_Y23_N23
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X29_Y23_N16
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCCOMB_X32_Y23_N2
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	datab => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: FF_X32_Y23_N3
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X34_Y21_N30
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X34_Y21_N31
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X29_Y24_N25
\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X29_Y24_N24
\inst|rst_controller|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|merged_reset~0_combout\ = (\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest~q\) # (!\KEY_n[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY_n[0]~input_o\,
	datac => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest~q\,
	combout => \inst|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G12
\inst|rst_controller|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X26_Y25_N23
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X26_Y25_N21
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X26_Y25_N26
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X26_Y25_N27
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X26_Y25_N17
\inst|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X26_Y25_N28
\inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \inst|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X26_Y25_N29
\inst|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X26_Y25_N30
\inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \inst|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X26_Y25_N31
\inst|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X26_Y25_N6
\inst|rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|r_sync_rst_chain~0_combout\ = (\inst|rst_controller|altera_reset_synchronizer_int_chain\(2) & \inst|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	datad => \inst|rst_controller|r_sync_rst_chain\(2),
	combout => \inst|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X26_Y25_N7
\inst|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst_chain\(1));

-- Location: FF_X26_Y25_N5
\inst|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X26_Y25_N12
\inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\inst|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X26_Y25_N13
\inst|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X26_Y25_N0
\inst|rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|WideOr0~0_combout\ = (\inst|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\inst|rst_controller|r_sync_rst_chain\(1) & \inst|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|r_sync_rst_chain\(1),
	datac => \inst|rst_controller|r_sync_rst~q\,
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \inst|rst_controller|WideOr0~0_combout\);

-- Location: FF_X26_Y25_N1
\inst|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G11
\inst|rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X20_Y14_N17
\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X27_Y21_N8
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ = (\inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\ & (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- !\inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~1_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datad => \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X27_Y21_N9
\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X27_Y18_N18
\inst|mm_interconnect_0|rsp_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]~q\) # 
-- (!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][90]~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X27_Y18_N30
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0_combout\ = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~q\ & 
-- ((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\)) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~q\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X27_Y25_N8
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1_combout\ = (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0_combout\ & ((!\inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- (!\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0_combout\,
	datac => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\,
	datad => \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X24_Y22_N18
\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2_combout\ = (\inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & (\inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1_combout\ & 
-- ((!\inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]~q\) # (!\inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	datac => \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]~q\,
	datad => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1_combout\,
	combout => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2_combout\);

-- Location: FF_X24_Y22_N19
\inst|nios2_qsys_0|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X35_Y16_N26
\inst|nios2_qsys_0|F_iw[31]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	combout => \inst|nios2_qsys_0|F_iw[31]~19_combout\);

-- Location: FF_X35_Y16_N27
\inst|nios2_qsys_0|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[31]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X34_Y16_N20
\inst|nios2_qsys_0|D_src1_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_dst_regnum\(0),
	datab => \inst|nios2_qsys_0|D_iw\(28),
	datac => \inst|nios2_qsys_0|E_dst_regnum\(1),
	datad => \inst|nios2_qsys_0|D_iw\(27),
	combout => \inst|nios2_qsys_0|D_src1_hazard_E~0_combout\);

-- Location: LCCOMB_X32_Y16_N0
\inst|nios2_qsys_0|D_src1_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_dst_regnum\(3),
	datab => \inst|nios2_qsys_0|D_iw\(30),
	datac => \inst|nios2_qsys_0|E_dst_regnum\(2),
	datad => \inst|nios2_qsys_0|D_iw\(29),
	combout => \inst|nios2_qsys_0|D_src1_hazard_E~1_combout\);

-- Location: LCCOMB_X34_Y16_N14
\inst|nios2_qsys_0|D_src1_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_src1_hazard_E~0_combout\,
	datac => \inst|nios2_qsys_0|D_src1_hazard_E~1_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	combout => \inst|nios2_qsys_0|D_src1_hazard_E~2_combout\);

-- Location: LCCOMB_X35_Y16_N10
\inst|nios2_qsys_0|D_src1_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(31),
	datab => \inst|nios2_qsys_0|E_wr_dst_reg~0_combout\,
	datac => \inst|nios2_qsys_0|E_dst_regnum\(4),
	datad => \inst|nios2_qsys_0|D_src1_hazard_E~2_combout\,
	combout => \inst|nios2_qsys_0|D_src1_hazard_E~combout\);

-- Location: FF_X35_Y16_N11
\inst|nios2_qsys_0|E_src1_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_src1_hazard_E~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_hazard_M~q\);

-- Location: LCCOMB_X35_Y12_N10
\inst|nios2_qsys_0|E_src1_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst|nios2_qsys_0|W_wr_data\(31),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[31]~31_combout\);

-- Location: FF_X35_Y12_N11
\inst|nios2_qsys_0|E_src1_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[31]~31_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(31));

-- Location: LCCOMB_X38_Y9_N8
\inst|nios2_qsys_0|M_mul_src1[31]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst|nios2_qsys_0|E_src1_prelim\(31),
	datad => \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35_combout\,
	combout => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\);

-- Location: LCCOMB_X39_Y11_N16
\inst|nios2_qsys_0|Add13~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[0]~12_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => VCC,
	cout => \inst|nios2_qsys_0|Add13~1_cout\);

-- Location: LCCOMB_X39_Y11_N18
\inst|nios2_qsys_0|Add13~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[1]~11_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~1_cout\,
	cout => \inst|nios2_qsys_0|Add13~3_cout\);

-- Location: LCCOMB_X39_Y11_N20
\inst|nios2_qsys_0|Add13~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[2]~10_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~3_cout\,
	cout => \inst|nios2_qsys_0|Add13~5_cout\);

-- Location: LCCOMB_X39_Y11_N22
\inst|nios2_qsys_0|Add13~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[3]~9_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~5_cout\,
	cout => \inst|nios2_qsys_0|Add13~7_cout\);

-- Location: LCCOMB_X39_Y11_N24
\inst|nios2_qsys_0|Add13~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datab => \inst|nios2_qsys_0|E_src1[4]~8_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~7_cout\,
	cout => \inst|nios2_qsys_0|Add13~9_cout\);

-- Location: LCCOMB_X39_Y11_N26
\inst|nios2_qsys_0|Add13~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[5]~7_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~9_cout\,
	cout => \inst|nios2_qsys_0|Add13~11_cout\);

-- Location: LCCOMB_X39_Y11_N28
\inst|nios2_qsys_0|Add13~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	datab => \inst|nios2_qsys_0|E_src1[6]~6_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~11_cout\,
	cout => \inst|nios2_qsys_0|Add13~13_cout\);

-- Location: LCCOMB_X39_Y11_N30
\inst|nios2_qsys_0|Add13~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[7]~5_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~13_cout\,
	cout => \inst|nios2_qsys_0|Add13~15_cout\);

-- Location: LCCOMB_X39_Y10_N0
\inst|nios2_qsys_0|Add13~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	datab => \inst|nios2_qsys_0|E_src1[8]~4_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~15_cout\,
	cout => \inst|nios2_qsys_0|Add13~17_cout\);

-- Location: LCCOMB_X39_Y10_N2
\inst|nios2_qsys_0|Add13~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[9]~3_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~17_cout\,
	cout => \inst|nios2_qsys_0|Add13~19_cout\);

-- Location: LCCOMB_X39_Y10_N4
\inst|nios2_qsys_0|Add13~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[10]~2_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~19_cout\,
	cout => \inst|nios2_qsys_0|Add13~21_cout\);

-- Location: LCCOMB_X39_Y10_N6
\inst|nios2_qsys_0|Add13~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	datab => \inst|nios2_qsys_0|E_src1[11]~1_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~21_cout\,
	cout => \inst|nios2_qsys_0|Add13~23_cout\);

-- Location: LCCOMB_X39_Y10_N8
\inst|nios2_qsys_0|Add13~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[12]~0_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~23_cout\,
	cout => \inst|nios2_qsys_0|Add13~25_cout\);

-- Location: LCCOMB_X39_Y10_N10
\inst|nios2_qsys_0|Add13~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[13]~15_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~25_cout\,
	cout => \inst|nios2_qsys_0|Add13~27_cout\);

-- Location: LCCOMB_X39_Y10_N12
\inst|nios2_qsys_0|Add13~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[14]~14_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~27_cout\,
	cout => \inst|nios2_qsys_0|Add13~29_cout\);

-- Location: LCCOMB_X39_Y10_N14
\inst|nios2_qsys_0|Add13~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[15]~13_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~29_cout\,
	cout => \inst|nios2_qsys_0|Add13~31_cout\);

-- Location: LCCOMB_X39_Y10_N16
\inst|nios2_qsys_0|Add13~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[16]~29_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~31_cout\,
	cout => \inst|nios2_qsys_0|Add13~33_cout\);

-- Location: LCCOMB_X39_Y10_N18
\inst|nios2_qsys_0|Add13~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[17]~27_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~33_cout\,
	cout => \inst|nios2_qsys_0|Add13~35_cout\);

-- Location: LCCOMB_X39_Y10_N20
\inst|nios2_qsys_0|Add13~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[18]~25_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~35_cout\,
	cout => \inst|nios2_qsys_0|Add13~37_cout\);

-- Location: LCCOMB_X39_Y10_N22
\inst|nios2_qsys_0|Add13~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[19]~23_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~37_cout\,
	cout => \inst|nios2_qsys_0|Add13~39_cout\);

-- Location: LCCOMB_X39_Y10_N24
\inst|nios2_qsys_0|Add13~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[20]~21_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~39_cout\,
	cout => \inst|nios2_qsys_0|Add13~41_cout\);

-- Location: LCCOMB_X39_Y10_N26
\inst|nios2_qsys_0|Add13~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[21]~19_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~41_cout\,
	cout => \inst|nios2_qsys_0|Add13~43_cout\);

-- Location: LCCOMB_X39_Y10_N28
\inst|nios2_qsys_0|Add13~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[22]~17_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~43_cout\,
	cout => \inst|nios2_qsys_0|Add13~45_cout\);

-- Location: LCCOMB_X39_Y10_N30
\inst|nios2_qsys_0|Add13~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[23]~15_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~45_cout\,
	cout => \inst|nios2_qsys_0|Add13~47_cout\);

-- Location: LCCOMB_X39_Y9_N0
\inst|nios2_qsys_0|Add13~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[24]~13_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~47_cout\,
	cout => \inst|nios2_qsys_0|Add13~49_cout\);

-- Location: LCCOMB_X39_Y9_N2
\inst|nios2_qsys_0|Add13~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[25]~11_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~49_cout\,
	cout => \inst|nios2_qsys_0|Add13~51_cout\);

-- Location: LCCOMB_X39_Y9_N4
\inst|nios2_qsys_0|Add13~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[26]~9_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~51_cout\,
	cout => \inst|nios2_qsys_0|Add13~53_cout\);

-- Location: LCCOMB_X39_Y9_N6
\inst|nios2_qsys_0|Add13~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[27]~7_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~53_cout\,
	cout => \inst|nios2_qsys_0|Add13~55_cout\);

-- Location: LCCOMB_X39_Y9_N8
\inst|nios2_qsys_0|Add13~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[28]~5_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~55_cout\,
	cout => \inst|nios2_qsys_0|Add13~57_cout\);

-- Location: LCCOMB_X39_Y9_N10
\inst|nios2_qsys_0|Add13~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_arith_src2[29]~3_combout\,
	datab => \inst|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~57_cout\,
	cout => \inst|nios2_qsys_0|Add13~59_cout\);

-- Location: LCCOMB_X39_Y9_N12
\inst|nios2_qsys_0|Add13~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datab => \inst|nios2_qsys_0|E_arith_src2[30]~1_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~59_cout\,
	cout => \inst|nios2_qsys_0|Add13~61_cout\);

-- Location: LCCOMB_X39_Y9_N14
\inst|nios2_qsys_0|Add13~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datab => \inst|nios2_qsys_0|E_src2[31]~1_combout\,
	datad => VCC,
	cin => \inst|nios2_qsys_0|Add13~61_cout\,
	cout => \inst|nios2_qsys_0|Add13~63_cout\);

-- Location: LCCOMB_X39_Y9_N16
\inst|nios2_qsys_0|Add13~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|nios2_qsys_0|Add13~63_cout\,
	combout => \inst|nios2_qsys_0|Add13~64_combout\);

-- Location: LCCOMB_X37_Y9_N16
\inst|nios2_qsys_0|Add8|auto_generated|result_int[33]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	cin => \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~65\,
	combout => \inst|nios2_qsys_0|Add8|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X37_Y9_N18
\inst|nios2_qsys_0|E_br_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|Add13~64_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[33]~66_combout\,
	combout => \inst|nios2_qsys_0|E_br_result~0_combout\);

-- Location: LCCOMB_X40_Y19_N4
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_op_eret~0_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(16),
	datac => \inst|nios2_qsys_0|E_iw\(13),
	datad => \inst|nios2_qsys_0|E_iw\(15),
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X40_Y17_N8
\inst|nios2_qsys_0|E_wrctl_status\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_iw\(7),
	datab => \inst|nios2_qsys_0|E_iw\(8),
	datac => \inst|nios2_qsys_0|E_iw\(6),
	datad => \inst|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	combout => \inst|nios2_qsys_0|E_wrctl_status~combout\);

-- Location: LCCOMB_X40_Y15_N10
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|M_bstatus_reg_pie~q\,
	datac => \inst|nios2_qsys_0|E_iw\(14),
	datad => \inst|nios2_qsys_0|M_estatus_reg_pie~q\,
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X40_Y15_N20
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~2_combout\,
	datab => \inst|nios2_qsys_0|E_wrctl_status~combout\,
	datac => \inst|nios2_qsys_0|M_status_reg_pie~q\,
	datad => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~3_combout\,
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X40_Y15_N30
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_break~q\,
	datab => \inst|nios2_qsys_0|E_ctrl_exception~q\,
	datac => \inst|nios2_qsys_0|E_ctrl_crst~q\,
	datad => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~4_combout\,
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X40_Y19_N8
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_op_eret~0_combout\,
	datab => \inst|nios2_qsys_0|E_iw\(13),
	datac => \inst|nios2_qsys_0|E_iw\(15),
	datad => \inst|nios2_qsys_0|E_iw\(16),
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X40_Y15_N16
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|nios2_qsys_0|E_wrctl_status~combout\,
	datac => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\,
	datad => \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\,
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X40_Y15_N18
\inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_br_result~0_combout\,
	datab => \inst|nios2_qsys_0|E_ctrl_cmp~q\,
	datac => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~5_combout\,
	datad => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~1_combout\,
	combout => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~6_combout\);

-- Location: FF_X40_Y15_N19
\inst|nios2_qsys_0|M_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|M_status_reg_pie~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_status_reg_pie~q\);

-- Location: LCCOMB_X38_Y16_N10
\inst|nios2_qsys_0|D_iw[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_status_reg_pie~q\,
	datab => \inst|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst|nios2_qsys_0|M_ipending_reg_irq0~q\,
	combout => \inst|nios2_qsys_0|D_iw[4]~0_combout\);

-- Location: LCCOMB_X40_Y17_N16
\inst|nios2_qsys_0|F_iw[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_iw[4]~0_combout\,
	datac => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|nios2_qsys_0|F_iw[0]~1_combout\);

-- Location: FF_X40_Y17_N17
\inst|nios2_qsys_0|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|F_iw[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X37_Y16_N26
\inst|nios2_qsys_0|D_wr_dst_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_iw\(0),
	datab => \inst|nios2_qsys_0|Equal4~8_combout\,
	datac => \inst|nios2_qsys_0|D_ctrl_cmp~2_combout\,
	datad => \inst|nios2_qsys_0|D_ctrl_br~0_combout\,
	combout => \inst|nios2_qsys_0|D_wr_dst_reg~13_combout\);

-- Location: LCCOMB_X37_Y16_N12
\inst|nios2_qsys_0|D_wr_dst_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_wr_dst_reg~13_combout\,
	datab => \inst|nios2_qsys_0|D_wr_dst_reg~17_combout\,
	datac => \inst|nios2_qsys_0|D_valid~combout\,
	datad => \inst|nios2_qsys_0|Equal4~10_combout\,
	combout => \inst|nios2_qsys_0|D_wr_dst_reg~14_combout\);

-- Location: LCCOMB_X32_Y16_N6
\inst|nios2_qsys_0|D_wr_dst_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_qsys_0|D_dst_regnum[3]~7_combout\,
	datac => \inst|nios2_qsys_0|D_dst_regnum[0]~6_combout\,
	datad => \inst|nios2_qsys_0|D_dst_regnum[2]~8_combout\,
	combout => \inst|nios2_qsys_0|D_wr_dst_reg~15_combout\);

-- Location: LCCOMB_X35_Y16_N12
\inst|nios2_qsys_0|D_wr_dst_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|D_wr_dst_reg~14_combout\,
	datab => \inst|nios2_qsys_0|D_dst_regnum[4]~5_combout\,
	datac => \inst|nios2_qsys_0|D_wr_dst_reg~15_combout\,
	datad => \inst|nios2_qsys_0|D_dst_regnum[1]~9_combout\,
	combout => \inst|nios2_qsys_0|D_wr_dst_reg~16_combout\);

-- Location: FF_X35_Y16_N13
\inst|nios2_qsys_0|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|D_wr_dst_reg~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X35_Y16_N30
\inst|nios2_qsys_0|E_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_wr_dst_reg_from_D~q\,
	datab => \inst|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst|nios2_qsys_0|E_hbreak_req~combout\,
	combout => \inst|nios2_qsys_0|E_wr_dst_reg~0_combout\);

-- Location: FF_X35_Y16_N31
\inst|nios2_qsys_0|M_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_wr_dst_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_wr_dst_reg~q\);

-- Location: LCCOMB_X35_Y12_N24
\inst|nios2_qsys_0|E_src1_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|nios2_qsys_0|W_wr_data\(2),
	datad => \inst|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst|nios2_qsys_0|E_src1_prelim[2]~3_combout\);

-- Location: FF_X35_Y12_N25
\inst|nios2_qsys_0|E_src1_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_src1_prelim[2]~3_combout\,
	asdata => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|E_src1_prelim\(2));

-- Location: LCCOMB_X41_Y10_N8
\inst|nios2_qsys_0|E_src1[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1_prelim\(2),
	datac => \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23_combout\,
	datad => \inst|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst|nios2_qsys_0|E_src1[2]~10_combout\);

-- Location: LCCOMB_X38_Y10_N12
\inst|nios2_qsys_0|E_alu_result[2]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_src1[2]~10_combout\,
	datab => \inst|nios2_qsys_0|E_compare_op\(1),
	datac => \inst|nios2_qsys_0|E_compare_op\(0),
	datad => \inst|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[2]~41_combout\);

-- Location: LCCOMB_X40_Y15_N26
\inst|nios2_qsys_0|E_alu_result[2]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst|nios2_qsys_0|E_extra_pc\(0),
	datad => \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~6_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[2]~40_combout\);

-- Location: LCCOMB_X38_Y10_N4
\inst|nios2_qsys_0|E_alu_result[2]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|E_alu_result[2]~41_combout\,
	datac => \inst|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst|nios2_qsys_0|E_alu_result[2]~40_combout\,
	combout => \inst|nios2_qsys_0|E_alu_result[2]~42_combout\);

-- Location: FF_X38_Y10_N5
\inst|nios2_qsys_0|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|nios2_qsys_0|E_alu_result[2]~42_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_qsys_0|M_alu_result\(2));

-- Location: LCCOMB_X34_Y24_N22
\inst|mm_interconnect_0|cmd_mux_003|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ = (\inst|nios2_qsys_0|M_alu_result\(2) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_qsys_0|M_alu_result\(2),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\);

-- Location: LCCOMB_X23_Y18_N0
\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\) # 
-- (\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\);

-- Location: FF_X23_Y18_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\);

-- Location: LCCOMB_X18_Y16_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ & ((\inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\) # (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~q\,
	datab => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4_combout\);

-- Location: LCCOMB_X18_Y16_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\) # ((\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7_combout\);

-- Location: FF_X18_Y16_N1
\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\);

-- Location: LCCOMB_X19_Y17_N24
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\ $ (GND)
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT\ = CARRY(!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\,
	datad => VCC,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout\,
	cout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X19_Y17_N8
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout\ = !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout\);

-- Location: FF_X19_Y17_N9
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\);

-- Location: LCCOMB_X19_Y17_N26
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\);

-- Location: LCCOMB_X19_Y16_N0
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\ & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & 
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X19_Y16_N26
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2) $ 
-- (((!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0) & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3_combout\);

-- Location: FF_X19_Y16_N27
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X18_Y17_N16
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: FF_X18_Y17_N17
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X20_Y17_N24
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X20_Y17_N25
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X18_Y17_N10
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X18_Y17_N11
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X18_Y17_N4
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\);

-- Location: FF_X18_Y17_N5
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(2));

-- Location: FF_X18_Y17_N15
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2));

-- Location: LCCOMB_X19_Y16_N30
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3) $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2) & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5_combout\);

-- Location: FF_X19_Y16_N31
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X18_Y17_N24
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4) $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3) & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\ & 
-- !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1_combout\);

-- Location: FF_X18_Y17_N25
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X18_Y17_N8
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5) $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2_combout\);

-- Location: FF_X18_Y17_N9
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: FF_X18_Y17_N21
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5),
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X18_Y17_N14
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(2) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2))) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(5)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(5)) # (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(2) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(2),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(5),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X23_Y17_N8
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X23_Y17_N9
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(1));

-- Location: FF_X19_Y17_N3
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X19_Y17_N30
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(1),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\);

-- Location: FF_X19_Y17_N31
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(1));

-- Location: FF_X19_Y17_N1
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1));

-- Location: FF_X19_Y17_N7
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1),
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X19_Y17_N0
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(1),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout\);

-- Location: FF_X18_Y17_N7
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6),
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(6));

-- Location: FF_X17_Y17_N1
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6));

-- Location: FF_X17_Y17_N21
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X17_Y17_N10
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(6),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout\);

-- Location: FF_X17_Y17_N11
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(6));

-- Location: LCCOMB_X17_Y17_N30
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(6),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout\);

-- Location: FF_X17_Y17_N31
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6));

-- Location: LCCOMB_X17_Y17_N14
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X17_Y17_N15
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X17_Y17_N26
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X17_Y17_N27
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(4));

-- Location: FF_X17_Y17_N25
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(4));

-- Location: FF_X17_Y17_N29
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4));

-- Location: LCCOMB_X18_Y17_N2
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: FF_X18_Y17_N3
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X17_Y17_N28
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(6) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(4))) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(6) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6)) # (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(6),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(4),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X21_Y17_N12
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X21_Y17_N13
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X21_Y17_N0
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout\);

-- Location: FF_X21_Y17_N1
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(3));

-- Location: LCCOMB_X21_Y17_N10
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout\);

-- Location: FF_X21_Y17_N11
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3));

-- Location: LCCOMB_X21_Y17_N6
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X21_Y17_N7
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X21_Y17_N26
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g\(0),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\);

-- Location: FF_X21_Y17_N27
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(0));

-- Location: FF_X21_Y17_N15
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0));

-- Location: LCCOMB_X21_Y17_N24
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: FF_X21_Y17_N25
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X21_Y17_N14
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(0) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0))) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(3)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(3)) # (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(0) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(0),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X19_Y17_N18
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout\) # ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X19_Y16_N4
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & 
-- (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\);

-- Location: LCCOMB_X19_Y16_N20
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1) $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0) & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\ & 
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4_combout\);

-- Location: FF_X19_Y16_N21
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X19_Y16_N6
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\ = (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1) & (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\ & 
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X18_Y17_N12
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\ & 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3) & !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ & !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0_combout\);

-- Location: FF_X18_Y17_N27
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X19_Y16_N12
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: FF_X19_Y16_N13
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout\,
	ena => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q\);

-- Location: LCCOMB_X19_Y16_N10
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3) $ 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: FF_X19_Y16_N11
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout\,
	ena => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q\);

-- Location: LCCOMB_X19_Y16_N2
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q\ $ 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: FF_X19_Y16_N3
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout\,
	ena => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\);

-- Location: LCCOMB_X19_Y16_N8
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0) $ 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: FF_X19_Y16_N9
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout\,
	ena => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X21_Y17_N28
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: FF_X21_Y17_N29
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X21_Y17_N30
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(0),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\);

-- Location: FF_X21_Y17_N31
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0));

-- Location: FF_X21_Y17_N3
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0));

-- Location: LCCOMB_X21_Y17_N20
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\);

-- Location: FF_X21_Y17_N21
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3));

-- Location: LCCOMB_X21_Y17_N16
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\);

-- Location: FF_X21_Y17_N17
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3));

-- Location: LCCOMB_X21_Y17_N2
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0))) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3)) # (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(3),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(0),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(0),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(3),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X18_Y17_N0
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(5),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\);

-- Location: FF_X18_Y17_N1
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5));

-- Location: LCCOMB_X18_Y17_N28
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(5),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\);

-- Location: FF_X18_Y17_N29
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5));

-- Location: LCCOMB_X18_Y17_N30
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\);

-- Location: FF_X18_Y17_N31
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2));

-- Location: FF_X18_Y17_N19
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2));

-- Location: LCCOMB_X18_Y17_N18
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5)) # (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2))))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2) $ (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2))) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(5),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(2),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(2),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X17_Y17_N18
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(6),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\);

-- Location: FF_X17_Y17_N19
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6));

-- Location: LCCOMB_X17_Y17_N16
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(6),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout\);

-- Location: FF_X17_Y17_N17
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6));

-- Location: LCCOMB_X17_Y17_N4
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(4),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\);

-- Location: FF_X17_Y17_N5
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4));

-- Location: FF_X17_Y17_N7
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4));

-- Location: LCCOMB_X17_Y17_N6
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6))) # 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4) & 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4)) # (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6) $ 
-- (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(4),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(6),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(4),
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X19_Y17_N4
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g\(1),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\);

-- Location: FF_X19_Y17_N5
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1));

-- Location: FF_X19_Y17_N17
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1));

-- Location: LCCOMB_X19_Y17_N16
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(1) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(1),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a\(1),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout\);

-- Location: LCCOMB_X19_Y17_N10
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X17_Y23_N22
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\);

-- Location: FF_X21_Y21_N27
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(0));

-- Location: LCCOMB_X21_Y21_N28
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]~feeder_combout\);

-- Location: FF_X21_Y21_N29
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(16));

-- Location: LCCOMB_X17_Y17_N2
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a\(5) = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(6),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g\(5),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a\(5));

-- Location: LCCOMB_X19_Y17_N20
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout\ = !\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q\,
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout\);

-- Location: LCCOMB_X18_Y17_N22
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0_combout\ = \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5) $ 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0_combout\);

-- Location: LCCOMB_X20_Y15_N24
\~QUARTUS_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder_combout\);

-- Location: FF_X25_Y19_N27
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(1));

-- Location: LCCOMB_X24_Y17_N26
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder_combout\);

-- Location: FF_X24_Y17_N27
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(2));

-- Location: FF_X27_Y20_N23
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(3));

-- Location: LCCOMB_X21_Y21_N8
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]~feeder_combout\);

-- Location: FF_X21_Y21_N9
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(4));

-- Location: LCCOMB_X26_Y19_N28
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder_combout\);

-- Location: FF_X26_Y19_N29
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(5));

-- Location: LCCOMB_X23_Y19_N0
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder_combout\);

-- Location: FF_X23_Y19_N1
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(6));

-- Location: LCCOMB_X25_Y19_N14
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder_combout\);

-- Location: FF_X25_Y19_N15
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(7));

-- Location: LCCOMB_X26_Y19_N30
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]~feeder_combout\);

-- Location: FF_X26_Y19_N31
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(8));

-- Location: LCCOMB_X21_Y21_N16
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder_combout\);

-- Location: FF_X21_Y21_N17
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(9));

-- Location: LCCOMB_X24_Y22_N2
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder_combout\);

-- Location: FF_X24_Y22_N3
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(10));

-- Location: FF_X21_Y21_N31
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(11));

-- Location: FF_X21_Y21_N3
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(12));

-- Location: LCCOMB_X21_Y21_N6
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder_combout\);

-- Location: FF_X21_Y21_N7
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(13));

-- Location: LCCOMB_X21_Y21_N10
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]~feeder_combout\);

-- Location: FF_X21_Y21_N11
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(14));

-- Location: FF_X24_Y17_N19
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(15));

-- Location: LCCOMB_X25_Y19_N12
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder_combout\);

-- Location: FF_X25_Y19_N13
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(17));

-- Location: FF_X24_Y17_N13
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(18));

-- Location: FF_X25_Y17_N11
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(19));

-- Location: LCCOMB_X24_Y22_N24
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder_combout\);

-- Location: FF_X24_Y22_N25
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(20));

-- Location: LCCOMB_X24_Y17_N22
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder_combout\);

-- Location: FF_X24_Y17_N23
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(21));

-- Location: FF_X23_Y19_N27
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(22));

-- Location: FF_X24_Y17_N25
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(23));

-- Location: LCCOMB_X21_Y21_N14
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]~feeder_combout\);

-- Location: FF_X21_Y21_N15
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(24));

-- Location: FF_X21_Y21_N19
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(25));

-- Location: FF_X21_Y21_N5
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(26));

-- Location: LCCOMB_X21_Y21_N0
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder_combout\);

-- Location: FF_X21_Y21_N1
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(27));

-- Location: LCCOMB_X21_Y21_N20
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder_combout\);

-- Location: FF_X21_Y21_N21
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(28));

-- Location: LCCOMB_X21_Y21_N24
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder_combout\ = \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder_combout\);

-- Location: FF_X21_Y21_N25
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(29));

-- Location: FF_X27_Y20_N1
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(30));

-- Location: FF_X21_Y21_N13
\inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg\(31));

-- Location: M9K_X22_Y17_N0
\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 16,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LT24_System:inst|LT24_Module:lt24_ctrl_0|FIFO:FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dg1:auto_generated|altsyncram_3011:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	portbre => VCC,
	portbaddrstall => \inst|lt24_ctrl_0|LT24_Interface_inst|ALT_INV_Selector23~0_combout\,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	clk1 => \CLOCK~inputclkctrl_outclk\,
	ena0 => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~19_combout\,
	ena1 => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0_combout\,
	portadatain => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTADATAIN_bus\,
	portaaddr => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTAADDR_bus\,
	portbaddr => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y18_N20
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(4) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(4),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4_combout\);

-- Location: FF_X21_Y18_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(4));

-- Location: LCCOMB_X21_Y14_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(4) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(4) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(4) & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(4) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(4),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(4),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0_combout\);

-- Location: LCCOMB_X18_Y16_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~0_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\) # (\inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~0_combout\);

-- Location: LCCOMB_X18_Y16_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~1_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\) # (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~1_combout\);

-- Location: LCCOMB_X18_Y16_N14
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~0_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\);

-- Location: FF_X21_Y14_N25
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(4));

-- Location: LCCOMB_X21_Y18_N6
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5_combout\ = (\inst|nios2_qsys_0|M_st_data\(3) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(3),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5_combout\);

-- Location: FF_X21_Y18_N7
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(3));

-- Location: LCCOMB_X21_Y14_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(3) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(3) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(3) & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(3) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(3),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(3),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0_combout\);

-- Location: FF_X21_Y14_N27
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(3));

-- Location: LCCOMB_X21_Y18_N0
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6_combout\ = (\inst|nios2_qsys_0|M_st_data\(2) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(2),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6_combout\);

-- Location: FF_X21_Y18_N1
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(2));

-- Location: LCCOMB_X21_Y14_N12
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(2) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(2) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(2) & 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(2) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(2),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(2),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0_combout\);

-- Location: FF_X21_Y14_N13
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(2));

-- Location: LCCOMB_X21_Y18_N10
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18_combout\ = (\inst|nios2_qsys_0|M_st_data\(1) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18_combout\);

-- Location: FF_X21_Y18_N11
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(1));

-- Location: LCCOMB_X21_Y14_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(1) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(1) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(1) & 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(1) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(1),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(1),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0_combout\);

-- Location: FF_X21_Y14_N23
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(1));

-- Location: LCCOMB_X21_Y18_N28
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(0) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(0),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19_combout\);

-- Location: FF_X21_Y18_N29
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(0));

-- Location: LCCOMB_X21_Y14_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(0) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(0) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(0) & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(0) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(0),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0_combout\);

-- Location: FF_X21_Y14_N9
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(0));

-- Location: LCCOMB_X21_Y18_N14
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(5) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(5),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7_combout\);

-- Location: FF_X21_Y18_N15
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(5));

-- Location: LCCOMB_X21_Y14_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(5) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(5) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(5) & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(5) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(5),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(5),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0_combout\);

-- Location: FF_X21_Y14_N11
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(5));

-- Location: LCCOMB_X21_Y18_N24
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8_combout\ = (\inst|nios2_qsys_0|M_st_data\(6) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(6),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8_combout\);

-- Location: FF_X21_Y18_N25
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(6));

-- Location: LCCOMB_X21_Y14_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(6)) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(6) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(6) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(6),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(6),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0_combout\);

-- Location: FF_X21_Y14_N21
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(6));

-- Location: LCCOMB_X21_Y18_N2
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(7) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(7),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9_combout\);

-- Location: FF_X21_Y18_N3
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(7));

-- Location: LCCOMB_X21_Y14_N6
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(7) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(7) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(7) & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(7) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(7),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(7),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0_combout\);

-- Location: FF_X21_Y14_N7
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(7));

-- Location: LCCOMB_X21_Y18_N12
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10_combout\ = (\inst|nios2_qsys_0|M_st_data\(8) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(8),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10_combout\);

-- Location: FF_X21_Y18_N13
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(8));

-- Location: LCCOMB_X21_Y14_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(8)) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(8) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(8) & 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(8),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(8),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0_combout\);

-- Location: FF_X21_Y14_N1
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(8));

-- Location: LCCOMB_X21_Y18_N30
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(9) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(9),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11_combout\);

-- Location: FF_X21_Y18_N31
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(9));

-- Location: LCCOMB_X21_Y14_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(9) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(9) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(9) & 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(9) & \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(9),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(9),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0_combout\);

-- Location: FF_X21_Y14_N19
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(9));

-- Location: LCCOMB_X23_Y18_N22
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (!\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & (\inst|nios2_qsys_0|M_st_data\(10) & 
-- \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|nios2_qsys_0|M_st_data\(10),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12_combout\);

-- Location: FF_X23_Y18_N23
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(10));

-- Location: LCCOMB_X21_Y14_N4
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(10) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(10) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(10) & 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(10) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(10),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(10),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0_combout\);

-- Location: FF_X21_Y14_N5
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(10));

-- Location: LCCOMB_X26_Y21_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(11) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(11),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13_combout\);

-- Location: FF_X26_Y21_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(11));

-- Location: LCCOMB_X21_Y14_N14
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0_combout\ = (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(11) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\) # 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(11) & !\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))) # (!\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(11) & 
-- (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(11) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(11),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(11),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0_combout\);

-- Location: FF_X21_Y14_N15
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(11));

-- Location: LCCOMB_X26_Y21_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14_combout\ = (\inst|nios2_qsys_0|M_st_data\(12) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(12),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14_combout\);

-- Location: FF_X26_Y21_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(12));

-- Location: LCCOMB_X21_Y14_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(12) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(12) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(12) & 
-- (\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(12) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(12),
	datab => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(12),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0_combout\);

-- Location: FF_X21_Y14_N17
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(12));

-- Location: LCCOMB_X26_Y21_N20
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15_combout\ = (\inst|nios2_qsys_0|M_st_data\(13) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(13),
	datab => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15_combout\);

-- Location: FF_X26_Y21_N21
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(13));

-- Location: LCCOMB_X21_Y14_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(13) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(13) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(13) & 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(13) & \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(13),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(13),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0_combout\);

-- Location: FF_X21_Y14_N3
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(13));

-- Location: LCCOMB_X21_Y18_N8
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(14) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(14),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16_combout\);

-- Location: FF_X21_Y18_N9
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(14));

-- Location: LCCOMB_X21_Y14_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(14) & (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(14) & 
-- \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\))) # (!\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(14) & 
-- (((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(14) & \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(14),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(14),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0_combout\);

-- Location: FF_X21_Y14_N29
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(14));

-- Location: LCCOMB_X21_Y18_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|nios2_qsys_0|M_st_data\(15) & (\inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|nios2_qsys_0|M_st_data\(15),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17_combout\);

-- Location: FF_X21_Y18_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|data_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(15));

-- Location: LCCOMB_X21_Y14_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & ((\inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(15)) # 
-- ((!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ & \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(15))))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\ & 
-- ((\inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE~q\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE~q\,
	datac => \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b\(15),
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|data_in\(15),
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0_combout\);

-- Location: FF_X21_Y14_N31
\inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg\(15));

-- Location: LCCOMB_X24_Y20_N24
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder_combout\ = \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(1),
	combout => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder_combout\);

-- Location: FF_X24_Y20_N25
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(1));

-- Location: FF_X24_Y20_N11
\inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg\(0));

-- Location: LCCOMB_X28_Y25_N26
\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|av_waitrequest~0_combout\ = (\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & ((\inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\) # 
-- ((\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\)))) # (!\inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\ & (((!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_readdatavalid~0_combout\,
	datac => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST~q\,
	combout => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X11_Y9_N10
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\);

-- Location: LCCOMB_X11_Y9_N28
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1)) # 
-- (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3_combout\);

-- Location: LCCOMB_X11_Y9_N22
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\);

-- Location: LCCOMB_X11_Y9_N24
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (((!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\)))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0_combout\);

-- Location: LCCOMB_X11_Y9_N20
\inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\ & ((!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\);

-- Location: LCCOMB_X11_Y9_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\ & \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\);

-- Location: LCCOMB_X11_Y9_N18
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & ((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1)) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & !\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\)))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\ & (((!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2_combout\);

-- Location: LCCOMB_X11_Y9_N8
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg~q\) # ((!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3_combout\ & 
-- !\inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4_combout\);

-- Location: FF_X11_Y9_N9
\inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg~q\);

-- Location: LCCOMB_X11_Y9_N30
\inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1)) # ((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) $ (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0_combout\);

-- Location: LCCOMB_X11_Y9_N26
\inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~q\) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0_combout\)))) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\ & (((\inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1_combout\);

-- Location: FF_X11_Y9_N27
\inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~q\);

-- Location: LCCOMB_X23_Y18_N30
\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2_combout\ = (!\inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & (\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & ((\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\) # 
-- (\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2_combout\);

-- Location: LCCOMB_X23_Y18_N28
\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2_combout\ & (!\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\ & !\inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2_combout\,
	datab => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1_combout\,
	datad => \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\);

-- Location: LCCOMB_X30_Y18_N16
\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\ & (\inst|nios2_qsys_0|M_st_data\(0) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\ & (((\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\,
	datab => \inst|nios2_qsys_0|M_st_data\(0),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4_combout\);

-- Location: FF_X30_Y18_N17
\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~q\);

-- Location: LCCOMB_X30_Y18_N26
\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2_combout\ = (\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\ & ((!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # (!\inst|nios2_qsys_0|M_st_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_qsys_0|M_st_data\(1),
	datac => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2_combout\);

-- Location: FF_X30_Y18_N27
\inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~q\);

-- Location: LCCOMB_X11_Y9_N0
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\ & (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0) & (\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) $ 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0_combout\);

-- Location: LCCOMB_X11_Y9_N4
\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2) & (!\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1) & \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(2),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(1),
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11_combout\);

-- Location: LCCOMB_X11_Y9_N2
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1_combout\ = ((\inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\)) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1_combout\);

-- Location: LCCOMB_X11_Y9_N14
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2_combout\ = (\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0)) # ((\inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\)))) # 
-- (!\inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11_combout\ & (((\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11_combout\,
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg\(0),
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1_combout\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD~q\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2_combout\);

-- Location: LCCOMB_X11_Y10_N16
\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3_combout\ = (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0_combout\ & ((\inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg~q\) # (!\inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0_combout\,
	datac => \inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg~q\,
	datad => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2_combout\,
	combout => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3_combout\);

-- Location: FF_X11_Y10_N17
\inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg~q\);

-- Location: LCCOMB_X7_Y4_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X27_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X24_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X34_Y0_N22
\GPIO_1_D11~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D11,
	o => \GPIO_1_D11~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\GPIO_1_D3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D3,
	o => \GPIO_1_D3~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\GPIO_1_D4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D4,
	o => \GPIO_1_D4~input_o\);

-- Location: IOIBUF_X36_Y0_N8
\GPIO_1_D5~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D5,
	o => \GPIO_1_D5~input_o\);

-- Location: IOIBUF_X36_Y0_N15
\GPIO_1_D6~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D6,
	o => \GPIO_1_D6~input_o\);

-- Location: IOIBUF_X47_Y0_N22
\GPIO_1_D12~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D12,
	o => \GPIO_1_D12~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\GPIO_1_D13~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D13,
	o => \GPIO_1_D13~input_o\);

-- Location: IOIBUF_X29_Y0_N1
\GPIO_1_D14~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D14,
	o => \GPIO_1_D14~input_o\);

-- Location: IOIBUF_X43_Y0_N15
\GPIO_1_D15~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D15,
	o => \GPIO_1_D15~input_o\);

-- Location: IOIBUF_X53_Y11_N8
\GPIO_1_D16~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D16,
	o => \GPIO_1_D16~input_o\);

-- Location: IOIBUF_X53_Y12_N1
\GPIO_1_D17~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D17,
	o => \GPIO_1_D17~input_o\);

-- Location: IOIBUF_X53_Y8_N22
\GPIO_1_D18~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D18,
	o => \GPIO_1_D18~input_o\);

-- Location: IOIBUF_X53_Y11_N1
\GPIO_1_D19~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D19,
	o => \GPIO_1_D19~input_o\);

-- Location: IOIBUF_X53_Y6_N15
\GPIO_1_D20~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D20,
	o => \GPIO_1_D20~input_o\);

-- Location: IOIBUF_X53_Y7_N8
\GPIO_1_D21~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D21,
	o => \GPIO_1_D21~input_o\);

-- Location: IOIBUF_X49_Y0_N1
\GPIO_1_D22~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_D22,
	o => \GPIO_1_D22~input_o\);
END structure;


