Verilog/文档/密/

*/db
*/incremental_db
*/output_files
*/simulation
*/.qsys_edit