<html><body><samp><pre>
<!@TC:1495769764>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: RICARDO

#Implementation: rotaciones

<a name=compilerReport1>$ Start of Compile</a>
#Fri May 26 05:36:04 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1495769764> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1495769764> | Setting time resolution to ns
@N: : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\top_reguni.vhd:7:7:7:17:@N::@XP_MSG">top_reguni.vhd(7)</a><!@TM:1495769764> | Top entity is set to top_regUni.
File C:\users\richie\desktop\4 semestre\dsd\rotaciones\registrouniversal.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\richie\desktop\4 semestre\dsd\rotaciones\registrouniversal.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\top_reguni.vhd:7:7:7:17:@N:CD630:@XP_MSG">top_reguni.vhd(7)</a><!@TM:1495769764> | Synthesizing work.top_reguni.behavioral 
<font color=#A52A2A>@W:<a href="@W:CD277:@XP_HELP">CD277</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\package_registrouni.vhd:9:9:9:16:@W:CD277:@XP_MSG">package_registrouni.vhd(9)</a><!@TM:1495769764> | Port direction mismatch between component and entity</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\registrouniversal.vhd:5:7:5:24:@N:CD630:@XP_MSG">registrouniversal.vhd(5)</a><!@TM:1495769764> | Synthesizing work.registrouniversal.a_registro 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\registrouniversal.vhd:41:15:41:21:@N:CD364:@XP_MSG">registrouniversal.vhd(41)</a><!@TM:1495769764> | Removed redundant assignment
Post processing for work.registrouniversal.a_registro
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\osc00o.vhd:6:7:6:12:@N:CD630:@XP_MSG">osc00o.vhd(6)</a><!@TM:1495769764> | Synthesizing work.osc00.osc0 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\osc00o.vhd:13:10:13:18:@W:CD280:@XP_MSG">osc00o.vhd(13)</a><!@TM:1495769764> | Unbound component OSCTIMER mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\osc00o.vhd:25:0:25:6:@W:CD326:@XP_MSG">osc00o.vhd(25)</a><!@TM:1495769764> | Port oscout of entity work.osctimer is unconnected</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\rotaciones\osc00o.vhd:13:10:13:18:@N:CD630:@XP_MSG">osc00o.vhd(13)</a><!@TM:1495769764> | Synthesizing work.osctimer.syn_black_box 
Post processing for work.osctimer.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.top_reguni.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 05:36:04 2017

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1495769766> | Running in 64-bit mode 
File C:\users\richie\desktop\4 semestre\dsd\rotaciones\synwork\top_regUni_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 05:36:05 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1495769766> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
OSCTIMER        1 use
DFFRH           10 uses
OBUF            11 uses
IBUF            16 uses
AND2            165 uses
INV             127 uses
XOR2            9 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1495769766> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 05:36:06 2017

###########################################################]

</pre></samp></body></html>
