`begin_keywords "1800-2017"
`line 1 "MultiShifter_4Bit.v" 1
module MultiShifter_4Bit(clk, sel, inp, outp);
    input clk;
    input [2:0] sel;
    input [3:0] inp;
    output reg [3:0] outp;

`line 7 "MultiShifter_4Bit.v" 0
    always @(posedge clk)
    begin
        case(sel)
        3'b000:
        begin
             
            outp <= 4'b0000;
        end
        3'b001:
        begin
             
            outp <= inp;
        end
        3'b010:
        begin
             
            outp <= {1'b0, outp[3:1]};
        end
        3'b011:
        begin
             
            outp <= {outp[2:0], 1'b0};
        end
        3'b100:
        begin
             
            outp <= {outp[3], outp[3:1]};
        end
        3'b101:
        begin
             
            outp <= {outp[3], outp[1:0], 1'b0};
        end
        3'b110:
        begin
             
            outp <= {outp[0], outp[3:1]};
        end
        3'b111:
        begin
             
            outp <= {outp[2:0], outp[3]};
        end
        endcase
    end
endmodule

`line 54 "MultiShifter_4Bit.v" 2
