
---------- Begin Simulation Statistics ----------
simSeconds                                   2.636746                       # Number of seconds simulated (Second)
simTicks                                 2636745639711                       # Number of ticks simulated (Tick)
finalTick                                2636745639711                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    149.24                       # Real time elapsed on the host (Second)
hostTickRate                              17667909068                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8624404                       # Number of bytes of host memory used (Byte)
simInsts                                    107297327                       # Number of instructions simulated (Count)
simOps                                      188594664                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   718961                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1263706                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        197760867                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.843099                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.542564                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            107298023                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              188595690                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.843099                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.542564                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           31657757                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         160006123                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         15622757                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         4444936                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       678589      0.36%      0.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    145772536     77.29%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       104090      0.06%     77.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1201856      0.64%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      3522842      1.87%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       448816      0.24%     80.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       276137      0.15%     80.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     80.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        78966      0.04%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       333137      0.18%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1520      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      7484337      3.97%     84.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       529686      0.28%     85.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      3582173      1.90%     86.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           28      0.00%     86.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      4511646      2.39%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11990698      6.36%     95.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4066056      2.16%     97.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3632059      1.93%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       378880      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    188595690                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     21391443                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     20851848                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       539350                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     19058377                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2332821                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       347829                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       347824                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       695653                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    197760867                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       20067693                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     31657757                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       61788492                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      27622610                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    160006123                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     197743982                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    118111013                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          20067693                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     62035938                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             107298023                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               188595690                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.542564                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           21391443                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.108168                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          18885331                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             18885331                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         18885331                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            18885331                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         1180439                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            1180439                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        1180439                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           1180439                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 241690557585                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  241690557585                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 241690557585                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 241690557585                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      20065770                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         20065770                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     20065770                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        20065770                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.058828                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.058828                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.058828                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.058828                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 204746.333851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 204746.333851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 204746.333851                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 204746.333851                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          357910                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               357910                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         20212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            20212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        20212                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           20212                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      1160227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        1160227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      1160227                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher      1875807                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       3036034                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 224915190313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 224915190313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 224915190313                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 467690118107                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 692605308420                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.057821                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.057821                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.057821                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.151304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 193854.470128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 193854.470128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 193854.470128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 249327.419136                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 228128.310954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   3036008                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher      1875807                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total      1875807                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 467690118107                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 467690118107                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 249327.419136                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 249327.419136                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          524                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          524                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           38                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           38                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      8439789                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      8439789                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          562                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          562                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.067616                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.067616                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 222099.710526                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 222099.710526                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     23412748                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     23412748                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.067616                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.067616                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 616124.947368                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 616124.947368                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          562                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          562                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          562                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          562                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        14621017                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           14621017                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       1000980                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          1000980                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 209911578746                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 209911578746                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     15621997                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       15621997                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.064075                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.064075                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 209706.066801                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 209706.066801                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        18042                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          18042                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       982938                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       982938                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 195683934446                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 195683934446                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.062920                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.062920                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 199080.648470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 199080.648470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        4264314                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           4264314                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       179459                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          179459                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  31778978839                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  31778978839                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      4443773                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       4443773                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.040384                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.040384                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 177082.112566                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 177082.112566                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         2170                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          2170                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       177289                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       177289                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  29231255867                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  29231255867                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.039896                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.039896                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 164879.128807                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 164879.128807                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses      1160227                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued            3593477                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused            1211873                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful             643689                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.179127                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.356829                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache        1680457                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           37184                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                29                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              1717670                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified        3593485                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            4                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage            54847                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        28408                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999705                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                21922032                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               3036008                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  7.220677                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 479988                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    21.642120                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    42.357585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.338158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.661837                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           20                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              43169860                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             43169860                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         139036572                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            139036572                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        139036572                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           139036572                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         1165283                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            1165283                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        1165283                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           1165283                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 231641475485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  231641475485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 231641475485                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 231641475485                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     140201855                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        140201855                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    140201855                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       140201855                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.008311                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.008311                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.008311                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.008311                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 198785.595847                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 198785.595847                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 198785.595847                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 198785.595847                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst        147621                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total           147621                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst       147621                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total          147621                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      1017662                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        1017662                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      1017662                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher      2626124                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       3643786                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 205756242632                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 205756242632                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 205756242632                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher 666027081173                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 871783323805                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.007259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.007259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.007259                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.025990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202185.246803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202185.246803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202185.246803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 253616.006393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 239252.064695                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   3643721                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher      2626124                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total      2626124                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher 666027081173                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total 666027081173                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 253616.006393                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 253616.006393                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst       139036572                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          139036572                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       1165283                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          1165283                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 231641475485                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 231641475485                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    140201855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      140201855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.008311                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.008311                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 198785.595847                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 198785.595847                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst       147621                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total         147621                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      1017662                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      1017662                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 205756242632                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 205756242632                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.007259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.007259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202185.246803                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202185.246803                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses      1017662                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued            4120025                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused            1452168                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful            1026315                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.249104                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.502117                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache        1311084                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR          182816                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate              1493901                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified        4120051                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            5                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage           263145                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage       130956                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.999052                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               135762609                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               3643721                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 37.259332                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    17.194010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    46.805042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.268656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.731329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           47                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           17                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::4              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.734375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.265625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             284047495                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            284047495                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                15622812                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4444979                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     14308                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1925                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               140201993                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       519                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   130                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    116758.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1017662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    954889.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples   1821472.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples   2626124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.064938888988                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          6499                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          6499                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             13857100                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              110557                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      6679858                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      357910                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    6679858                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    357910                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  259711                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 241152                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                6679858                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                357910                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3435669                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2198572                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   777464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     6727                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1623                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       92                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    6254                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    6406                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    6504                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6508                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    6510                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    6507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    6500                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    6501                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    6507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    6522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    6501                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    6500                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    6499                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    6499                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    6499                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    6499                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    6499                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         6499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      987.315895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      73.908668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3445.132817                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023          5909     90.92%     90.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047          121      1.86%     92.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071           17      0.26%     93.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095           30      0.46%     93.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119           28      0.43%     93.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143           27      0.42%     94.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167            9      0.14%     94.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           15      0.23%     94.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215           18      0.28%     95.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239           13      0.20%     95.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263           32      0.49%     95.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287           31      0.48%     96.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311           46      0.71%     96.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335           48      0.74%     97.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-15359           28      0.43%     98.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-16383           27      0.42%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-17407           23      0.35%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431           17      0.26%     99.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-19455            9      0.14%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19456-20479           14      0.22%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-21503           13      0.20%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21504-22527           11      0.17%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-23551            5      0.08%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::23552-24575            4      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-25599            3      0.05%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::25600-26623            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           6499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         6499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.962302                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.957899                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.388699                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               179      2.75%      2.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                64      0.98%      3.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              6096     93.80%     97.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               143      2.20%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                17      0.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           6499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 16621504                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                427510912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              22906240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               162135818.32142794                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8687315.02008310                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2636745439716                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      374656.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     65130368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     61112896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher    116574208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher    168071936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      7471168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 24701043.217478726059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 23177395.301087237895                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 44211396.899390377104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 63742187.895841740072                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2833480.745157836005                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1017662                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1160265                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher      1875807                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher      2626124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       357910                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  33561019471                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  30983834540                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher  52968034009                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher  69795698088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 63466416424340                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32978.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26704.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     28237.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     26577.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 177325071.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     65130368                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     74256960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher    120051648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher    168071936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       427510912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     65130368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     65130368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     22906240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     22906240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1017662                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1160265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher      1875807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher      2626124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          6679858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       357910                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          357910                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        24701043                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        28162352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     45530235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher     63742188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          162135818                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     24701043                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       24701043                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8687315                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8687315                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8687315                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       24701043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       28162352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     45530235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher     63742188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         170823133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               6420147                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               116737                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        359345                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        206956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         93798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1555269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        521148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        734047                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        758020                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        570906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        195966                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        208469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       104083                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       213745                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       442679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       119791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       219943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       115982                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         10215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         10922                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3465                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          6810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         6597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        10322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        14865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        11257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        13021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        10088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              66930829858                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            32100735000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        187308586108                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10425.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29175.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              4892666                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              105790                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1538424                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   271.940635                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   203.294218                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   228.760340                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       275584     17.91%     17.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       716176     46.55%     64.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       175770     11.43%     75.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       139749      9.08%     84.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        78883      5.13%     90.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        44593      2.90%     93.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        36212      2.35%     95.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        33226      2.16%     97.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        38231      2.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1538424                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          410889408                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         7471168                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               155.832023                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.833481                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       6763236480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       3594737850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     34268351460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      210715740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 208142304240.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 826298962710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 316679620320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1395957928800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    529.424571                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 816114291374                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  88046660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1732584688337                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4221139440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2243581230                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     11571498120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      398651400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 208142304240.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 677415659820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 442055033280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1346047867530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    510.495911                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1142417145819                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  88046660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1406281833892                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             6502530                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        357910                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           6321819                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             177327                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            177327                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        6502531                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      9108152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      9108152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     10931292                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total     10931292                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                20039444                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    217214848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    217214848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    233202240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    233202240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                450417088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            6679858                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  6679858    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              6679858                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2636745639711                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        213550662171                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       205034447446                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       245248046075                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       13359587                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6679729                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.037991                       # Number of seconds simulated (Second)
simTicks                                  37991010201                       # Number of ticks simulated (Tick)
finalTick                                2674736649912                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.04                       # Real time elapsed on the host (Second)
hostTickRate                              18608522271                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8624404                       # Number of bytes of host memory used (Byte)
simInsts                                    109029430                       # Number of instructions simulated (Count)
simOps                                      191204777                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 53364183                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   93584382                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2849397                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.645051                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.607884                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              1732103                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2610113                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.645051                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.607884                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1138295                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           1607716                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           190789                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           28398                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          110      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1643052     62.95%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       127775      4.90%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        16384      0.63%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           36      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8199      0.31%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       275983     10.57%     79.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        19618      0.75%     80.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       132671      5.08%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       167098      6.40%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        62999      2.41%     94.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        20180      0.77%     94.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       127790      4.90%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         8218      0.31%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2610113                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       225192                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       225132                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           60                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209798                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        15394                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           59                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           59                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns          118                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles      2849397                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         219187                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      1138295                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        2244518                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        997406                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      1607716                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       1894169                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1145966                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            219187                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       669525                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               1732103                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                 2610113                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.607884                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             225192                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.079031                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            202175                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               202175                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           202175                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              202175                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           17014                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              17014                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          17014                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             17014                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   3508432287                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    3508432287                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   3508432287                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   3508432287                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        219189                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           219189                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       219189                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          219189                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.077623                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.077623                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.077623                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.077623                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 206208.551017                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 206208.551017                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 206208.551017                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 206208.551017                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            2528                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 2528                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           632                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              632                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          632                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             632                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        16382                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          16382                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        16382                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        26824                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         43206                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   3251958699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   3251958699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   3251958699                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   5920905635                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   9172864334                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.074739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.074739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.074739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.197118                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 198508.039250                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 198508.039250                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 198508.039250                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 220731.644609                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 212305.335694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     43206                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        26824                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        26824                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   5920905635                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   5920905635                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 220731.644609                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 220731.644609                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.hits::cpu.data          174180                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             174180                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         16610                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            16610                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   3425007706                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   3425007706                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       190790                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         190790                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.087059                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.087059                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 206201.547622                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 206201.547622                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data          632                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total            632                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        15978                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        15978                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   3173920650                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   3173920650                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.083747                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.083747                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 198643.174991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 198643.174991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          27995                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             27995                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          404                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             404                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     83424581                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     83424581                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        28399                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         28399                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.014226                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.014226                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 206496.487624                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 206496.487624                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          404                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          404                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     78038049                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     78038049                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014226                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014226                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 193163.487624                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 193163.487624                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses        16382                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              69315                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               7706                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful              18488                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.266724                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.530198                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          41307                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR            1184                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                42491                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          69315                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             1689                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage          894                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  245380                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 43206                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  5.679304                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    23.596569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    40.403431                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.368696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.631304                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           41                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           23                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                481584                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               481584                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           2365720                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              2365720                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          2365720                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             2365720                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst              12                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                 12                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst             12                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                12                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst      2453272                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total       2453272                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst      2453272                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total      2453272                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2365732                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2365732                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2365732                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2365732                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 204439.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 204439.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 204439.333333                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 204439.333333                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total                1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total               1                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total             11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst           11                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher           41                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total            52                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst      2253277                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total      2253277                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst      2253277                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher     10079709                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     12332986                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 204843.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 204843.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 204843.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 245846.560976                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 237172.807692                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                        52                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher           41                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total           41                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher     10079709                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total     10079709                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 245846.560976                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 245846.560976                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst         2365720                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            2365720                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst            12                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total               12                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst      2453272                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total      2453272                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2365732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2365732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 204439.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 204439.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total              1                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst           11                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total           11                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst      2253277                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total      2253277                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 204843.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 204843.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses           11                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                 82                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused                 17                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful                 30                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.365854                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.731707                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache             37                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               4                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                   41                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified             82                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                2                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            1                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 1354542                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                    52                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs              26048.884615                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    13.988649                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    50.011351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.218573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.781427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           48                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::4              34                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               4731516                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              4731516                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                  190790                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   28399                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       419                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        20                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2365732                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      2269.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     16091.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     26454.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples        41.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.017433464570                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           126                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           126                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                97423                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2147                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        43258                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2528                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      43258                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2528                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     661                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    259                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  43258                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2528                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    34097                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     6826                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1668                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      338.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      60.970275                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1408.545825                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511            112     88.89%     88.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            7      5.56%     94.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            1      0.79%     95.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            2      1.59%     96.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095            2      1.59%     98.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            1      0.79%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-13823            1      0.79%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.015873                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.015454                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.125483                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               124     98.41%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      1.59%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    42304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2768512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                161792                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               72872818.73665805                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               4258691.70480077                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    37991023534                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      829751.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1029824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher      1693056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher         2624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       145280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 18530.699664876753                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 27107044.391593802720                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 44564648.084968149662                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 69068.971478176987                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 3824062.567206384614                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        16382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        26824                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher           41                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         2528                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       406880                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    496374261                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    740696198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher      1348348                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 900010824431                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     36989.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30299.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     27613.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     32886.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 356016940.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1048448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher      1716736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher         2624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2768512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       161792                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       161792                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         16382                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        26824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher           41                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            43258                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         2528                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2528                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           18531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        27597266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     45187953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher        69069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           72872819                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        18531                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          18531                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      4258692                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           4258692                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      4258692                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          18531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       27597266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     45187953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher        69069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          77131510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 42597                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2270                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3012                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2891                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2941                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          292                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                440131937                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              212985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1238825687                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10332.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29082.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                28986                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2050                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             68.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        13832                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   207.606709                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   150.265441                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   189.754573                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4977     35.98%     35.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4419     31.95%     67.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2143     15.49%     83.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1227      8.87%     92.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          378      2.73%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          227      1.64%     96.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          204      1.47%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           77      0.56%     98.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          180      1.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        13832                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2726208                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          145280                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                71.759292                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.824063                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                69.17                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         43896720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         23335455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       141079260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2865780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2998828560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  11015306430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5312500320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    19537812525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    514.274625                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  13709417381                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1268540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  23013052820                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         54856620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         29156985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       163063320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        8983620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2998828560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  11991902250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4490103840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    19736895195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    519.514882                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  11559748407                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1268540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  25162721794                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               42854                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2528                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             40730                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                404                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               404                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          42854                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       129618                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       129618                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          156                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total          156                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  129774                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2926976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      2926976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         3328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total         3328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2930304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              43258                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    43258    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                43258                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37991010201                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1515758380                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2924704721                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            3509656                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          86516                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        43258                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.005169                       # Number of seconds simulated (Second)
simTicks                                   5169044104                       # Number of ticks simulated (Tick)
finalTick                                2679905694016                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.36                       # Real time elapsed on the host (Second)
hostTickRate                              14526315490                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8635668                       # Number of bytes of host memory used (Byte)
simInsts                                    109212887                       # Number of instructions simulated (Count)
simOps                                      191511899                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                305671003                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  536001979                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           387688                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.110740                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.473768                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts               183674                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 307342                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.110740                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.473768                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               8820                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            299930                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            20916                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           30557                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2092      0.68%      0.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       248679     80.91%     81.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          141      0.05%     81.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          470      0.15%     81.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          500      0.16%     81.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          368      0.12%     82.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     82.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     82.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     82.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          652      0.21%     82.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          565      0.18%     82.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     82.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          434      0.14%     82.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1946      0.63%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           17      0.01%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        19579      6.37%     89.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        28673      9.33%     98.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1337      0.44%     99.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1884      0.61%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       307342                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        32133                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        30230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1901                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        28438                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3693                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1203                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1203                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         2406                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.000075                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 387687.999925                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          51473                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses         8820                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          12612                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          6354                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses       299930                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads        362480                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       208544                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             51473                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       116327                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          207                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                183674                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                  307342                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.473768                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              32133                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.082884                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             46270                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                46270                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            46270                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               46270                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            4456                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               4456                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           4456                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              4456                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    937229902                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     937229902                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    937229902                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    937229902                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         50726                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            50726                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        50726                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           50726                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.087844                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.087844                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.087844                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.087844                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 210329.870287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 210329.870287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 210329.870287                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 210329.870287                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            6857                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 6857                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data            52                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total               52                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data           52                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total              52                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         4404                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           4404                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         4404                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        12106                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         16510                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    873631492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    873631492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    873631492                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   2947727590                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   3821359082                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.086819                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.086819                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.086819                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.325474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 198372.273388                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 198372.273388                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 198372.273388                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 243493.110028                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 231457.243004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     16554                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        12106                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        12106                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   2947727590                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   2947727590                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 243493.110028                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 243493.110028                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          234                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          234                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           45                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           45                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      9066440                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      9066440                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          279                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          279                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.161290                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.161290                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 201476.444444                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 201476.444444                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           45                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           45                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     20652817                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     20652817                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.161290                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.161290                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 458951.488889                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 458951.488889                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          279                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          279                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          279                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          279                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           18176                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              18176                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          2460                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             2460                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    532186695                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    532186695                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        20636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          20636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.119209                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.119209                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 216336.054878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 216336.054878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data           37                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total             37                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         2423                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         2423                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    496307592                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    496307592                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.117416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.117416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 204831.858027                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 204831.858027                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          28094                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             28094                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         1996                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            1996                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    405043207                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    405043207                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        30090                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         30090                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.066334                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.066334                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 202927.458417                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 202927.458417                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           15                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            15                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         1981                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         1981                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    377323900                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    377323900                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.065836                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.065836                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 190471.428571                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 190471.428571                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses         4404                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              18696                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               7024                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful               5034                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.269255                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.533376                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache           6398                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR             192                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                 6590                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          18698                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage              372                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage          213                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   63795                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 16618                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  3.838910                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    17.256423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    46.743577                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.269632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.730368                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           37                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              22                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.578125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.421875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                119122                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               119122                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            225248                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               225248                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           225248                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              225248                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2220                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2220                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2220                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2220                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    483241252                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     483241252                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    483241252                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    483241252                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        227468                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           227468                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       227468                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          227468                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.009760                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.009760                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.009760                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.009760                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 217676.239640                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 217676.239640                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 217676.239640                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 217676.239640                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           102                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              102                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          102                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             102                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2118                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2118                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2118                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher         5467                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          7585                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    442322275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    442322275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    442322275                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher   1397559659                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   1839881934                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.009311                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.009311                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.009311                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.033345                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 208839.601039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 208839.601039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 208839.601039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 255635.569599                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 242568.481740                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      7586                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher         5467                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total         5467                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher   1397559659                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total   1397559659                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 255635.569599                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 255635.569599                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst          225248                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             225248                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2220                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2220                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    483241252                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    483241252                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       227468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         227468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.009760                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.009760                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 217676.239640                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 217676.239640                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          102                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            102                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2118                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2118                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    442322275                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    442322275                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.009311                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.009311                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 208839.601039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 208839.601039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses         2118                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued               9097                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused               2891                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful               2463                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.270749                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.537656                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache           3325                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR             304                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                 3630                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified           9112                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            4                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage              254                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage          149                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 8161812                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  7650                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               1066.903529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    17.747766                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    46.252234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.277309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.722691                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           20                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                462522                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               462522                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                   20918                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   30563                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       417                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       406                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  227502                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       333                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    23                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      6426.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2118.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      3965.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     11684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples      5467.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004231994618                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           357                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           357                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                54529                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                6078                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        24140                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        6857                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      24140                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      6857                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     906                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    431                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.74                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  24140                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  6857                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    12784                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     7970                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2437                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       34                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     352                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     358                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     358                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     359                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          357                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       74.823529                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.275854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     246.359744                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            316     88.52%     88.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           20      5.60%     94.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           11      3.08%     97.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            4      1.12%     98.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.84%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            1      0.28%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.28%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.28%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            357                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          357                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.011204                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.009326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.259403                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 2      0.56%      0.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.84%      1.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               342     95.80%     97.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 9      2.52%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            357                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    57984                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1544960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                438848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               298886983.53423840                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               84899256.25908338                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     5168964106                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      166756.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       135552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       253760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher       747776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher       349888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       411520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 26223804.106276590377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 49092248.952496074140                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 144664271.566447436810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 67689110.976871639490                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 79612398.679583802819                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2118                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         4449                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        12106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher         5467                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         6857                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     76355795                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    122278672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    310112012                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher    154269880                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 147746727018                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     36050.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27484.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     25616.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     28218.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  21546846.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       135552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       284736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher       774784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher       349888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1544960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       135552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       135552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       438848                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       438848                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2118                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          4449                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        12106                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher         5467                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            24140                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         6857                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            6857                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        26223804                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        55084846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    149889222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher     67689111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          298886984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     26223804                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       26223804                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     84899256                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          84899256                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     84899256                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       26223804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       55084846                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    149889222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher     67689111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         383786240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 23234                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 6430                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           899                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          787                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                227378859                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              116170000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           663016359                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9786.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28536.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                18784                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5778                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         5101                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   372.156048                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   268.530612                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   314.638443                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          480      9.41%      9.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2125     41.66%     51.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          799     15.66%     66.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          470      9.21%     75.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          199      3.90%     79.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          122      2.39%     82.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          110      2.16%     84.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           87      1.71%     86.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          709     13.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         5101                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1486976                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          411520                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               287.669436                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                79.612399                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.62                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         16900380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          8978970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        78204420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       15299820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 408120960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1604221110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    633990240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2765715900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    535.053647                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1633200742                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    172640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3363203362                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         19527900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         10379325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        87686340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       18264780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 408120960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1762714170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    500522400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2807215875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    543.082206                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1284773342                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    172640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3711630762                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               22114                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6857                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             17283                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2026                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2026                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          22114                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        49663                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        49663                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        22757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        22757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   72420                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      1498304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      1498304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       485504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       485504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1983808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              24140                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    24140    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                24140                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5169044104                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1088166888                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1117609315                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          511028833                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          48280                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        24140                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
