#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002554a52a7b0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_000002554a5467d0 .param/l "MEMORY_DEPTH" 1 2 6, +C4<00000000000000000000010000000000>;
v000002554a532490_0 .var "i_clk", 0 0;
o000002554a547f98 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000002554a532670_0 .net "i_inst_addr", 9 0, o000002554a547f98;  0 drivers
o000002554a547fc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002554a531d10_0 .net "i_stb_inst", 0 0, o000002554a547fc8;  0 drivers
v000002554a5320d0_0 .var "i_wb_addr", 9 0;
v000002554a532350_0 .var "i_wb_cyc", 0 0;
v000002554a532210_0 .var "i_wb_data", 31 0;
v000002554a532170_0 .var "i_wb_sel", 3 0;
v000002554a5323f0_0 .var "i_wb_stb", 0 0;
v000002554a531f90_0 .var "i_wb_we", 0 0;
v000002554a532530_0 .net "o_ack_inst", 0 0, v000002554a5317c0_0;  1 drivers
v000002554a531db0_0 .net "o_inst_out", 31 0, v000002554a531860_0;  1 drivers
v000002554a5327b0_0 .net "o_wb_ack", 0 0, v000002554a531950_0;  1 drivers
v000002554a5325d0_0 .net "o_wb_data", 31 0, v000002554a5322b0_0;  1 drivers
L_000002554a598ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002554a532710_0 .net "o_wb_stall", 0 0, L_000002554a598ff8;  1 drivers
E_000002554a545e90 .event negedge, v000002554a524a00_0;
E_000002554a546250 .event posedge, v000002554a531950_0;
S_000002554a5029c0 .scope module, "mem" "main_memory" 2 28, 3 1 0, S_000002554a52a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 10 "i_inst_addr";
    .port_info 2 /OUTPUT 32 "o_inst_out";
    .port_info 3 /INPUT 1 "i_stb_inst";
    .port_info 4 /OUTPUT 1 "o_ack_inst";
    .port_info 5 /INPUT 1 "i_wb_cyc";
    .port_info 6 /INPUT 1 "i_wb_stb";
    .port_info 7 /INPUT 1 "i_wb_we";
    .port_info 8 /INPUT 10 "i_wb_addr";
    .port_info 9 /INPUT 32 "i_wb_data";
    .port_info 10 /INPUT 4 "i_wb_sel";
    .port_info 11 /OUTPUT 1 "o_wb_ack";
    .port_info 12 /OUTPUT 1 "o_wb_stall";
    .port_info 13 /OUTPUT 32 "o_wb_data";
P_000002554a53ddf0 .param/l "MEMORY_DEPTH" 0 3 1, +C4<00000000000000000000010000000000>;
v000002554a524a00_0 .net "i_clk", 0 0, v000002554a532490_0;  1 drivers
v000002554a528f70_0 .net "i_inst_addr", 9 0, o000002554a547f98;  alias, 0 drivers
v000002554a502b50_0 .net "i_stb_inst", 0 0, o000002554a547fc8;  alias, 0 drivers
v000002554a502bf0_0 .net "i_wb_addr", 9 0, v000002554a5320d0_0;  1 drivers
v000002554a502c90_0 .net "i_wb_cyc", 0 0, v000002554a532350_0;  1 drivers
v000002554a502d30_0 .net "i_wb_data", 31 0, v000002554a532210_0;  1 drivers
v000002554a531540_0 .net "i_wb_sel", 3 0, v000002554a532170_0;  1 drivers
v000002554a5315e0_0 .net "i_wb_stb", 0 0, v000002554a5323f0_0;  1 drivers
v000002554a531680_0 .net "i_wb_we", 0 0, v000002554a531f90_0;  1 drivers
v000002554a531720 .array "memory_regfile", 0 255, 31 0;
v000002554a5317c0_0 .var "o_ack_inst", 0 0;
v000002554a531860_0 .var "o_inst_out", 31 0;
v000002554a531950_0 .var "o_wb_ack", 0 0;
v000002554a5322b0_0 .var "o_wb_data", 31 0;
v000002554a531c70_0 .net "o_wb_stall", 0 0, L_000002554a598ff8;  alias, 1 drivers
E_000002554a53d8b0 .event posedge, v000002554a524a00_0;
    .scope S_000002554a5029c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002554a5317c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002554a531950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002554a531860_0, 0;
    %end;
    .thread T_0;
    .scope S_000002554a5029c0;
T_1 ;
    %wait E_000002554a53d8b0;
    %vpi_call 3 39 "$display", "[mem] reading" {0 0 0};
    %load/vec4 v000002554a502b50_0;
    %assign/vec4 v000002554a5317c0_0, 0;
    %load/vec4 v000002554a5315e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v000002554a502c90_0;
    %and;
T_1.0;
    %assign/vec4 v000002554a531950_0, 0;
    %load/vec4 v000002554a528f70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000002554a531720, 4;
    %assign/vec4 v000002554a531860_0, 0;
    %load/vec4 v000002554a502bf0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002554a531720, 4;
    %assign/vec4 v000002554a5322b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002554a5029c0;
T_2 ;
    %wait E_000002554a53d8b0;
    %load/vec4 v000002554a531680_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v000002554a5315e0_0;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000002554a502c90_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 53 "$display", "[mem] writing" {0 0 0};
    %load/vec4 v000002554a531540_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002554a502d30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002554a502bf0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002554a531720, 0, 4;
T_2.4 ;
    %load/vec4 v000002554a531540_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000002554a502d30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002554a502bf0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002554a531720, 4, 5;
T_2.6 ;
    %load/vec4 v000002554a531540_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000002554a502d30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002554a502bf0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002554a531720, 4, 5;
T_2.8 ;
    %load/vec4 v000002554a531540_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000002554a502d30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002554a502bf0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002554a531720, 4, 5;
T_2.10 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002554a52a7b0;
T_3 ;
    %vpi_call 2 47 "$monitor", "At time %t, i_clk = %0d, o_wb_data = %0h, o_inst_out = %0d", $time, v000002554a532490_0, v000002554a5325d0_0, v000002554a531db0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002554a52a7b0;
T_4 ;
    %vpi_call 2 53 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002554a532490_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002554a5320d0_0, 0, 10;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v000002554a532210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002554a532170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002554a532170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002554a532170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002554a532170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002554a532350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002554a5323f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002554a531f90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002554a5320d0_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002554a532210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002554a531f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002554a532350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002554a5323f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002554a52a7b0;
T_5 ;
    %wait E_000002554a546250;
    %vpi_call 2 92 "$display", "ack received" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002554a532350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002554a5323f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002554a531f90_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002554a52a7b0;
T_6 ;
    %vpi_call 2 105 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002554a532490_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002554a532490_0, 0;
    %delay 5, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002554a52a7b0;
T_7 ;
    %wait E_000002554a545e90;
    %vpi_func 2 115 "$time" 64 {0 0 0};
    %cmpi/u 200, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.0, 5;
    %vpi_call 2 117 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 118 "$stop" {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "main_memory_testbench.v";
    "main_memory.v";
