# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\User\Desktop\MIPS_MULTICICLO.csv
# Generated on: Wed Dec 05 22:21:45 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
Saida_Primeiro_7seg[7],Unknown,PIN_AE8,8,B8_N3,,,,
Saida_Primeiro_7seg[6],Unknown,PIN_AF9,8,B8_N2,,,,
Saida_Primeiro_7seg[5],Unknown,PIN_AH9,8,B8_N1,,,,
Saida_Primeiro_7seg[4],Unknown,PIN_AD10,8,B8_N2,,,,
Saida_Primeiro_7seg[3],Unknown,PIN_AF10,8,B8_N2,,,,
Saida_Primeiro_7seg[2],Unknown,PIN_AD11,8,B8_N2,,,,
Saida_Primeiro_7seg[1],Unknown,PIN_AD12,8,B8_N1,,,,
Saida_Primeiro_7seg[0],Unknown,PIN_AF12,8,B8_N1,,,,
Saida_Segundo_7seg[7],Unknown,PIN_AG13,8,B8_N0,,,,
Saida_Segundo_7seg[6],Unknown,PIN_AE16,7,B7_N3,,,,
Saida_Segundo_7seg[5],Unknown,PIN_AF16,7,B7_N3,,,,
Saida_Segundo_7seg[4],Unknown,PIN_AG16,7,B7_N3,,,,
Saida_Segundo_7seg[3],Unknown,PIN_AE17,7,B7_N3,,,,
Saida_Segundo_7seg[2],Unknown,PIN_AF17,7,B7_N2,,,,
Saida_Segundo_7seg[1],Unknown,PIN_AD17,7,B7_N2,,,,
Saida_Segundo_7seg[0],Unknown,PIN_AC17,7,B7_N2,,,,
Saida_Terceiro_7seg[7],Unknown,PIN_AE7,8,B8_N3,,,,
Saida_Terceiro_7seg[6],Unknown,PIN_AF7,8,B8_N3,,,,
Saida_Terceiro_7seg[5],Unknown,PIN_AH5,8,B8_N3,,,,
Saida_Terceiro_7seg[4],Unknown,PIN_AG4,8,B8_N3,,,,
Saida_Terceiro_7seg[3],Unknown,PIN_AB18,7,B7_N1,,,,
Saida_Terceiro_7seg[2],Unknown,PIN_AB19,7,B7_N1,,,,
Saida_Terceiro_7seg[1],Unknown,PIN_AE19,7,B7_N1,,,,
Saida_Terceiro_7seg[0],Unknown,PIN_AC19,7,B7_N1,,,,
Saida_Quarto_7seg[7],Unknown,PIN_P6,2,B2_N3,,,,
Saida_Quarto_7seg[6],Unknown,PIN_P4,2,B2_N3,,,,
Saida_Quarto_7seg[5],Unknown,PIN_N10,2,B2_N2,,,,
Saida_Quarto_7seg[4],Unknown,PIN_N7,2,B2_N2,,,,
Saida_Quarto_7seg[3],Unknown,PIN_M8,2,B2_N1,,,,
Saida_Quarto_7seg[2],Unknown,PIN_M7,2,B2_N2,,,,
Saida_Quarto_7seg[1],Unknown,PIN_M6,2,B2_N2,,,,
Saida_Quarto_7seg[0],Unknown,PIN_M4,2,B2_N3,,,,
Saida_Quinto_7seg[7],Unknown,PIN_P1,2,B2_N3,,,,
Saida_Quinto_7seg[6],Unknown,PIN_P2,2,B2_N3,,,,
Saida_Quinto_7seg[5],Unknown,PIN_P3,2,B2_N3,,,,
Saida_Quinto_7seg[4],Unknown,PIN_N2,2,B2_N3,,,,
Saida_Quinto_7seg[3],Unknown,PIN_N3,2,B2_N3,,,,
Saida_Quinto_7seg[2],Unknown,PIN_M1,2,B2_N3,,,,
Saida_Quinto_7seg[1],Unknown,PIN_M2,2,B2_N3,,,,
Saida_Quinto_7seg[0],Unknown,PIN_L6,2,B2_N1,,,,
Saida_Sexto_7seg[7],Unknown,PIN_M3,2,B2_N3,,,,
Saida_Sexto_7seg[6],Unknown,PIN_L1,2,B2_N3,,,,
Saida_Sexto_7seg[5],Unknown,PIN_L2,2,B2_N3,,,,
Saida_Sexto_7seg[4],Unknown,PIN_L3,2,B2_N2,,,,
Saida_Sexto_7seg[3],Unknown,PIN_K1,2,B2_N2,,,,
Saida_Sexto_7seg[2],Unknown,PIN_K4,2,B2_N2,,,,
Saida_Sexto_7seg[1],Unknown,PIN_K5,2,B2_N1,,,,
Saida_Sexto_7seg[0],Unknown,PIN_K6,2,B2_N1,,,,
Saida_Setimo_7seg[7],Unknown,PIN_H6,2,B2_N0,,,,
Saida_Setimo_7seg[6],Unknown,PIN_H4,2,B2_N1,,,,
Saida_Setimo_7seg[5],Unknown,PIN_H7,2,B2_N0,,,,
Saida_Setimo_7seg[4],Unknown,PIN_H8,2,B2_N0,,,,
Saida_Setimo_7seg[3],Unknown,PIN_G4,2,B2_N0,,,,
Saida_Setimo_7seg[2],Unknown,PIN_F4,2,B2_N0,,,,
Saida_Setimo_7seg[1],Unknown,PIN_E4,2,B2_N0,,,,
Saida_Setimo_7seg[0],Unknown,PIN_K2,2,B2_N2,,,,
Saida_Oitavo_7seg[7],Unknown,PIN_K3,2,B2_N2,,,,
Saida_Oitavo_7seg[6],Unknown,PIN_J1,2,B2_N2,,,,
Saida_Oitavo_7seg[5],Unknown,PIN_J2,2,B2_N2,,,,
Saida_Oitavo_7seg[4],Unknown,PIN_H1,2,B2_N2,,,,
Saida_Oitavo_7seg[3],Unknown,PIN_H2,2,B2_N2,,,,
Saida_Oitavo_7seg[2],Unknown,PIN_H3,2,B2_N1,,,,
Saida_Oitavo_7seg[1],Unknown,PIN_G1,2,B2_N2,,,,
Saida_Oitavo_7seg[0],Unknown,PIN_G2,2,B2_N2,,,,
# mudanca_clock,Unknown,PIN_AJ6,8,B8_N2,,,,
clk,Unknown,PIN_T29,6,B6_N0,,,,
debug[0],Unknown,PIN_AA23,6,B6_N2,,,,
debug[1],Unknown,PIN_AB26,6,B6_N2,,,,
clk_rom,Unknown,,,,,,,
