---
category: reading
title: Exploiting vector instructions with generalized stream fusion
tags: 
citekey: Mainland_2013
year: 2013
status: unread
itemType: conferencePaper
url: https://dl.acm.org/doi/10.1145/2500365.2500601
dateread:
---

> [!Cite]
> Mainland, Geoffrey, Roman Leshchinskiy, and Simon Peyton Jones. 2013. “Exploiting Vector Instructions with Generalized Stream Fusion.” In _Proceedings of the 18th ACM SIGPLAN International Conference on Functional Programming_, 37–48. Boston Massachusetts USA: ACM. [https://doi.org/10.1145/2500365.2500601](https://doi.org/10.1145/2500365.2500601).

>[!Synth]
>**Contribution**: 
>
>**Related**: 
>

>[!Data]
> **FirstAuthor**:: Mainland, Geoffrey  
> **Author**:: Leshchinskiy, Roman  
> **Author**:: Peyton Jones, Simon  
~    
> **Title**: Exploiting vector instructions with generalized stream fusion  
> **Year**: 2013   
> **Citekey**: Mainland_2013  
> **itemType**: conferencePaper  
> **Publisher**: ACM  
> **Location**: Boston Massachusetts USA   
> **Pages**: 37-48  
> **DOI**: 10.1145/2500365.2500601  
> **ISBN**: 978-1-4503-2326-0    

> [!LINK] 
>**URL**: https://dl.acm.org/doi/10.1145/2500365.2500601  
>**Zotero URL**: [Mainland et al. - 2013 - Exploiting vector instructions with generalized st.pdf](zotero://select/library/items/G3XS2SQL)  
>
>  Attachment: [Mainland et al. - 2013 - Exploiting vector instructions with generalized st.pdf](file:///home/jpyamamoto/Zotero/storage/G3XS2SQL/Mainland%20et%20al.%20-%202013%20-%20Exploiting%20vector%20instructions%20with%20generalized%20st.pdf).



> [!Abstract]
>
> Stream fusion [6] is a powerful technique for automatically transforming high-level sequence-processing functions into efﬁcient implementations. It has been used to great effect in Haskell libraries for manipulating byte arrays, Unicode text, and unboxed vectors. However, some operations, like vector append, still do not perform well within the standard stream fusion framework. Others, like SIMD computation using the SSE and AVX instructions available on modern x86 chips, do not seem to ﬁt in the framework at all.
>.
> 
# Notes
>.


# Annotations%% begin annotations %%


%% end annotations %%

%% Import Date: 2024-06-18T10:36:55.291-06:00 %%
