// Seed: 173341485
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri0 id_3
);
  assign module_1.type_7 = 0;
  tri id_5;
  always id_5 = 1'd0;
  always if (1'd0 + 1) $display(1 ? id_1 : 1);
endmodule
module module_1 #(
    parameter id_16 = 32'd93,
    parameter id_21 = 32'd86,
    parameter id_26 = 32'd53
) (
    input  uwire id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output logic id_6,
    output tri0  id_7,
    output tri   id_8,
    input  wire  id_9,
    output tri   id_10,
    input  tri0  id_11,
    output wand  id_12,
    input  tri0  id_13,
    input  tri0  id_14,
    input  tri1  id_15,
    input  uwire _id_16,
    input  logic id_17,
    input  wire  id_18,
    input  uwire id_19,
    output uwire id_20,
    input  wor   _id_21,
    output tri0  id_22,
    output wor   id_23,
    output uwire id_24
);
  always id_6 <= !1;
  wire _id_26, id_27;
  wire id_28;
  assign id_20 = 1;
  always assign id_22[id_21][id_26][id_16 : 1][id_26] = id_17;
  module_0 modCall_1 (
      id_22,
      id_9,
      id_12,
      id_8
  );
  wire id_29, id_30;
endmodule
