{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 6 -x 1580 -y 350 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 80} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir aclk left -pinY aclk 90L -pinDir aresetn left -pinY aresetn 70L
preplace inst source_50mhz -pg 1 -lvl 1 -x 190 -y 460 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_50mhz right -pinY clk_50mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 350 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 80R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 80L -pinDir aclk left -pinY aclk 60L
preplace inst sensor_emulator -pg 1 -lvl 4 -x 1060 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 25 26 27 24 22 23 31 30 29 28} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 140L -pinDir resetn left -pinY resetn 160L -pinDir clk left -pinY clk 180L -pinDir rs256 right -pinY rs256 60R -pinDir pa_sync right -pinY pa_sync 80R -pinBusDir lvds right -pinBusY lvds 100R -pinDir rs0 right -pinY rs0 40R -pinDir sof right -pinY sof 0R -pinDir eof right -pinY eof 20R -pinBusDir cycles_per_frame1 right -pinBusY cycles_per_frame1 180R -pinBusDir idle_0 right -pinBusY idle_0 160R -pinBusDir idle_1 right -pinBusY idle_1 140R -pinBusDir frame_header right -pinBusY frame_header 120R
preplace inst fpga -pg 1 -lvl 4 -x 1060 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 24 25 22 23} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 20L -pinDir PA_SYNC right -pinY PA_SYNC 40R -pinBusDir LVDS right -pinBusY LVDS 60R -pinDir RS0 right -pinY RS0 0R -pinDir RS256 right -pinY RS256 20R
preplace inst system_ila -pg 1 -lvl 5 -x 1460 -y 60 -swap {0 3 4 5 6 1 2} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 100L -pinBusDir probe1 left -pinBusY probe1 120L -pinBusDir probe2 left -pinBusY probe2 140L -pinBusDir probe3 left -pinBusY probe3 160L -pinBusDir probe4 left -pinBusY probe4 60L -pinBusDir probe5 left -pinBusY probe5 80L
preplace inst configure -pg 1 -lvl 4 -x 1060 -y 410 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23 24 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 40L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L -pinBusDir cycles_per_frame right -pinBusY cycles_per_frame 0R -pinBusDir idle_0 right -pinBusY idle_0 20R -pinBusDir idle_1 right -pinBusY idle_1 40R -pinBusDir frame_header right -pinBusY frame_header 60R
preplace netloc CLK100MHZ_1 1 0 1 NJ 460
preplace netloc CPU_RESETN_1 1 0 1 NJ 480
preplace netloc EOF 1 4 1 N 140
preplace netloc LVDS 1 4 1 1300 220n
preplace netloc PA_SYNC 1 4 1 1320 200n
preplace netloc RS0 1 4 1 1360 160n
preplace netloc RS256 1 4 1 1340 180n
preplace netloc SOF 1 4 1 N 120
preplace netloc configure_0_cycles_per_frame 1 4 1 1220 300n
preplace netloc configure_0_frame_header 1 4 1 1280 240n
preplace netloc configure_0_idle_0 1 4 1 1240 280n
preplace netloc configure_0_idle_1 1 4 1 1260 260n
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 NJ 500 N
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 380 480 580J 370 900
preplace netloc system_clock_clk_100mhz 1 1 4 360 520 580 650 860 60 NJ
preplace netloc hier_0_M_AXI 1 2 1 N 430
preplace netloc hier_0_UART 1 2 4 NJ 350 NJ 350 NJ 350 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 880 260n
preplace netloc system_interconnect_M01_AXI 1 3 1 N 590
preplace netloc system_interconnect_M02_AXI 1 3 1 N 450
levelinfo -pg 1 0 190 480 720 1060 1460 1580
pagesize -pg 1 -db -bbox -sgen -150 0 1670 710
",
   "No Loops_ScaleFactor":"0.811602",
   "No Loops_TopLeft":"-142,-120",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_clk_50mhz -pg 1 -lvl 3 -x 610 -y 40 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -lvl 3 -x 610 -y 160 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 3 -x 610 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 140 -defaultsOSRD
preplace netloc CLK100MHZ_1 1 0 1 NJ 60
preplace netloc CPU_RESETN_1 1 0 2 NJ 120 NJ
preplace netloc system_clock_clk_100mhz 1 1 2 220 40 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 NJ 160
preplace netloc system_reset_peripheral_aresetn 1 2 1 NJ 180
levelinfo -pg 1 0 120 410 610
pagesize -pg 1 -db -bbox -sgen -150 0 850 240
"
}
{
   "da_axi4_cnt":"2"
}
