
STM407-gto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  08008374  08008374  00018374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008620  08008620  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  08008620  08008620  00018620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008628  08008628  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008628  08008628  00018628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800862c  0800862c  0001862c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08008630  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000518  200000a0  080086d0  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  080086d0  000205b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015051  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f7e  00000000  00000000  00035121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  000380a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c8  00000000  00000000  00039390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b51  00000000  00000000  0003a558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013f3b  00000000  00000000  0003f0a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d73e8  00000000  00000000  00052fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012a3cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058b4  00000000  00000000  0012a420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800835c 	.word	0x0800835c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	0800835c 	.word	0x0800835c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == 5100)
/**
@brief  This function writes the data into W5200 registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	460b      	mov	r3, r1
 8000582:	70fb      	strb	r3, [r7, #3]
   WIZCHIP_CRITICAL_ENTER();
 8000584:	4b12      	ldr	r3, [pc, #72]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	4798      	blx	r3
   WIZCHIP.CS._select();
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 800058c:	691b      	ldr	r3, [r3, #16]
 800058e:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0xF0);
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 8000592:	69db      	ldr	r3, [r3, #28]
 8000594:	20f0      	movs	r0, #240	; 0xf0
 8000596:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 8000598:	4b0d      	ldr	r3, [pc, #52]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 800059a:	69db      	ldr	r3, [r3, #28]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	0a12      	lsrs	r2, r2, #8
 80005a0:	b2d2      	uxtb	r2, r2
 80005a2:	4610      	mov	r0, r2
 80005a4:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 80005a6:	4b0a      	ldr	r3, [pc, #40]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	4610      	mov	r0, r2
 80005b0:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 80005b2:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	78fa      	ldrb	r2, [r7, #3]
 80005b8:	4610      	mov	r0, r2
 80005ba:	4798      	blx	r3
   WIZCHIP.IF.BUS._write_data(IDM_DR,wb);
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"
#endif

   WIZCHIP.CS._deselect();
 80005bc:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005be:	695b      	ldr	r3, [r3, #20]
 80005c0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80005c2:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	4798      	blx	r3
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000004 	.word	0x20000004

080005d4 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5200 registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 80005dc:	4b13      	ldr	r3, [pc, #76]	; (800062c <WIZCHIP_READ+0x58>)
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	4798      	blx	r3
   WIZCHIP.CS._select();
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <WIZCHIP_READ+0x58>)
 80005e4:	691b      	ldr	r3, [r3, #16]
 80005e6:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0x0F);
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <WIZCHIP_READ+0x58>)
 80005ea:	69db      	ldr	r3, [r3, #28]
 80005ec:	200f      	movs	r0, #15
 80005ee:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 80005f0:	4b0e      	ldr	r3, [pc, #56]	; (800062c <WIZCHIP_READ+0x58>)
 80005f2:	69db      	ldr	r3, [r3, #28]
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	0a12      	lsrs	r2, r2, #8
 80005f8:	b2d2      	uxtb	r2, r2
 80005fa:	4610      	mov	r0, r2
 80005fc:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <WIZCHIP_READ+0x58>)
 8000600:	69db      	ldr	r3, [r3, #28]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	b2d2      	uxtb	r2, r2
 8000606:	4610      	mov	r0, r2
 8000608:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <WIZCHIP_READ+0x58>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	4798      	blx	r3
 8000610:	4603      	mov	r3, r0
 8000612:	73fb      	strb	r3, [r7, #15]

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <WIZCHIP_READ+0x58>)
 8000616:	695b      	ldr	r3, [r3, #20]
 8000618:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800061a:	4b04      	ldr	r3, [pc, #16]	; (800062c <WIZCHIP_READ+0x58>)
 800061c:	68db      	ldr	r3, [r3, #12]
 800061e:	4798      	blx	r3
   return ret;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000004 	.word	0x20000004

08000630 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5200 memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	4613      	mov	r3, r2
 800063c:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	82fb      	strh	r3, [r7, #22]

   WIZCHIP_CRITICAL_ENTER();
 8000642:	4b21      	ldr	r3, [pc, #132]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 8000648:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 800064a:	691b      	ldr	r3, [r3, #16]
 800064c:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  for(i = 0; i < len; i++)
 800064e:	2300      	movs	r3, #0
 8000650:	82fb      	strh	r3, [r7, #22]
 8000652:	e02a      	b.n	80006aa <WIZCHIP_WRITE_BUF+0x7a>
  {
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
     //            CS should be controlled every SPI frames
     WIZCHIP.CS._select();
 8000654:	4b1c      	ldr	r3, [pc, #112]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000656:	691b      	ldr	r3, [r3, #16]
 8000658:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte(0xF0);
 800065a:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	20f0      	movs	r0, #240	; 0xf0
 8000660:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0xFF00) >>  8);
 8000662:	4b19      	ldr	r3, [pc, #100]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000664:	69db      	ldr	r3, [r3, #28]
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	b291      	uxth	r1, r2
 800066a:	8afa      	ldrh	r2, [r7, #22]
 800066c:	440a      	add	r2, r1
 800066e:	b292      	uxth	r2, r2
 8000670:	0a12      	lsrs	r2, r2, #8
 8000672:	b292      	uxth	r2, r2
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	4610      	mov	r0, r2
 8000678:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0x00FF) >>  0);
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 800067c:	69db      	ldr	r3, [r3, #28]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	b2d1      	uxtb	r1, r2
 8000682:	8afa      	ldrh	r2, [r7, #22]
 8000684:	b2d2      	uxtb	r2, r2
 8000686:	440a      	add	r2, r1
 8000688:	b2d2      	uxtb	r2, r2
 800068a:	4610      	mov	r0, r2
 800068c:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte(pBuf[i]);    // Data write (write 1byte data)
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000690:	69db      	ldr	r3, [r3, #28]
 8000692:	8afa      	ldrh	r2, [r7, #22]
 8000694:	68b9      	ldr	r1, [r7, #8]
 8000696:	440a      	add	r2, r1
 8000698:	7812      	ldrb	r2, [r2, #0]
 800069a:	4610      	mov	r0, r2
 800069c:	4798      	blx	r3
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
	  WIZCHIP.CS._deselect();
 800069e:	4b0a      	ldr	r3, [pc, #40]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 80006a0:	695b      	ldr	r3, [r3, #20]
 80006a2:	4798      	blx	r3
  for(i = 0; i < len; i++)
 80006a4:	8afb      	ldrh	r3, [r7, #22]
 80006a6:	3301      	adds	r3, #1
 80006a8:	82fb      	strh	r3, [r7, #22]
 80006aa:	8afa      	ldrh	r2, [r7, #22]
 80006ac:	88fb      	ldrh	r3, [r7, #6]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d3d0      	bcc.n	8000654 <WIZCHIP_WRITE_BUF+0x24>

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!!"
#endif
   
   WIZCHIP.CS._deselect();  //M20150601 : Moved here.
 80006b2:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 80006b4:	695b      	ldr	r3, [r3, #20]
 80006b6:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80006b8:	4b03      	ldr	r3, [pc, #12]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	4798      	blx	r3
}
 80006be:	bf00      	nop
 80006c0:	3718      	adds	r7, #24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000004 	.word	0x20000004

080006cc <WIZCHIP_READ_BUF>:
/**
@brief  This function reads into W5200 memory(Buffer)
*/ 

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b087      	sub	sp, #28
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	4613      	mov	r3, r2
 80006d8:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	82fb      	strh	r3, [r7, #22]
   WIZCHIP_CRITICAL_ENTER();
 80006de:	4b21      	ldr	r3, [pc, #132]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 80006e4:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006e6:	691b      	ldr	r3, [r3, #16]
 80006e8:	4798      	blx	r3
   
   #if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   for(i = 0; i < len; i++)
 80006ea:	2300      	movs	r3, #0
 80006ec:	82fb      	strh	r3, [r7, #22]
 80006ee:	e02a      	b.n	8000746 <WIZCHIP_READ_BUF+0x7a>
   {
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
     //            CS should be controlled every SPI frames
     WIZCHIP.CS._select();
 80006f0:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006f2:	691b      	ldr	r3, [r3, #16]
 80006f4:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte(0x0F);
 80006f6:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	200f      	movs	r0, #15
 80006fc:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0xFF00) >>  8);
 80006fe:	4b19      	ldr	r3, [pc, #100]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	b291      	uxth	r1, r2
 8000706:	8afa      	ldrh	r2, [r7, #22]
 8000708:	440a      	add	r2, r1
 800070a:	b292      	uxth	r2, r2
 800070c:	0a12      	lsrs	r2, r2, #8
 800070e:	b292      	uxth	r2, r2
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	4610      	mov	r0, r2
 8000714:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0x00FF) >>  0);
 8000716:	4b13      	ldr	r3, [pc, #76]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000718:	69db      	ldr	r3, [r3, #28]
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	b2d1      	uxtb	r1, r2
 800071e:	8afa      	ldrh	r2, [r7, #22]
 8000720:	b2d2      	uxtb	r2, r2
 8000722:	440a      	add	r2, r1
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	4610      	mov	r0, r2
 8000728:	4798      	blx	r3
      pBuf[i] = WIZCHIP.IF.SPI._read_byte(); 
 800072a:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	8afa      	ldrh	r2, [r7, #22]
 8000730:	68b9      	ldr	r1, [r7, #8]
 8000732:	188c      	adds	r4, r1, r2
 8000734:	4798      	blx	r3
 8000736:	4603      	mov	r3, r0
 8000738:	7023      	strb	r3, [r4, #0]
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
	  WIZCHIP.CS._deselect();
 800073a:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4798      	blx	r3
   for(i = 0; i < len; i++)
 8000740:	8afb      	ldrh	r3, [r7, #22]
 8000742:	3301      	adds	r3, #1
 8000744:	82fb      	strh	r3, [r7, #22]
 8000746:	8afa      	ldrh	r2, [r7, #22]
 8000748:	88fb      	ldrh	r3, [r7, #6]
 800074a:	429a      	cmp	r2, r3
 800074c:	d3d0      	bcc.n	80006f0 <WIZCHIP_READ_BUF+0x24>
   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!!"
#endif

   WIZCHIP.CS._deselect();    //M20150601 : Moved Here.
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000754:	4b03      	ldr	r3, [pc, #12]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	4798      	blx	r3
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	bd90      	pop	{r4, r7, pc}
 8000762:	bf00      	nop
 8000764:	20000004 	.word	0x20000004

08000768 <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8000768:	b590      	push	{r4, r7, lr}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8000772:	2300      	movs	r3, #0
 8000774:	81fb      	strh	r3, [r7, #14]
 8000776:	2300      	movs	r3, #0
 8000778:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	3304      	adds	r3, #4
 800077e:	021b      	lsls	r3, r3, #8
 8000780:	3320      	adds	r3, #32
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff26 	bl	80005d4 <WIZCHIP_READ>
 8000788:	4603      	mov	r3, r0
 800078a:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800078c:	89bb      	ldrh	r3, [r7, #12]
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	b29c      	uxth	r4, r3
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	3304      	adds	r3, #4
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	3321      	adds	r3, #33	; 0x21
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff1a 	bl	80005d4 <WIZCHIP_READ>
 80007a0:	4603      	mov	r3, r0
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	4423      	add	r3, r4
 80007a6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80007a8:	89bb      	ldrh	r3, [r7, #12]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d016      	beq.n	80007dc <getSn_TX_FSR+0x74>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	3304      	adds	r3, #4
 80007b2:	021b      	lsls	r3, r3, #8
 80007b4:	3320      	adds	r3, #32
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff0c 	bl	80005d4 <WIZCHIP_READ>
 80007bc:	4603      	mov	r3, r0
 80007be:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80007c0:	89fb      	ldrh	r3, [r7, #14]
 80007c2:	021b      	lsls	r3, r3, #8
 80007c4:	b29c      	uxth	r4, r3
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	3304      	adds	r3, #4
 80007ca:	021b      	lsls	r3, r3, #8
 80007cc:	3321      	adds	r3, #33	; 0x21
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ff00 	bl	80005d4 <WIZCHIP_READ>
 80007d4:	4603      	mov	r3, r0
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	4423      	add	r3, r4
 80007da:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80007dc:	89fa      	ldrh	r2, [r7, #14]
 80007de:	89bb      	ldrh	r3, [r7, #12]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d1ca      	bne.n	800077a <getSn_TX_FSR+0x12>
   return val;
 80007e4:	89fb      	ldrh	r3, [r7, #14]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd90      	pop	{r4, r7, pc}

080007ee <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80007ee:	b590      	push	{r4, r7, lr}
 80007f0:	b085      	sub	sp, #20
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	81fb      	strh	r3, [r7, #14]
 80007fc:	2300      	movs	r3, #0
 80007fe:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	3304      	adds	r3, #4
 8000804:	021b      	lsls	r3, r3, #8
 8000806:	3326      	adds	r3, #38	; 0x26
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff fee3 	bl	80005d4 <WIZCHIP_READ>
 800080e:	4603      	mov	r3, r0
 8000810:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000812:	89bb      	ldrh	r3, [r7, #12]
 8000814:	021b      	lsls	r3, r3, #8
 8000816:	b29c      	uxth	r4, r3
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	3304      	adds	r3, #4
 800081c:	021b      	lsls	r3, r3, #8
 800081e:	3327      	adds	r3, #39	; 0x27
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fed7 	bl	80005d4 <WIZCHIP_READ>
 8000826:	4603      	mov	r3, r0
 8000828:	b29b      	uxth	r3, r3
 800082a:	4423      	add	r3, r4
 800082c:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800082e:	89bb      	ldrh	r3, [r7, #12]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d016      	beq.n	8000862 <getSn_RX_RSR+0x74>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	3304      	adds	r3, #4
 8000838:	021b      	lsls	r3, r3, #8
 800083a:	3326      	adds	r3, #38	; 0x26
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fec9 	bl	80005d4 <WIZCHIP_READ>
 8000842:	4603      	mov	r3, r0
 8000844:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000846:	89fb      	ldrh	r3, [r7, #14]
 8000848:	021b      	lsls	r3, r3, #8
 800084a:	b29c      	uxth	r4, r3
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	3304      	adds	r3, #4
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	3327      	adds	r3, #39	; 0x27
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff febd 	bl	80005d4 <WIZCHIP_READ>
 800085a:	4603      	mov	r3, r0
 800085c:	b29b      	uxth	r3, r3
 800085e:	4423      	add	r3, r4
 8000860:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000862:	89fa      	ldrh	r2, [r7, #14]
 8000864:	89bb      	ldrh	r3, [r7, #12]
 8000866:	429a      	cmp	r2, r3
 8000868:	d1ca      	bne.n	8000800 <getSn_RX_RSR+0x12>
   return val;
 800086a:	89fb      	ldrh	r3, [r7, #14]
}
 800086c:	4618      	mov	r0, r3
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	bd90      	pop	{r4, r7, pc}

08000874 <getSn_TxBASE>:

   return rxbase;
}

uint32_t getSn_TxBASE(uint8_t sn)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t txbase = _W5100_IO_BASE_ + _WIZCHIP_IO_TXBUF_;
#else   
   uint32_t txbase = _WIZCHIP_IO_TXBUF_;
 800087e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000882:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 8000884:	2300      	movs	r3, #0
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	e020      	b.n	80008cc <getSn_TxBASE+0x58>
      txbase += getSn_TxMAX(i);
 800088a:	201b      	movs	r0, #27
 800088c:	f7ff fea2 	bl	80005d4 <WIZCHIP_READ>
 8000890:	4603      	mov	r3, r0
 8000892:	4619      	mov	r1, r3
 8000894:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	2203      	movs	r2, #3
 800089c:	fa02 f303 	lsl.w	r3, r2, r3
 80008a0:	ea01 0203 	and.w	r2, r1, r3
 80008a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	fa42 f303 	asr.w	r3, r2, r3
 80008ae:	2201      	movs	r2, #1
 80008b0:	fa02 f303 	lsl.w	r3, r2, r3
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	029b      	lsls	r3, r3, #10
 80008b8:	461a      	mov	r2, r3
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	4413      	add	r3, r2
 80008be:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 80008c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	3301      	adds	r3, #1
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	73fb      	strb	r3, [r7, #15]
 80008cc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	dbd9      	blt.n	800088a <getSn_TxBASE+0x16>
   return txbase;
 80008d6:	68bb      	ldr	r3, [r7, #8]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}

080008e0 <wiz_send_data>:
the data in transmite buffer. Here also take care of the condition while it exceed
the Tx memory uper-bound of socket.

*/
void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	71fb      	strb	r3, [r7, #7]
 80008ec:	4613      	mov	r3, r2
 80008ee:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint16_t dst_ptr;

  ptr = getSn_TX_WR(sn);
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	3304      	adds	r3, #4
 80008f4:	021b      	lsls	r3, r3, #8
 80008f6:	3324      	adds	r3, #36	; 0x24
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff fe6b 	bl	80005d4 <WIZCHIP_READ>
 80008fe:	4603      	mov	r3, r0
 8000900:	b29b      	uxth	r3, r3
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	b29c      	uxth	r4, r3
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	3304      	adds	r3, #4
 800090a:	021b      	lsls	r3, r3, #8
 800090c:	3325      	adds	r3, #37	; 0x25
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fe60 	bl	80005d4 <WIZCHIP_READ>
 8000914:	4603      	mov	r3, r0
 8000916:	b29b      	uxth	r3, r3
 8000918:	4423      	add	r3, r4
 800091a:	81fb      	strh	r3, [r7, #14]

  dst_mask = ptr & getSn_TxMASK(sn);
 800091c:	201b      	movs	r0, #27
 800091e:	f7ff fe59 	bl	80005d4 <WIZCHIP_READ>
 8000922:	4603      	mov	r3, r0
 8000924:	4619      	mov	r1, r3
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	2203      	movs	r2, #3
 800092c:	fa02 f303 	lsl.w	r3, r2, r3
 8000930:	ea01 0203 	and.w	r2, r1, r3
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	fa42 f303 	asr.w	r3, r2, r3
 800093c:	2201      	movs	r2, #1
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	b29b      	uxth	r3, r3
 8000944:	029b      	lsls	r3, r3, #10
 8000946:	b29b      	uxth	r3, r3
 8000948:	3b01      	subs	r3, #1
 800094a:	b29b      	uxth	r3, r3
 800094c:	b21a      	sxth	r2, r3
 800094e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000952:	4013      	ands	r3, r2
 8000954:	b21b      	sxth	r3, r3
 8000956:	81bb      	strh	r3, [r7, #12]
  dst_ptr = getSn_TxBASE(sn) + dst_mask;
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff ff8a 	bl	8000874 <getSn_TxBASE>
 8000960:	4603      	mov	r3, r0
 8000962:	b29a      	uxth	r2, r3
 8000964:	89bb      	ldrh	r3, [r7, #12]
 8000966:	4413      	add	r3, r2
 8000968:	817b      	strh	r3, [r7, #10]
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 800096a:	89ba      	ldrh	r2, [r7, #12]
 800096c:	88bb      	ldrh	r3, [r7, #4]
 800096e:	18d4      	adds	r4, r2, r3
 8000970:	201b      	movs	r0, #27
 8000972:	f7ff fe2f 	bl	80005d4 <WIZCHIP_READ>
 8000976:	4603      	mov	r3, r0
 8000978:	4619      	mov	r1, r3
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	2203      	movs	r2, #3
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	ea01 0203 	and.w	r2, r1, r3
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	fa42 f303 	asr.w	r3, r2, r3
 8000990:	2201      	movs	r2, #1
 8000992:	fa02 f303 	lsl.w	r3, r2, r3
 8000996:	b29b      	uxth	r3, r3
 8000998:	029b      	lsls	r3, r3, #10
 800099a:	429c      	cmp	r4, r3
 800099c:	dd33      	ble.n	8000a06 <wiz_send_data+0x126>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 800099e:	201b      	movs	r0, #27
 80009a0:	f7ff fe18 	bl	80005d4 <WIZCHIP_READ>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4619      	mov	r1, r3
 80009a8:	79fb      	ldrb	r3, [r7, #7]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2203      	movs	r2, #3
 80009ae:	fa02 f303 	lsl.w	r3, r2, r3
 80009b2:	ea01 0203 	and.w	r2, r1, r3
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa42 f303 	asr.w	r3, r2, r3
 80009be:	2201      	movs	r2, #1
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	029b      	lsls	r3, r3, #10
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	89bb      	ldrh	r3, [r7, #12]
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	813b      	strh	r3, [r7, #8]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 80009d0:	897b      	ldrh	r3, [r7, #10]
 80009d2:	893a      	ldrh	r2, [r7, #8]
 80009d4:	6839      	ldr	r1, [r7, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff fe2a 	bl	8000630 <WIZCHIP_WRITE_BUF>
    wizdata += size;
 80009dc:	893b      	ldrh	r3, [r7, #8]
 80009de:	683a      	ldr	r2, [r7, #0]
 80009e0:	4413      	add	r3, r2
 80009e2:	603b      	str	r3, [r7, #0]
    size = len - size;
 80009e4:	88ba      	ldrh	r2, [r7, #4]
 80009e6:	893b      	ldrh	r3, [r7, #8]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	813b      	strh	r3, [r7, #8]
    dst_ptr = getSn_TxBASE(sn);
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff ff40 	bl	8000874 <getSn_TxBASE>
 80009f4:	4603      	mov	r3, r0
 80009f6:	817b      	strh	r3, [r7, #10]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 80009f8:	897b      	ldrh	r3, [r7, #10]
 80009fa:	893a      	ldrh	r2, [r7, #8]
 80009fc:	6839      	ldr	r1, [r7, #0]
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff fe16 	bl	8000630 <WIZCHIP_WRITE_BUF>
 8000a04:	e005      	b.n	8000a12 <wiz_send_data+0x132>
  } 
  else
  {
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, len);
 8000a06:	897b      	ldrh	r3, [r7, #10]
 8000a08:	88ba      	ldrh	r2, [r7, #4]
 8000a0a:	6839      	ldr	r1, [r7, #0]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fe0f 	bl	8000630 <WIZCHIP_WRITE_BUF>
  }

  ptr += len;
 8000a12:	89fa      	ldrh	r2, [r7, #14]
 8000a14:	88bb      	ldrh	r3, [r7, #4]
 8000a16:	4413      	add	r3, r2
 8000a18:	81fb      	strh	r3, [r7, #14]

  setSn_TX_WR(sn, ptr);  
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	3304      	adds	r3, #4
 8000a1e:	021b      	lsls	r3, r3, #8
 8000a20:	3324      	adds	r3, #36	; 0x24
 8000a22:	461a      	mov	r2, r3
 8000a24:	89fb      	ldrh	r3, [r7, #14]
 8000a26:	0a1b      	lsrs	r3, r3, #8
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4610      	mov	r0, r2
 8000a30:	f7ff fda2 	bl	8000578 <WIZCHIP_WRITE>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	3304      	adds	r3, #4
 8000a38:	021b      	lsls	r3, r3, #8
 8000a3a:	3325      	adds	r3, #37	; 0x25
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	4619      	mov	r1, r3
 8000a44:	4610      	mov	r0, r2
 8000a46:	f7ff fd97 	bl	8000578 <WIZCHIP_WRITE>
}
 8000a4a:	bf00      	nop
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd90      	pop	{r4, r7, pc}
	...

08000a54 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4604      	mov	r4, r0
 8000a5c:	4608      	mov	r0, r1
 8000a5e:	4611      	mov	r1, r2
 8000a60:	461a      	mov	r2, r3
 8000a62:	4623      	mov	r3, r4
 8000a64:	71fb      	strb	r3, [r7, #7]
 8000a66:	4603      	mov	r3, r0
 8000a68:	71bb      	strb	r3, [r7, #6]
 8000a6a:	460b      	mov	r3, r1
 8000a6c:	80bb      	strh	r3, [r7, #4]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b04      	cmp	r3, #4
 8000a76:	d902      	bls.n	8000a7e <socket+0x2a>
 8000a78:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7c:	e0e2      	b.n	8000c44 <socket+0x1f0>
	switch(protocol)
 8000a7e:	79bb      	ldrb	r3, [r7, #6]
 8000a80:	3b01      	subs	r3, #1
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d819      	bhi.n	8000aba <socket+0x66>
 8000a86:	a201      	add	r2, pc, #4	; (adr r2, 8000a8c <socket+0x38>)
 8000a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a8c:	08000aa1 	.word	0x08000aa1
 8000a90:	08000ac1 	.word	0x08000ac1
 8000a94:	08000ac1 	.word	0x08000ac1
 8000a98:	08000ac1 	.word	0x08000ac1
 8000a9c:	08000ac1 	.word	0x08000ac1
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	2204      	movs	r2, #4
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	200f      	movs	r0, #15
 8000aaa:	f7ff fe0f 	bl	80006cc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d105      	bne.n	8000ac0 <socket+0x6c>
 8000ab4:	f06f 0302 	mvn.w	r3, #2
 8000ab8:	e0c4      	b.n	8000c44 <socket+0x1f0>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8000aba:	f06f 0304 	mvn.w	r3, #4
 8000abe:	e0c1      	b.n	8000c44 <socket+0x1f0>
         break;
 8000ac0:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8000ac2:	78fb      	ldrb	r3, [r7, #3]
 8000ac4:	f003 0304 	and.w	r3, r3, #4
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d002      	beq.n	8000ad2 <socket+0x7e>
 8000acc:	f06f 0305 	mvn.w	r3, #5
 8000ad0:	e0b8      	b.n	8000c44 <socket+0x1f0>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8000ad2:	78fb      	ldrb	r3, [r7, #3]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d019      	beq.n	8000b0c <socket+0xb8>
	{
   	switch(protocol)
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d002      	beq.n	8000ae4 <socket+0x90>
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d008      	beq.n	8000af4 <socket+0xa0>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8000ae2:	e018      	b.n	8000b16 <socket+0xc2>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8000ae4:	78fb      	ldrb	r3, [r7, #3]
 8000ae6:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d110      	bne.n	8000b10 <socket+0xbc>
 8000aee:	f06f 0305 	mvn.w	r3, #5
 8000af2:	e0a7      	b.n	8000c44 <socket+0x1f0>
   	      if(flag & SF_IGMP_VER2)
 8000af4:	78fb      	ldrb	r3, [r7, #3]
 8000af6:	f003 0320 	and.w	r3, r3, #32
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d00a      	beq.n	8000b14 <socket+0xc0>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000afe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	db06      	blt.n	8000b14 <socket+0xc0>
 8000b06:	f06f 0305 	mvn.w	r3, #5
 8000b0a:	e09b      	b.n	8000c44 <socket+0x1f0>
   	}
   }
 8000b0c:	bf00      	nop
 8000b0e:	e002      	b.n	8000b16 <socket+0xc2>
   	      break;
 8000b10:	bf00      	nop
 8000b12:	e000      	b.n	8000b16 <socket+0xc2>
   	      break;
 8000b14:	bf00      	nop
	close(sn);
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f000 f8a1 	bl	8000c60 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	3304      	adds	r3, #4
 8000b22:	021b      	lsls	r3, r3, #8
 8000b24:	4618      	mov	r0, r3
 8000b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b2a:	f023 030f 	bic.w	r3, r3, #15
 8000b2e:	b25a      	sxtb	r2, r3
 8000b30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	f7ff fd1c 	bl	8000578 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8000b40:	88bb      	ldrh	r3, [r7, #4]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d110      	bne.n	8000b68 <socket+0x114>
	{
	   port = sock_any_port++;
 8000b46:	4b41      	ldr	r3, [pc, #260]	; (8000c4c <socket+0x1f8>)
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	1c5a      	adds	r2, r3, #1
 8000b4c:	b291      	uxth	r1, r2
 8000b4e:	4a3f      	ldr	r2, [pc, #252]	; (8000c4c <socket+0x1f8>)
 8000b50:	8011      	strh	r1, [r2, #0]
 8000b52:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000b54:	4b3d      	ldr	r3, [pc, #244]	; (8000c4c <socket+0x1f8>)
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d103      	bne.n	8000b68 <socket+0x114>
 8000b60:	4b3a      	ldr	r3, [pc, #232]	; (8000c4c <socket+0x1f8>)
 8000b62:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000b66:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	3304      	adds	r3, #4
 8000b6c:	021b      	lsls	r3, r3, #8
 8000b6e:	3304      	adds	r3, #4
 8000b70:	461a      	mov	r2, r3
 8000b72:	88bb      	ldrh	r3, [r7, #4]
 8000b74:	0a1b      	lsrs	r3, r3, #8
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	f7ff fcfb 	bl	8000578 <WIZCHIP_WRITE>
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	3304      	adds	r3, #4
 8000b86:	021b      	lsls	r3, r3, #8
 8000b88:	3305      	adds	r3, #5
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	88bb      	ldrh	r3, [r7, #4]
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	4619      	mov	r1, r3
 8000b92:	4610      	mov	r0, r2
 8000b94:	f7ff fcf0 	bl	8000578 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	3304      	adds	r3, #4
 8000b9c:	021b      	lsls	r3, r3, #8
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fce8 	bl	8000578 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000ba8:	bf00      	nop
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	3304      	adds	r3, #4
 8000bae:	021b      	lsls	r3, r3, #8
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fd0e 	bl	80005d4 <WIZCHIP_READ>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d1f5      	bne.n	8000baa <socket+0x156>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc6:	b21b      	sxth	r3, r3
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	b21a      	sxth	r2, r3
 8000bcc:	4b20      	ldr	r3, [pc, #128]	; (8000c50 <socket+0x1fc>)
 8000bce:	881b      	ldrh	r3, [r3, #0]
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	b21b      	sxth	r3, r3
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	4b1d      	ldr	r3, [pc, #116]	; (8000c50 <socket+0x1fc>)
 8000bda:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8000bdc:	78fb      	ldrb	r3, [r7, #3]
 8000bde:	f003 0201 	and.w	r2, r3, #1
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	fa02 f303 	lsl.w	r3, r2, r3
 8000be8:	b21a      	sxth	r2, r3
 8000bea:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <socket+0x1fc>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	b21b      	sxth	r3, r3
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b21b      	sxth	r3, r3
 8000bf4:	b29a      	uxth	r2, r3
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <socket+0x1fc>)
 8000bf8:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	b21b      	sxth	r3, r3
 8000c04:	43db      	mvns	r3, r3
 8000c06:	b21a      	sxth	r2, r3
 8000c08:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <socket+0x200>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	b21b      	sxth	r3, r3
 8000c0e:	4013      	ands	r3, r2
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	b29a      	uxth	r2, r3
 8000c14:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <socket+0x200>)
 8000c16:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	4a0f      	ldr	r2, [pc, #60]	; (8000c58 <socket+0x204>)
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	4a0d      	ldr	r2, [pc, #52]	; (8000c5c <socket+0x208>)
 8000c26:	2100      	movs	r1, #0
 8000c28:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8000c2a:	bf00      	nop
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	3304      	adds	r3, #4
 8000c30:	021b      	lsls	r3, r3, #8
 8000c32:	3303      	adds	r3, #3
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fccd 	bl	80005d4 <WIZCHIP_READ>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0f5      	beq.n	8000c2c <socket+0x1d8>
   return (int8_t)sn;
 8000c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000c44:	4618      	mov	r0, r3
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	20000000 	.word	0x20000000
 8000c50:	200000bc 	.word	0x200000bc
 8000c54:	200000be 	.word	0x200000be
 8000c58:	200000c0 	.word	0x200000c0
 8000c5c:	200000c8 	.word	0x200000c8

08000c60 <close>:

int8_t close(uint8_t sn)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	d902      	bls.n	8000c76 <close+0x16>
 8000c70:	f04f 33ff 	mov.w	r3, #4294967295
 8000c74:	e04d      	b.n	8000d12 <close+0xb2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	3304      	adds	r3, #4
 8000c7a:	021b      	lsls	r3, r3, #8
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fc79 	bl	8000578 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8000c86:	bf00      	nop
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	021b      	lsls	r3, r3, #8
 8000c8e:	3301      	adds	r3, #1
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff fc9f 	bl	80005d4 <WIZCHIP_READ>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1f5      	bne.n	8000c88 <close+0x28>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	3304      	adds	r3, #4
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	3302      	adds	r3, #2
 8000ca4:	21ff      	movs	r1, #255	; 0xff
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fc66 	bl	8000578 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	b21a      	sxth	r2, r3
 8000cba:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <close+0xbc>)
 8000cbc:	881b      	ldrh	r3, [r3, #0]
 8000cbe:	b21b      	sxth	r3, r3
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	b21b      	sxth	r3, r3
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <close+0xbc>)
 8000cc8:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2201      	movs	r2, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	b21b      	sxth	r3, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	b21a      	sxth	r2, r3
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <close+0xc0>)
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	b21b      	sxth	r3, r3
 8000cde:	4013      	ands	r3, r2
 8000ce0:	b21b      	sxth	r3, r3
 8000ce2:	b29a      	uxth	r2, r3
 8000ce4:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <close+0xc0>)
 8000ce6:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <close+0xc4>)
 8000cec:	2100      	movs	r1, #0
 8000cee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	4a0c      	ldr	r2, [pc, #48]	; (8000d28 <close+0xc8>)
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8000cfa:	bf00      	nop
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	3304      	adds	r3, #4
 8000d00:	021b      	lsls	r3, r3, #8
 8000d02:	3303      	adds	r3, #3
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fc65 	bl	80005d4 <WIZCHIP_READ>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1f5      	bne.n	8000cfc <close+0x9c>
	return SOCK_OK;
 8000d10:	2301      	movs	r3, #1
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	200000bc 	.word	0x200000bc
 8000d20:	200000be 	.word	0x200000be
 8000d24:	200000c0 	.word	0x200000c0
 8000d28:	200000c8 	.word	0x200000c8

08000d2c <listen>:

int8_t listen(uint8_t sn)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b04      	cmp	r3, #4
 8000d3a:	d902      	bls.n	8000d42 <listen+0x16>
 8000d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d40:	e040      	b.n	8000dc4 <listen+0x98>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	3304      	adds	r3, #4
 8000d46:	021b      	lsls	r3, r3, #8
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fc43 	bl	80005d4 <WIZCHIP_READ>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	f003 030f 	and.w	r3, r3, #15
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d002      	beq.n	8000d5e <listen+0x32>
 8000d58:	f06f 0304 	mvn.w	r3, #4
 8000d5c:	e032      	b.n	8000dc4 <listen+0x98>
	CHECK_SOCKINIT();
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	3304      	adds	r3, #4
 8000d62:	021b      	lsls	r3, r3, #8
 8000d64:	3303      	adds	r3, #3
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fc34 	bl	80005d4 <WIZCHIP_READ>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b13      	cmp	r3, #19
 8000d70:	d002      	beq.n	8000d78 <listen+0x4c>
 8000d72:	f06f 0302 	mvn.w	r3, #2
 8000d76:	e025      	b.n	8000dc4 <listen+0x98>
	setSn_CR(sn,Sn_CR_LISTEN);
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	3304      	adds	r3, #4
 8000d7c:	021b      	lsls	r3, r3, #8
 8000d7e:	3301      	adds	r3, #1
 8000d80:	2102      	movs	r1, #2
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fbf8 	bl	8000578 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8000d88:	bf00      	nop
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	021b      	lsls	r3, r3, #8
 8000d90:	3301      	adds	r3, #1
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fc1e 	bl	80005d4 <WIZCHIP_READ>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1f5      	bne.n	8000d8a <listen+0x5e>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8000d9e:	e006      	b.n	8000dae <listen+0x82>
   {
         close(sn);
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff ff5c 	bl	8000c60 <close>
         return SOCKERR_SOCKCLOSED;
 8000da8:	f06f 0303 	mvn.w	r3, #3
 8000dac:	e00a      	b.n	8000dc4 <listen+0x98>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	3304      	adds	r3, #4
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	3303      	adds	r3, #3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fc0c 	bl	80005d4 <WIZCHIP_READ>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b14      	cmp	r3, #20
 8000dc0:	d1ee      	bne.n	8000da0 <listen+0x74>
   }
   return SOCK_OK;
 8000dc2:	2301      	movs	r3, #1
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d902      	bls.n	8000de2 <disconnect+0x16>
 8000ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8000de0:	e059      	b.n	8000e96 <disconnect+0xca>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	3304      	adds	r3, #4
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff fbf3 	bl	80005d4 <WIZCHIP_READ>
 8000dee:	4603      	mov	r3, r0
 8000df0:	f003 030f 	and.w	r3, r3, #15
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d002      	beq.n	8000dfe <disconnect+0x32>
 8000df8:	f06f 0304 	mvn.w	r3, #4
 8000dfc:	e04b      	b.n	8000e96 <disconnect+0xca>
	setSn_CR(sn,Sn_CR_DISCON);
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	3304      	adds	r3, #4
 8000e02:	021b      	lsls	r3, r3, #8
 8000e04:	3301      	adds	r3, #1
 8000e06:	2108      	movs	r1, #8
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff fbb5 	bl	8000578 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8000e0e:	bf00      	nop
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	3304      	adds	r3, #4
 8000e14:	021b      	lsls	r3, r3, #8
 8000e16:	3301      	adds	r3, #1
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fbdb 	bl	80005d4 <WIZCHIP_READ>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d1f5      	bne.n	8000e10 <disconnect+0x44>
	sock_is_sending &= ~(1<<sn);
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	2201      	movs	r2, #1
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <disconnect+0xd4>)
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	b21b      	sxth	r3, r3
 8000e38:	4013      	ands	r3, r2
 8000e3a:	b21b      	sxth	r3, r3
 8000e3c:	b29a      	uxth	r2, r3
 8000e3e:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <disconnect+0xd4>)
 8000e40:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8000e42:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <disconnect+0xd8>)
 8000e44:	881b      	ldrh	r3, [r3, #0]
 8000e46:	461a      	mov	r2, r3
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	fa42 f303 	asr.w	r3, r2, r3
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d014      	beq.n	8000e80 <disconnect+0xb4>
 8000e56:	2300      	movs	r3, #0
 8000e58:	e01d      	b.n	8000e96 <disconnect+0xca>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	021b      	lsls	r3, r3, #8
 8000e60:	3302      	adds	r3, #2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fbb6 	bl	80005d4 <WIZCHIP_READ>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	f003 0308 	and.w	r3, r3, #8
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d006      	beq.n	8000e80 <disconnect+0xb4>
	   {
	      close(sn);
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff fef3 	bl	8000c60 <close>
	      return SOCKERR_TIMEOUT;
 8000e7a:	f06f 030c 	mvn.w	r3, #12
 8000e7e:	e00a      	b.n	8000e96 <disconnect+0xca>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	3304      	adds	r3, #4
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	3303      	adds	r3, #3
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fba3 	bl	80005d4 <WIZCHIP_READ>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d1e2      	bne.n	8000e5a <disconnect+0x8e>
	   }
	}
	return SOCK_OK;
 8000e94:	2301      	movs	r3, #1
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200000be 	.word	0x200000be
 8000ea4:	200000bc 	.word	0x200000bc

08000ea8 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	6039      	str	r1, [r7, #0]
 8000eb2:	71fb      	strb	r3, [r7, #7]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	2b04      	cmp	r3, #4
 8000ec4:	d902      	bls.n	8000ecc <send+0x24>
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eca:	e0d8      	b.n	800107e <send+0x1d6>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	3304      	adds	r3, #4
 8000ed0:	021b      	lsls	r3, r3, #8
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fb7e 	bl	80005d4 <WIZCHIP_READ>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	f003 030f 	and.w	r3, r3, #15
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d002      	beq.n	8000ee8 <send+0x40>
 8000ee2:	f06f 0304 	mvn.w	r3, #4
 8000ee6:	e0ca      	b.n	800107e <send+0x1d6>
   CHECK_SOCKDATA();
 8000ee8:	88bb      	ldrh	r3, [r7, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d102      	bne.n	8000ef4 <send+0x4c>
 8000eee:	f06f 030d 	mvn.w	r3, #13
 8000ef2:	e0c4      	b.n	800107e <send+0x1d6>
   tmp = getSn_SR(sn);
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	021b      	lsls	r3, r3, #8
 8000efa:	3303      	adds	r3, #3
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fb69 	bl	80005d4 <WIZCHIP_READ>
 8000f02:	4603      	mov	r3, r0
 8000f04:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	2b17      	cmp	r3, #23
 8000f0a:	d005      	beq.n	8000f18 <send+0x70>
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	2b1c      	cmp	r3, #28
 8000f10:	d002      	beq.n	8000f18 <send+0x70>
 8000f12:	f06f 0306 	mvn.w	r3, #6
 8000f16:	e0b2      	b.n	800107e <send+0x1d6>
   if( sock_is_sending & (1<<sn) )
 8000f18:	4b5b      	ldr	r3, [pc, #364]	; (8001088 <send+0x1e0>)
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	fa42 f303 	asr.w	r3, r2, r3
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d033      	beq.n	8000f94 <send+0xec>
   {
      tmp = getSn_IR(sn);
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	3304      	adds	r3, #4
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	3302      	adds	r3, #2
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb4d 	bl	80005d4 <WIZCHIP_READ>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	f003 0310 	and.w	r3, r3, #16
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d017      	beq.n	8000f78 <send+0xd0>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	3304      	adds	r3, #4
 8000f4c:	021b      	lsls	r3, r3, #8
 8000f4e:	3302      	adds	r3, #2
 8000f50:	2110      	movs	r1, #16
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fb10 	bl	8000578 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	b21a      	sxth	r2, r3
 8000f66:	4b48      	ldr	r3, [pc, #288]	; (8001088 <send+0x1e0>)
 8000f68:	881b      	ldrh	r3, [r3, #0]
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	4b45      	ldr	r3, [pc, #276]	; (8001088 <send+0x1e0>)
 8000f74:	801a      	strh	r2, [r3, #0]
 8000f76:	e00d      	b.n	8000f94 <send+0xec>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	f003 0308 	and.w	r3, r3, #8
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d006      	beq.n	8000f90 <send+0xe8>
      {
         close(sn);
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fe6b 	bl	8000c60 <close>
         return SOCKERR_TIMEOUT;
 8000f8a:	f06f 030c 	mvn.w	r3, #12
 8000f8e:	e076      	b.n	800107e <send+0x1d6>
      }
      else return SOCK_BUSY;
 8000f90:	2300      	movs	r3, #0
 8000f92:	e074      	b.n	800107e <send+0x1d6>
   }
   freesize = getSn_TxMAX(sn);
 8000f94:	201b      	movs	r0, #27
 8000f96:	f7ff fb1d 	bl	80005d4 <WIZCHIP_READ>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	ea01 0203 	and.w	r2, r1, r3
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	fa42 f303 	asr.w	r3, r2, r3
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	029b      	lsls	r3, r3, #10
 8000fbe:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8000fc0:	88ba      	ldrh	r2, [r7, #4]
 8000fc2:	89bb      	ldrh	r3, [r7, #12]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d901      	bls.n	8000fcc <send+0x124>
 8000fc8:	89bb      	ldrh	r3, [r7, #12]
 8000fca:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fbca 	bl	8000768 <getSn_TX_FSR>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	3304      	adds	r3, #4
 8000fdc:	021b      	lsls	r3, r3, #8
 8000fde:	3303      	adds	r3, #3
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff faf7 	bl	80005d4 <WIZCHIP_READ>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b17      	cmp	r3, #23
 8000fee:	d009      	beq.n	8001004 <send+0x15c>
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	2b1c      	cmp	r3, #28
 8000ff4:	d006      	beq.n	8001004 <send+0x15c>
      {
         close(sn);
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fe31 	bl	8000c60 <close>
         return SOCKERR_SOCKSTATUS;
 8000ffe:	f06f 0306 	mvn.w	r3, #6
 8001002:	e03c      	b.n	800107e <send+0x1d6>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001004:	4b21      	ldr	r3, [pc, #132]	; (800108c <send+0x1e4>)
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	fa42 f303 	asr.w	r3, r2, r3
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b00      	cmp	r3, #0
 8001016:	d005      	beq.n	8001024 <send+0x17c>
 8001018:	88ba      	ldrh	r2, [r7, #4]
 800101a:	89bb      	ldrh	r3, [r7, #12]
 800101c:	429a      	cmp	r2, r3
 800101e:	d901      	bls.n	8001024 <send+0x17c>
 8001020:	2300      	movs	r3, #0
 8001022:	e02c      	b.n	800107e <send+0x1d6>
      if(len <= freesize) break;
 8001024:	88ba      	ldrh	r2, [r7, #4]
 8001026:	89bb      	ldrh	r3, [r7, #12]
 8001028:	429a      	cmp	r2, r3
 800102a:	d900      	bls.n	800102e <send+0x186>
      freesize = getSn_TX_FSR(sn);
 800102c:	e7ce      	b.n	8000fcc <send+0x124>
      if(len <= freesize) break;
 800102e:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001030:	88ba      	ldrh	r2, [r7, #4]
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	6839      	ldr	r1, [r7, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff fc52 	bl	80008e0 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	3304      	adds	r3, #4
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	3301      	adds	r3, #1
 8001044:	2120      	movs	r1, #32
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa96 	bl	8000578 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 800104c:	bf00      	nop
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	3304      	adds	r3, #4
 8001052:	021b      	lsls	r3, r3, #8
 8001054:	3301      	adds	r3, #1
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fabc 	bl	80005d4 <WIZCHIP_READ>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1f5      	bne.n	800104e <send+0x1a6>
   sock_is_sending |= (1 << sn);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2201      	movs	r2, #1
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	b21a      	sxth	r2, r3
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <send+0x1e0>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	b29a      	uxth	r2, r3
 8001078:	4b03      	ldr	r3, [pc, #12]	; (8001088 <send+0x1e0>)
 800107a:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800107c:	88bb      	ldrh	r3, [r7, #4]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200000be 	.word	0x200000be
 800108c:	200000bc 	.word	0x200000bc

08001090 <getsockopt>:
   }   
   return SOCK_OK;
}

int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
 8001090:	b590      	push	{r4, r7, lr}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	603a      	str	r2, [r7, #0]
 800109a:	71fb      	strb	r3, [r7, #7]
 800109c:	460b      	mov	r3, r1
 800109e:	71bb      	strb	r3, [r7, #6]
   CHECK_SOCKNUM();
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	d902      	bls.n	80010ac <getsockopt+0x1c>
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	e0c5      	b.n	8001238 <getsockopt+0x1a8>
   switch(sotype)
 80010ac:	79bb      	ldrb	r3, [r7, #6]
 80010ae:	2b0a      	cmp	r3, #10
 80010b0:	f200 80be 	bhi.w	8001230 <getsockopt+0x1a0>
 80010b4:	a201      	add	r2, pc, #4	; (adr r2, 80010bc <getsockopt+0x2c>)
 80010b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ba:	bf00      	nop
 80010bc:	080010e9 	.word	0x080010e9
 80010c0:	08001103 	.word	0x08001103
 80010c4:	0800111b 	.word	0x0800111b
 80010c8:	08001133 	.word	0x08001133
 80010cc:	08001159 	.word	0x08001159
 80010d0:	0800116d 	.word	0x0800116d
 80010d4:	0800119f 	.word	0x0800119f
 80010d8:	080011b1 	.word	0x080011b1
 80010dc:	080011c3 	.word	0x080011c3
 80010e0:	080011db 	.word	0x080011db
 80010e4:	0800120d 	.word	0x0800120d
   {
      case SO_FLAG:
         *(uint8_t*)arg = getSn_MR(sn) & 0xF0;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	3304      	adds	r3, #4
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa70 	bl	80005d4 <WIZCHIP_READ>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f023 030f 	bic.w	r3, r3, #15
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	701a      	strb	r2, [r3, #0]
         break;
 8001100:	e099      	b.n	8001236 <getsockopt+0x1a6>
      case SO_TTL:
         *(uint8_t*) arg = getSn_TTL(sn);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	3304      	adds	r3, #4
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	3316      	adds	r3, #22
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fa62 	bl	80005d4 <WIZCHIP_READ>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	701a      	strb	r2, [r3, #0]
         break;
 8001118:	e08d      	b.n	8001236 <getsockopt+0x1a6>
      case SO_TOS:
         *(uint8_t*) arg = getSn_TOS(sn);
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	3304      	adds	r3, #4
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	3315      	adds	r3, #21
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fa56 	bl	80005d4 <WIZCHIP_READ>
 8001128:	4603      	mov	r3, r0
 800112a:	461a      	mov	r2, r3
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	701a      	strb	r2, [r3, #0]
         break;
 8001130:	e081      	b.n	8001236 <getsockopt+0x1a6>
      case SO_MSS:   
         *(uint8_t*) arg = getSn_MSSR(sn);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	3304      	adds	r3, #4
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	3312      	adds	r3, #18
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fa4a 	bl	80005d4 <WIZCHIP_READ>
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	3304      	adds	r3, #4
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	3313      	adds	r3, #19
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fa43 	bl	80005d4 <WIZCHIP_READ>
 800114e:	4603      	mov	r3, r0
 8001150:	461a      	mov	r2, r3
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	701a      	strb	r2, [r3, #0]
         break;
 8001156:	e06e      	b.n	8001236 <getsockopt+0x1a6>
      case SO_DESTIP:
         getSn_DIPR(sn, (uint8_t*)arg);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	3304      	adds	r3, #4
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	330c      	adds	r3, #12
 8001160:	2204      	movs	r2, #4
 8001162:	6839      	ldr	r1, [r7, #0]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fab1 	bl	80006cc <WIZCHIP_READ_BUF>
         break;
 800116a:	e064      	b.n	8001236 <getsockopt+0x1a6>
      case SO_DESTPORT:  
         *(uint16_t*) arg = getSn_DPORT(sn);
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	3304      	adds	r3, #4
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	3310      	adds	r3, #16
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff fa2d 	bl	80005d4 <WIZCHIP_READ>
 800117a:	4603      	mov	r3, r0
 800117c:	b29b      	uxth	r3, r3
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b29c      	uxth	r4, r3
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	3304      	adds	r3, #4
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	3311      	adds	r3, #17
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fa22 	bl	80005d4 <WIZCHIP_READ>
 8001190:	4603      	mov	r3, r0
 8001192:	b29b      	uxth	r3, r3
 8001194:	4423      	add	r3, r4
 8001196:	b29a      	uxth	r2, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	801a      	strh	r2, [r3, #0]
         break;
 800119c:	e04b      	b.n	8001236 <getsockopt+0x1a6>
         CHECK_SOCKMODE(Sn_MR_TCP);
         *(uint16_t*) arg = getSn_KPALVTR(sn);
         break;
   #endif      
      case SO_SENDBUF:
         *(uint16_t*) arg = getSn_TX_FSR(sn);
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fae1 	bl	8000768 <getSn_TX_FSR>
 80011a6:	4603      	mov	r3, r0
 80011a8:	461a      	mov	r2, r3
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	801a      	strh	r2, [r3, #0]
         break;
 80011ae:	e042      	b.n	8001236 <getsockopt+0x1a6>
      case SO_RECVBUF:
         *(uint16_t*) arg = getSn_RX_RSR(sn);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff fb1b 	bl	80007ee <getSn_RX_RSR>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	801a      	strh	r2, [r3, #0]
         break;
 80011c0:	e039      	b.n	8001236 <getsockopt+0x1a6>
      case SO_STATUS:
         *(uint8_t*) arg = getSn_SR(sn);
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	3304      	adds	r3, #4
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	3303      	adds	r3, #3
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fa02 	bl	80005d4 <WIZCHIP_READ>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	701a      	strb	r2, [r3, #0]
         break;
 80011d8:	e02d      	b.n	8001236 <getsockopt+0x1a6>
      case SO_REMAINSIZE:
         if(getSn_MR(sn) == Sn_MR_TCP)
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	3304      	adds	r3, #4
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f9f7 	bl	80005d4 <WIZCHIP_READ>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d108      	bne.n	80011fe <getsockopt+0x16e>
            *(uint16_t*)arg = getSn_RX_RSR(sn);
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fafd 	bl	80007ee <getSn_RX_RSR>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461a      	mov	r2, r3
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	801a      	strh	r2, [r3, #0]
         else
            *(uint16_t*)arg = sock_remained_size[sn];
         break;
 80011fc:	e01b      	b.n	8001236 <getsockopt+0x1a6>
            *(uint16_t*)arg = sock_remained_size[sn];
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4a0f      	ldr	r2, [pc, #60]	; (8001240 <getsockopt+0x1b0>)
 8001202:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	801a      	strh	r2, [r3, #0]
         break;
 800120a:	e014      	b.n	8001236 <getsockopt+0x1a6>
      case SO_PACKINFO:
         //CHECK_SOCKMODE(Sn_MR_TCP);
#if _WIZCHIP_ != 5300
         if((getSn_MR(sn) == Sn_MR_TCP))
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	3304      	adds	r3, #4
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff f9de 	bl	80005d4 <WIZCHIP_READ>
 8001218:	4603      	mov	r3, r0
 800121a:	2b01      	cmp	r3, #1
 800121c:	d102      	bne.n	8001224 <getsockopt+0x194>
             return SOCKERR_SOCKMODE;
 800121e:	f06f 0304 	mvn.w	r3, #4
 8001222:	e009      	b.n	8001238 <getsockopt+0x1a8>
#endif
         *(uint8_t*)arg = sock_pack_info[sn];
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	4a07      	ldr	r2, [pc, #28]	; (8001244 <getsockopt+0x1b4>)
 8001228:	5cd2      	ldrb	r2, [r2, r3]
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	701a      	strb	r2, [r3, #0]
         break;
 800122e:	e002      	b.n	8001236 <getsockopt+0x1a6>
      default:
         return SOCKERR_SOCKOPT;
 8001230:	f06f 0301 	mvn.w	r3, #1
 8001234:	e000      	b.n	8001238 <getsockopt+0x1a8>
   }
   return SOCK_OK;
 8001236:	2301      	movs	r3, #1
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	bd90      	pop	{r4, r7, pc}
 8001240:	200000c0 	.word	0x200000c0
 8001244:	200000c8 	.word	0x200000c8

08001248 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	460b      	mov	r3, r1
 80012a4:	70fb      	strb	r3, [r7, #3]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	78fa      	ldrb	r2, [r7, #3]
 80012aa:	701a      	strb	r2, [r3, #0]
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	2300      	movs	r3, #0
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
	...

080012e0 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <reg_wizchip_cs_cbfunc+0x16>
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d106      	bne.n	8001304 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <reg_wizchip_cs_cbfunc+0x40>)
 80012f8:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <reg_wizchip_cs_cbfunc+0x44>)
 80012fa:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80012fc:	4b08      	ldr	r3, [pc, #32]	; (8001320 <reg_wizchip_cs_cbfunc+0x40>)
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <reg_wizchip_cs_cbfunc+0x48>)
 8001300:	615a      	str	r2, [r3, #20]
 8001302:	e006      	b.n	8001312 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001304:	4a06      	ldr	r2, [pc, #24]	; (8001320 <reg_wizchip_cs_cbfunc+0x40>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 800130a:	4a05      	ldr	r2, [pc, #20]	; (8001320 <reg_wizchip_cs_cbfunc+0x40>)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	6153      	str	r3, [r2, #20]
   }
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000004 	.word	0x20000004
 8001324:	08001265 	.word	0x08001265
 8001328:	08001273 	.word	0x08001273

0800132c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001336:	bf00      	nop
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <reg_wizchip_spi_cbfunc+0x4c>)
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0f9      	beq.n	8001338 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <reg_wizchip_spi_cbfunc+0x24>
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d106      	bne.n	800135e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8001350:	4b09      	ldr	r3, [pc, #36]	; (8001378 <reg_wizchip_spi_cbfunc+0x4c>)
 8001352:	4a0a      	ldr	r2, [pc, #40]	; (800137c <reg_wizchip_spi_cbfunc+0x50>)
 8001354:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <reg_wizchip_spi_cbfunc+0x4c>)
 8001358:	4a09      	ldr	r2, [pc, #36]	; (8001380 <reg_wizchip_spi_cbfunc+0x54>)
 800135a:	61da      	str	r2, [r3, #28]
 800135c:	e006      	b.n	800136c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800135e:	4a06      	ldr	r2, [pc, #24]	; (8001378 <reg_wizchip_spi_cbfunc+0x4c>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001364:	4a04      	ldr	r2, [pc, #16]	; (8001378 <reg_wizchip_spi_cbfunc+0x4c>)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	61d3      	str	r3, [r2, #28]
   }
}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	20000004 	.word	0x20000004
 800137c:	080012b9 	.word	0x080012b9
 8001380:	080012c9 	.word	0x080012c9

08001384 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	2206      	movs	r2, #6
 800138e:	4619      	mov	r1, r3
 8001390:	2009      	movs	r0, #9
 8001392:	f7ff f99b 	bl	80006cc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	2204      	movs	r2, #4
 800139c:	4619      	mov	r1, r3
 800139e:	2001      	movs	r0, #1
 80013a0:	f7ff f994 	bl	80006cc <WIZCHIP_READ_BUF>
 80013a4:	f107 0310 	add.w	r3, r7, #16
 80013a8:	2204      	movs	r2, #4
 80013aa:	4619      	mov	r1, r3
 80013ac:	2005      	movs	r0, #5
 80013ae:	f7ff f98d 	bl	80006cc <WIZCHIP_READ_BUF>
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	2204      	movs	r2, #4
 80013b8:	4619      	mov	r1, r3
 80013ba:	200f      	movs	r0, #15
 80013bc:	f7ff f986 	bl	80006cc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80013c0:	2180      	movs	r1, #128	; 0x80
 80013c2:	2000      	movs	r0, #0
 80013c4:	f7ff f8d8 	bl	8000578 <WIZCHIP_WRITE>
   getMR(); // for delay
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7ff f903 	bl	80005d4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	2206      	movs	r2, #6
 80013d2:	4619      	mov	r1, r3
 80013d4:	2009      	movs	r0, #9
 80013d6:	f7ff f92b 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	2204      	movs	r2, #4
 80013e0:	4619      	mov	r1, r3
 80013e2:	2001      	movs	r0, #1
 80013e4:	f7ff f924 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	2204      	movs	r2, #4
 80013ee:	4619      	mov	r1, r3
 80013f0:	2005      	movs	r0, #5
 80013f2:	f7ff f91d 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	2204      	movs	r2, #4
 80013fc:	4619      	mov	r1, r3
 80013fe:	200f      	movs	r0, #15
 8001400:	f7ff f916 	bl	8000630 <WIZCHIP_WRITE_BUF>
}
 8001404:	bf00      	nop
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800141a:	f7ff ffb3 	bl	8001384 <wizchip_sw_reset>
   if(txsize)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d04e      	beq.n	80014c2 <wizchip_init+0xb6>
   {
      tmp = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	73bb      	strb	r3, [r7, #14]
         tmp += txsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else      
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001428:	2300      	movs	r3, #0
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	e015      	b.n	800145a <wizchip_init+0x4e>
      {
         tmp += txsize[i];
 800142e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	781a      	ldrb	r2, [r3, #0]
 8001438:	7bbb      	ldrb	r3, [r7, #14]
 800143a:	4413      	add	r3, r2
 800143c:	b2db      	uxtb	r3, r3
 800143e:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 8001440:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001444:	2b10      	cmp	r3, #16
 8001446:	dd02      	ble.n	800144e <wizchip_init+0x42>
 8001448:	f04f 33ff 	mov.w	r3, #4294967295
 800144c:	e08c      	b.n	8001568 <wizchip_init+0x15c>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800144e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	3301      	adds	r3, #1
 8001456:	b2db      	uxtb	r3, r3
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800145e:	2b03      	cmp	r3, #3
 8001460:	dde5      	ble.n	800142e <wizchip_init+0x22>
      }
   #endif
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001462:	2300      	movs	r3, #0
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	e028      	b.n	80014ba <wizchip_init+0xae>
         setSn_TXBUF_SIZE(i, txsize[i]);
 8001468:	201b      	movs	r0, #27
 800146a:	f7ff f8b3 	bl	80005d4 <WIZCHIP_READ>
 800146e:	4603      	mov	r3, r0
 8001470:	b25a      	sxtb	r2, r3
 8001472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	2103      	movs	r1, #3
 800147a:	fa01 f303 	lsl.w	r3, r1, r3
 800147e:	b25b      	sxtb	r3, r3
 8001480:	43db      	mvns	r3, r3
 8001482:	b25b      	sxtb	r3, r3
 8001484:	4013      	ands	r3, r2
 8001486:	b25a      	sxtb	r2, r3
 8001488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	440b      	add	r3, r1
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	4619      	mov	r1, r3
 8001494:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	b25b      	sxtb	r3, r3
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b25b      	sxtb	r3, r3
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	4619      	mov	r1, r3
 80014a8:	201b      	movs	r0, #27
 80014aa:	f7ff f865 	bl	8000578 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	3301      	adds	r3, #1
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	73fb      	strb	r3, [r7, #15]
 80014ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014be:	2b03      	cmp	r3, #3
 80014c0:	ddd2      	ble.n	8001468 <wizchip_init+0x5c>
   }
   if(rxsize)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d04e      	beq.n	8001566 <wizchip_init+0x15a>
   {
      tmp = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	73bb      	strb	r3, [r7, #14]
         tmp += rxsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else         
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	73fb      	strb	r3, [r7, #15]
 80014d0:	e015      	b.n	80014fe <wizchip_init+0xf2>
      {
         tmp += rxsize[i];
 80014d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	4413      	add	r3, r2
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	7bbb      	ldrb	r3, [r7, #14]
 80014de:	4413      	add	r3, r2
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 80014e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80014e8:	2b10      	cmp	r3, #16
 80014ea:	dd02      	ble.n	80014f2 <wizchip_init+0xe6>
 80014ec:	f04f 33ff 	mov.w	r3, #4294967295
 80014f0:	e03a      	b.n	8001568 <wizchip_init+0x15c>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80014f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	3301      	adds	r3, #1
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001502:	2b03      	cmp	r3, #3
 8001504:	dde5      	ble.n	80014d2 <wizchip_init+0xc6>
      }
   #endif

      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001506:	2300      	movs	r3, #0
 8001508:	73fb      	strb	r3, [r7, #15]
 800150a:	e028      	b.n	800155e <wizchip_init+0x152>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 800150c:	201a      	movs	r0, #26
 800150e:	f7ff f861 	bl	80005d4 <WIZCHIP_READ>
 8001512:	4603      	mov	r3, r0
 8001514:	b25a      	sxtb	r2, r3
 8001516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	2103      	movs	r1, #3
 800151e:	fa01 f303 	lsl.w	r3, r1, r3
 8001522:	b25b      	sxtb	r3, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	b25b      	sxtb	r3, r3
 8001528:	4013      	ands	r3, r2
 800152a:	b25a      	sxtb	r2, r3
 800152c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001530:	6839      	ldr	r1, [r7, #0]
 8001532:	440b      	add	r3, r1
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	4619      	mov	r1, r3
 8001538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	fa01 f303 	lsl.w	r3, r1, r3
 8001542:	b25b      	sxtb	r3, r3
 8001544:	4313      	orrs	r3, r2
 8001546:	b25b      	sxtb	r3, r3
 8001548:	b2db      	uxtb	r3, r3
 800154a:	4619      	mov	r1, r3
 800154c:	201a      	movs	r0, #26
 800154e:	f7ff f813 	bl	8000578 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001556:	b2db      	uxtb	r3, r3
 8001558:	3301      	adds	r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	73fb      	strb	r3, [r7, #15]
 800155e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001562:	2b03      	cmp	r3, #3
 8001564:	ddd2      	ble.n	800150c <wizchip_init+0x100>
   }
   return 0;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2206      	movs	r2, #6
 800157c:	4619      	mov	r1, r3
 800157e:	2009      	movs	r0, #9
 8001580:	f7ff f856 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	330e      	adds	r3, #14
 8001588:	2204      	movs	r2, #4
 800158a:	4619      	mov	r1, r3
 800158c:	2001      	movs	r0, #1
 800158e:	f7ff f84f 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	330a      	adds	r3, #10
 8001596:	2204      	movs	r2, #4
 8001598:	4619      	mov	r1, r3
 800159a:	2005      	movs	r0, #5
 800159c:	f7ff f848 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3306      	adds	r3, #6
 80015a4:	2204      	movs	r2, #4
 80015a6:	4619      	mov	r1, r3
 80015a8:	200f      	movs	r0, #15
 80015aa:	f7ff f841 	bl	8000630 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	7c9a      	ldrb	r2, [r3, #18]
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <wizchip_setnetinfo+0x70>)
 80015b4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	7cda      	ldrb	r2, [r3, #19]
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <wizchip_setnetinfo+0x70>)
 80015bc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	7d1a      	ldrb	r2, [r3, #20]
 80015c2:	4b07      	ldr	r3, [pc, #28]	; (80015e0 <wizchip_setnetinfo+0x70>)
 80015c4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	7d5a      	ldrb	r2, [r3, #21]
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <wizchip_setnetinfo+0x70>)
 80015cc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	7d9a      	ldrb	r2, [r3, #22]
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <wizchip_setnetinfo+0x74>)
 80015d4:	701a      	strb	r2, [r3, #0]
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	200000cc 	.word	0x200000cc
 80015e4:	200000d0 	.word	0x200000d0

080015e8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2206      	movs	r2, #6
 80015f4:	4619      	mov	r1, r3
 80015f6:	2009      	movs	r0, #9
 80015f8:	f7ff f868 	bl	80006cc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	330e      	adds	r3, #14
 8001600:	2204      	movs	r2, #4
 8001602:	4619      	mov	r1, r3
 8001604:	2001      	movs	r0, #1
 8001606:	f7ff f861 	bl	80006cc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	330a      	adds	r3, #10
 800160e:	2204      	movs	r2, #4
 8001610:	4619      	mov	r1, r3
 8001612:	2005      	movs	r0, #5
 8001614:	f7ff f85a 	bl	80006cc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3306      	adds	r3, #6
 800161c:	2204      	movs	r2, #4
 800161e:	4619      	mov	r1, r3
 8001620:	200f      	movs	r0, #15
 8001622:	f7ff f853 	bl	80006cc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <wizchip_getnetinfo+0x70>)
 8001628:	781a      	ldrb	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 800162e:	4b0a      	ldr	r3, [pc, #40]	; (8001658 <wizchip_getnetinfo+0x70>)
 8001630:	785a      	ldrb	r2, [r3, #1]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8001636:	4b08      	ldr	r3, [pc, #32]	; (8001658 <wizchip_getnetinfo+0x70>)
 8001638:	789a      	ldrb	r2, [r3, #2]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <wizchip_getnetinfo+0x70>)
 8001640:	78da      	ldrb	r2, [r3, #3]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8001646:	4b05      	ldr	r3, [pc, #20]	; (800165c <wizchip_getnetinfo+0x74>)
 8001648:	781a      	ldrb	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	759a      	strb	r2, [r3, #22]
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200000cc 	.word	0x200000cc
 800165c:	200000d0 	.word	0x200000d0

08001660 <cs_sel>:
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);															\
} while(0)

char msg[60];

void cs_sel() {
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8001664:	2200      	movs	r2, #0
 8001666:	2110      	movs	r1, #16
 8001668:	4802      	ldr	r0, [pc, #8]	; (8001674 <cs_sel+0x14>)
 800166a:	f002 fa4d 	bl	8003b08 <HAL_GPIO_WritePin>
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40020000 	.word	0x40020000

08001678 <cs_desel>:

void cs_desel() {
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 800167c:	2201      	movs	r2, #1
 800167e:	2110      	movs	r1, #16
 8001680:	4802      	ldr	r0, [pc, #8]	; (800168c <cs_desel+0x14>)
 8001682:	f002 fa41 	bl	8003b08 <HAL_GPIO_WritePin>
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40020000 	.word	0x40020000

08001690 <spi_rb>:

uint8_t spi_rb(void) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 8001696:	1df9      	adds	r1, r7, #7
 8001698:	f04f 33ff 	mov.w	r3, #4294967295
 800169c:	2201      	movs	r2, #1
 800169e:	4804      	ldr	r0, [pc, #16]	; (80016b0 <spi_rb+0x20>)
 80016a0:	f003 fbd4 	bl	8004e4c <HAL_SPI_Receive>
	return rbuf;
 80016a4:	79fb      	ldrb	r3, [r7, #7]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000330 	.word	0x20000330

080016b4 <spi_wb>:

void spi_wb(uint8_t b) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 80016be:	1df9      	adds	r1, r7, #7
 80016c0:	f04f 33ff 	mov.w	r3, #4294967295
 80016c4:	2201      	movs	r2, #1
 80016c6:	4803      	ldr	r0, [pc, #12]	; (80016d4 <spi_wb+0x20>)
 80016c8:	f003 fa84 	bl	8004bd4 <HAL_SPI_Transmit>
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000330 	.word	0x20000330

080016d8 <HAL_UART_RxCpltCallback>:


/*##########################################################################################################*/

/*uart interrupt test*/ //gto
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a71      	ldr	r2, [pc, #452]	; (80018ac <HAL_UART_RxCpltCallback+0x1d4>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10d      	bne.n	8001706 <HAL_UART_RxCpltCallback+0x2e>
			//debugPrintln(&huart1, "uart1 interrupt! ");
	        // When one data is received, an interrupt is generated.

			HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 80016ea:	2201      	movs	r2, #1
 80016ec:	4970      	ldr	r1, [pc, #448]	; (80018b0 <HAL_UART_RxCpltCallback+0x1d8>)
 80016ee:	4871      	ldr	r0, [pc, #452]	; (80018b4 <HAL_UART_RxCpltCallback+0x1dc>)
 80016f0:	f004 fedb 	bl	80064aa <HAL_UART_Receive_IT>

	        // Send the received data.

			HAL_UART_Transmit(&huart1, &rx_data, 1, 10);
 80016f4:	230a      	movs	r3, #10
 80016f6:	2201      	movs	r2, #1
 80016f8:	496d      	ldr	r1, [pc, #436]	; (80018b0 <HAL_UART_RxCpltCallback+0x1d8>)
 80016fa:	486e      	ldr	r0, [pc, #440]	; (80018b4 <HAL_UART_RxCpltCallback+0x1dc>)
 80016fc:	f004 fe43 	bl	8006386 <HAL_UART_Transmit>

			uart1_key_Flag = 1;
 8001700:	4b6d      	ldr	r3, [pc, #436]	; (80018b8 <HAL_UART_RxCpltCallback+0x1e0>)
 8001702:	2201      	movs	r2, #1
 8001704:	701a      	strb	r2, [r3, #0]

	}

	if (huart->Instance == USART2) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a6c      	ldr	r2, [pc, #432]	; (80018bc <HAL_UART_RxCpltCallback+0x1e4>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d15e      	bne.n	80017ce <HAL_UART_RxCpltCallback+0xf6>
		//uart2_key_Flag = 1;
		//debugPrintln(&huart1, "uart2 interrupt! ");
		HAL_UART_Receive_IT(&huart2, (uint8_t *) &rxdata, 1);
 8001710:	2201      	movs	r2, #1
 8001712:	496b      	ldr	r1, [pc, #428]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001714:	486b      	ldr	r0, [pc, #428]	; (80018c4 <HAL_UART_RxCpltCallback+0x1ec>)
 8001716:	f004 fec8 	bl	80064aa <HAL_UART_Receive_IT>

		switch(status){
 800171a:	4b6b      	ldr	r3, [pc, #428]	; (80018c8 <HAL_UART_RxCpltCallback+0x1f0>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d002      	beq.n	8001728 <HAL_UART_RxCpltCallback+0x50>
 8001722:	2b02      	cmp	r3, #2
 8001724:	d011      	beq.n	800174a <HAL_UART_RxCpltCallback+0x72>
 8001726:	e055      	b.n	80017d4 <HAL_UART_RxCpltCallback+0xfc>

		    case START:
		        if( rxdata == START_CODE ) {
 8001728:	4b65      	ldr	r3, [pc, #404]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e8>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b5b      	cmp	r3, #91	; 0x5b
 800172e:	d150      	bne.n	80017d2 <HAL_UART_RxCpltCallback+0xfa>
		            rxd[0] = START_CODE ;
 8001730:	4b66      	ldr	r3, [pc, #408]	; (80018cc <HAL_UART_RxCpltCallback+0x1f4>)
 8001732:	225b      	movs	r2, #91	; 0x5b
 8001734:	701a      	strb	r2, [r3, #0]
		            rx_cnt = 1 ;
 8001736:	4b66      	ldr	r3, [pc, #408]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
		            status = PAYLOAD ;
 800173c:	4b62      	ldr	r3, [pc, #392]	; (80018c8 <HAL_UART_RxCpltCallback+0x1f0>)
 800173e:	2202      	movs	r2, #2
 8001740:	701a      	strb	r2, [r3, #0]
		            uart2_key_Flag = 0 ;
 8001742:	4b64      	ldr	r3, [pc, #400]	; (80018d4 <HAL_UART_RxCpltCallback+0x1fc>)
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
		        }
		        break ;
 8001748:	e043      	b.n	80017d2 <HAL_UART_RxCpltCallback+0xfa>

		    case PAYLOAD :
		        if( rxdata == START_CODE ) {
 800174a:	4b5d      	ldr	r3, [pc, #372]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e8>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	2b5b      	cmp	r3, #91	; 0x5b
 8001750:	d109      	bne.n	8001766 <HAL_UART_RxCpltCallback+0x8e>
		            rxd[0] = START_CODE ;
 8001752:	4b5e      	ldr	r3, [pc, #376]	; (80018cc <HAL_UART_RxCpltCallback+0x1f4>)
 8001754:	225b      	movs	r2, #91	; 0x5b
 8001756:	701a      	strb	r2, [r3, #0]
		            rx_cnt = 1 ;
 8001758:	4b5d      	ldr	r3, [pc, #372]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 800175a:	2201      	movs	r2, #1
 800175c:	701a      	strb	r2, [r3, #0]
		            status = PAYLOAD ;
 800175e:	4b5a      	ldr	r3, [pc, #360]	; (80018c8 <HAL_UART_RxCpltCallback+0x1f0>)
 8001760:	2202      	movs	r2, #2
 8001762:	701a      	strb	r2, [r3, #0]
		                status = START ;
		                rx_cnt = 0 ;
		                uart2_key_Flag = 0 ;
		            }
		        }
		        break ;
 8001764:	e036      	b.n	80017d4 <HAL_UART_RxCpltCallback+0xfc>
		        else if( rxdata == END_CODE ) {
 8001766:	4b56      	ldr	r3, [pc, #344]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b5d      	cmp	r3, #93	; 0x5d
 800176c:	d115      	bne.n	800179a <HAL_UART_RxCpltCallback+0xc2>
		            if( rx_cnt == (LENGTH-1) )  {
 800176e:	4b58      	ldr	r3, [pc, #352]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b22      	cmp	r3, #34	; 0x22
 8001774:	d10d      	bne.n	8001792 <HAL_UART_RxCpltCallback+0xba>
		                rxd[rx_cnt++] = rxdata ;
 8001776:	4b56      	ldr	r3, [pc, #344]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	b2d1      	uxtb	r1, r2
 800177e:	4a54      	ldr	r2, [pc, #336]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 8001780:	7011      	strb	r1, [r2, #0]
 8001782:	461a      	mov	r2, r3
 8001784:	4b4e      	ldr	r3, [pc, #312]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001786:	7819      	ldrb	r1, [r3, #0]
 8001788:	4b50      	ldr	r3, [pc, #320]	; (80018cc <HAL_UART_RxCpltCallback+0x1f4>)
 800178a:	5499      	strb	r1, [r3, r2]
		                uart2_key_Flag = 1 ;
 800178c:	4b51      	ldr	r3, [pc, #324]	; (80018d4 <HAL_UART_RxCpltCallback+0x1fc>)
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
		            status = START ;
 8001792:	4b4d      	ldr	r3, [pc, #308]	; (80018c8 <HAL_UART_RxCpltCallback+0x1f0>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
		        break ;
 8001798:	e01c      	b.n	80017d4 <HAL_UART_RxCpltCallback+0xfc>
		            if( rx_cnt < (LENGTH+2) )  rxd[rx_cnt++] = rxdata ;
 800179a:	4b4d      	ldr	r3, [pc, #308]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b24      	cmp	r3, #36	; 0x24
 80017a0:	d80b      	bhi.n	80017ba <HAL_UART_RxCpltCallback+0xe2>
 80017a2:	4b4b      	ldr	r3, [pc, #300]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	1c5a      	adds	r2, r3, #1
 80017a8:	b2d1      	uxtb	r1, r2
 80017aa:	4a49      	ldr	r2, [pc, #292]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 80017ac:	7011      	strb	r1, [r2, #0]
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b43      	ldr	r3, [pc, #268]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e8>)
 80017b2:	7819      	ldrb	r1, [r3, #0]
 80017b4:	4b45      	ldr	r3, [pc, #276]	; (80018cc <HAL_UART_RxCpltCallback+0x1f4>)
 80017b6:	5499      	strb	r1, [r3, r2]
		        break ;
 80017b8:	e00c      	b.n	80017d4 <HAL_UART_RxCpltCallback+0xfc>
		                status = START ;
 80017ba:	4b43      	ldr	r3, [pc, #268]	; (80018c8 <HAL_UART_RxCpltCallback+0x1f0>)
 80017bc:	2201      	movs	r2, #1
 80017be:	701a      	strb	r2, [r3, #0]
		                rx_cnt = 0 ;
 80017c0:	4b43      	ldr	r3, [pc, #268]	; (80018d0 <HAL_UART_RxCpltCallback+0x1f8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
		                uart2_key_Flag = 0 ;
 80017c6:	4b43      	ldr	r3, [pc, #268]	; (80018d4 <HAL_UART_RxCpltCallback+0x1fc>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
		        break ;
 80017cc:	e002      	b.n	80017d4 <HAL_UART_RxCpltCallback+0xfc>
		}
	}
 80017ce:	bf00      	nop
 80017d0:	e000      	b.n	80017d4 <HAL_UART_RxCpltCallback+0xfc>
		        break ;
 80017d2:	bf00      	nop

	if (huart->Instance == USART6) {
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a3f      	ldr	r2, [pc, #252]	; (80018d8 <HAL_UART_RxCpltCallback+0x200>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d15e      	bne.n	800189c <HAL_UART_RxCpltCallback+0x1c4>

		//uart_6_flag = 1;

		HAL_UART_Receive_IT(&huart6, (uint8_t *) &GTO_rxdata, 1);
 80017de:	2201      	movs	r2, #1
 80017e0:	493e      	ldr	r1, [pc, #248]	; (80018dc <HAL_UART_RxCpltCallback+0x204>)
 80017e2:	483f      	ldr	r0, [pc, #252]	; (80018e0 <HAL_UART_RxCpltCallback+0x208>)
 80017e4:	f004 fe61 	bl	80064aa <HAL_UART_Receive_IT>

		switch(GTO_status){
 80017e8:	4b3e      	ldr	r3, [pc, #248]	; (80018e4 <HAL_UART_RxCpltCallback+0x20c>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d002      	beq.n	80017f6 <HAL_UART_RxCpltCallback+0x11e>
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d011      	beq.n	8001818 <HAL_UART_RxCpltCallback+0x140>
					}
					break ;
		}

	}
}
 80017f4:	e055      	b.n	80018a2 <HAL_UART_RxCpltCallback+0x1ca>
					if( GTO_rxdata == GTO_START_CODE ) {
 80017f6:	4b39      	ldr	r3, [pc, #228]	; (80018dc <HAL_UART_RxCpltCallback+0x204>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b28      	cmp	r3, #40	; 0x28
 80017fc:	d150      	bne.n	80018a0 <HAL_UART_RxCpltCallback+0x1c8>
						GTO_rxd[0] = GTO_START_CODE ;
 80017fe:	4b3a      	ldr	r3, [pc, #232]	; (80018e8 <HAL_UART_RxCpltCallback+0x210>)
 8001800:	2228      	movs	r2, #40	; 0x28
 8001802:	701a      	strb	r2, [r3, #0]
						GTO_rx_cnt = 1 ;
 8001804:	4b39      	ldr	r3, [pc, #228]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
						GTO_status = GTO_PAYLOAD ;
 800180a:	4b36      	ldr	r3, [pc, #216]	; (80018e4 <HAL_UART_RxCpltCallback+0x20c>)
 800180c:	2202      	movs	r2, #2
 800180e:	701a      	strb	r2, [r3, #0]
						uart_6_flag = 0 ;
 8001810:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <HAL_UART_RxCpltCallback+0x218>)
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]
					break ;
 8001816:	e043      	b.n	80018a0 <HAL_UART_RxCpltCallback+0x1c8>
					if( GTO_rxdata == GTO_START_CODE ) {
 8001818:	4b30      	ldr	r3, [pc, #192]	; (80018dc <HAL_UART_RxCpltCallback+0x204>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b28      	cmp	r3, #40	; 0x28
 800181e:	d109      	bne.n	8001834 <HAL_UART_RxCpltCallback+0x15c>
						GTO_rxd[0] = GTO_START_CODE ;
 8001820:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <HAL_UART_RxCpltCallback+0x210>)
 8001822:	2228      	movs	r2, #40	; 0x28
 8001824:	701a      	strb	r2, [r3, #0]
						GTO_rx_cnt = 1 ;
 8001826:	4b31      	ldr	r3, [pc, #196]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 8001828:	2201      	movs	r2, #1
 800182a:	701a      	strb	r2, [r3, #0]
						GTO_status = GTO_PAYLOAD ;
 800182c:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <HAL_UART_RxCpltCallback+0x20c>)
 800182e:	2202      	movs	r2, #2
 8001830:	701a      	strb	r2, [r3, #0]
					break ;
 8001832:	e036      	b.n	80018a2 <HAL_UART_RxCpltCallback+0x1ca>
					else if( GTO_rxdata == GTO_END_CODE ) {
 8001834:	4b29      	ldr	r3, [pc, #164]	; (80018dc <HAL_UART_RxCpltCallback+0x204>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b29      	cmp	r3, #41	; 0x29
 800183a:	d115      	bne.n	8001868 <HAL_UART_RxCpltCallback+0x190>
						if( GTO_rx_cnt == (GTO_LENGTH-1) )  {
 800183c:	4b2b      	ldr	r3, [pc, #172]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b0a      	cmp	r3, #10
 8001842:	d10d      	bne.n	8001860 <HAL_UART_RxCpltCallback+0x188>
							GTO_rxd[GTO_rx_cnt++] = GTO_rxdata ;
 8001844:	4b29      	ldr	r3, [pc, #164]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	b2d1      	uxtb	r1, r2
 800184c:	4a27      	ldr	r2, [pc, #156]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 800184e:	7011      	strb	r1, [r2, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b22      	ldr	r3, [pc, #136]	; (80018dc <HAL_UART_RxCpltCallback+0x204>)
 8001854:	7819      	ldrb	r1, [r3, #0]
 8001856:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <HAL_UART_RxCpltCallback+0x210>)
 8001858:	5499      	strb	r1, [r3, r2]
							uart_6_flag = 1 ;
 800185a:	4b25      	ldr	r3, [pc, #148]	; (80018f0 <HAL_UART_RxCpltCallback+0x218>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
						GTO_status = GTO_START ;
 8001860:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <HAL_UART_RxCpltCallback+0x20c>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
					break ;
 8001866:	e01c      	b.n	80018a2 <HAL_UART_RxCpltCallback+0x1ca>
						if( GTO_rx_cnt < (GTO_LENGTH+2) )  GTO_rxd[GTO_rx_cnt++] = GTO_rxdata ;
 8001868:	4b20      	ldr	r3, [pc, #128]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b0c      	cmp	r3, #12
 800186e:	d80b      	bhi.n	8001888 <HAL_UART_RxCpltCallback+0x1b0>
 8001870:	4b1e      	ldr	r3, [pc, #120]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	1c5a      	adds	r2, r3, #1
 8001876:	b2d1      	uxtb	r1, r2
 8001878:	4a1c      	ldr	r2, [pc, #112]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 800187a:	7011      	strb	r1, [r2, #0]
 800187c:	461a      	mov	r2, r3
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <HAL_UART_RxCpltCallback+0x204>)
 8001880:	7819      	ldrb	r1, [r3, #0]
 8001882:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <HAL_UART_RxCpltCallback+0x210>)
 8001884:	5499      	strb	r1, [r3, r2]
					break ;
 8001886:	e00c      	b.n	80018a2 <HAL_UART_RxCpltCallback+0x1ca>
							GTO_status = GTO_START ;
 8001888:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <HAL_UART_RxCpltCallback+0x20c>)
 800188a:	2201      	movs	r2, #1
 800188c:	701a      	strb	r2, [r3, #0]
							GTO_rx_cnt = 0 ;
 800188e:	4b17      	ldr	r3, [pc, #92]	; (80018ec <HAL_UART_RxCpltCallback+0x214>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
							uart_6_flag = 0 ;
 8001894:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <HAL_UART_RxCpltCallback+0x218>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
					break ;
 800189a:	e002      	b.n	80018a2 <HAL_UART_RxCpltCallback+0x1ca>
	}
 800189c:	bf00      	nop
 800189e:	e000      	b.n	80018a2 <HAL_UART_RxCpltCallback+0x1ca>
					break ;
 80018a0:	bf00      	nop
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40011000 	.word	0x40011000
 80018b0:	20000279 	.word	0x20000279
 80018b4:	200001bc 	.word	0x200001bc
 80018b8:	200000d1 	.word	0x200000d1
 80018bc:	40004400 	.word	0x40004400
 80018c0:	200001b8 	.word	0x200001b8
 80018c4:	2000038c 	.word	0x2000038c
 80018c8:	2000002d 	.word	0x2000002d
 80018cc:	2000052c 	.word	0x2000052c
 80018d0:	200000e1 	.word	0x200000e1
 80018d4:	200000d2 	.word	0x200000d2
 80018d8:	40011400 	.word	0x40011400
 80018dc:	2000032c 	.word	0x2000032c
 80018e0:	2000027c 	.word	0x2000027c
 80018e4:	2000002e 	.word	0x2000002e
 80018e8:	200002c0 	.word	0x200002c0
 80018ec:	20000558 	.word	0x20000558
 80018f0:	200000d3 	.word	0x200000d3

080018f4 <_write>:
/*##########################################################################################################*/
/*Send information (strings) to the console (PC) */

/*printf for uart1*/	//gto
int _write(int file, char *ptr, int len)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, 500);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	b29a      	uxth	r2, r3
 8001904:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001908:	68b9      	ldr	r1, [r7, #8]
 800190a:	4804      	ldr	r0, [pc, #16]	; (800191c <_write+0x28>)
 800190c:	f004 fd3b 	bl	8006386 <HAL_UART_Transmit>
	return len;
 8001910:	687b      	ldr	r3, [r7, #4]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200001bc 	.word	0x200001bc

08001920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001920:	b5b0      	push	{r4, r5, r7, lr}
 8001922:	b094      	sub	sp, #80	; 0x50
 8001924:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  uint8_t retVal, sockStatus;
  int16_t rcvLen;
  uint8_t rcvBuf[20], bufSize[] = {2, 2, 2, 2};
 8001926:	f04f 3302 	mov.w	r3, #33686018	; 0x2020202
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800192c:	f001 fa8c 	bl	8002e48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001930:	f000 fa08 	bl	8001d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001934:	f000 fd16 	bl	8002364 <MX_GPIO_Init>
  MX_DMA_Init();
 8001938:	f000 fcec 	bl	8002314 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800193c:	f000 fc6a 	bl	8002214 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001940:	f000 fc3e 	bl	80021c0 <MX_USART1_UART_Init>
  MX_UART4_Init();
 8001944:	f000 fbe8 	bl	8002118 <MX_UART4_Init>
  MX_UART5_Init();
 8001948:	f000 fc10 	bl	800216c <MX_UART5_Init>
  MX_USART6_UART_Init();
 800194c:	f000 fcb6 	bl	80022bc <MX_USART6_UART_Init>
  MX_SPI1_Init();
 8001950:	f000 fae6 	bl	8001f20 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001954:	f000 fb42 	bl	8001fdc <MX_TIM1_Init>
  MX_TIM7_Init();
 8001958:	f000 fba8 	bl	80020ac <MX_TIM7_Init>
  MX_USART3_UART_Init();
 800195c:	f000 fc84 	bl	8002268 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001960:	f000 fa84 	bl	8001e6c <MX_RTC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001964:	f000 fa6e 	bl	8001e44 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  /*##########################################################################################################*/
  /*INTERRUPT SET*/
  //gto
  HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8001968:	2201      	movs	r2, #1
 800196a:	49b2      	ldr	r1, [pc, #712]	; (8001c34 <main+0x314>)
 800196c:	48b2      	ldr	r0, [pc, #712]	; (8001c38 <main+0x318>)
 800196e:	f004 fd9c 	bl	80064aa <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t *) &data, 1); // interrupt uart 2
 8001972:	2201      	movs	r2, #1
 8001974:	49b1      	ldr	r1, [pc, #708]	; (8001c3c <main+0x31c>)
 8001976:	48b2      	ldr	r0, [pc, #712]	; (8001c40 <main+0x320>)
 8001978:	f004 fd97 	bl	80064aa <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, (uint8_t *) &GTO_rxdata, 1); // interrupt uart 6
 800197c:	2201      	movs	r2, #1
 800197e:	49b1      	ldr	r1, [pc, #708]	; (8001c44 <main+0x324>)
 8001980:	48b1      	ldr	r0, [pc, #708]	; (8001c48 <main+0x328>)
 8001982:	f004 fd92 	bl	80064aa <HAL_UART_Receive_IT>

  /*PIN SET*/
  HAL_GPIO_WritePin(GPIOB, DOWN_EN, 0); 	// GPIO PB9 OUTPUT LOW -> Down enable
 8001986:	2200      	movs	r2, #0
 8001988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800198c:	48af      	ldr	r0, [pc, #700]	; (8001c4c <main+0x32c>)
 800198e:	f002 f8bb 	bl	8003b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, SYNC_GEN, 0); 	// SYNC_GEN LOW
 8001992:	2200      	movs	r2, #0
 8001994:	2101      	movs	r1, #1
 8001996:	48ae      	ldr	r0, [pc, #696]	; (8001c50 <main+0x330>)
 8001998:	f002 f8b6 	bl	8003b08 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOC, TX_EN, 1);		// GPIO PC1 OUTPUT HIGH -> tx enable
 800199c:	2201      	movs	r2, #1
 800199e:	2102      	movs	r1, #2
 80019a0:	48ac      	ldr	r0, [pc, #688]	; (8001c54 <main+0x334>)
 80019a2:	f002 f8b1 	bl	8003b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, RX_EN, 0);		// GPIO PC1 OUTPUT LOW -> rx enable
 80019a6:	2200      	movs	r2, #0
 80019a8:	2108      	movs	r1, #8
 80019aa:	48aa      	ldr	r0, [pc, #680]	; (8001c54 <main+0x334>)
 80019ac:	f002 f8ac 	bl	8003b08 <HAL_GPIO_WritePin>

  //HAL_GPIO_WritePin(GPIOC, RX_EN, 1);		// GPIO PC1 OUTPUT HIGH -> rx enable

  HAL_GPIO_WritePin(GPIOC, E_RST, 1);		// Ethernet Enable
 80019b0:	2201      	movs	r2, #1
 80019b2:	2110      	movs	r1, #16
 80019b4:	48a7      	ldr	r0, [pc, #668]	; (8001c54 <main+0x334>)
 80019b6:	f002 f8a7 	bl	8003b08 <HAL_GPIO_WritePin>
  /*##########################################################################################################*/

  /*##########################################################################################################*/
  /*ETHERNET SET*/
  //gto
  printf("\r\n EHTERNET RUNNING .... 20210813 \r\n");
 80019ba:	48a7      	ldr	r0, [pc, #668]	; (8001c58 <main+0x338>)
 80019bc:	f005 fc6e 	bl	800729c <puts>

  reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
 80019c0:	49a6      	ldr	r1, [pc, #664]	; (8001c5c <main+0x33c>)
 80019c2:	48a7      	ldr	r0, [pc, #668]	; (8001c60 <main+0x340>)
 80019c4:	f7ff fc8c 	bl	80012e0 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
 80019c8:	49a6      	ldr	r1, [pc, #664]	; (8001c64 <main+0x344>)
 80019ca:	48a7      	ldr	r0, [pc, #668]	; (8001c68 <main+0x348>)
 80019cc:	f7ff fcae 	bl	800132c <reg_wizchip_spi_cbfunc>

  wizchip_init(bufSize, bufSize);
 80019d0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80019d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d8:	4611      	mov	r1, r2
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fd16 	bl	800140c <wizchip_init>
  wiz_NetInfo netInfo = { .mac 	= {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},	// Mac address
		  	  	  	  	  .ip 	= {192, 168, 2, 192},					// IP address
						  .sn 	= {255, 255, 255, 0},					// Subnet mask
						  .gw 	= {192, 168, 2, 1}};					// Gateway address
  */
  wiz_NetInfo netInfo = { .mac 	= {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},	// Mac address
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
 80019ee:	611a      	str	r2, [r3, #16]
 80019f0:	f8c3 2013 	str.w	r2, [r3, #19]
 80019f4:	4a9d      	ldr	r2, [pc, #628]	; (8001c6c <main+0x34c>)
 80019f6:	f107 030c 	add.w	r3, r7, #12
 80019fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019fe:	6018      	str	r0, [r3, #0]
 8001a00:	3304      	adds	r3, #4
 8001a02:	8019      	strh	r1, [r3, #0]
 8001a04:	4a9a      	ldr	r2, [pc, #616]	; (8001c70 <main+0x350>)
 8001a06:	f107 0312 	add.w	r3, r7, #18
 8001a0a:	6810      	ldr	r0, [r2, #0]
 8001a0c:	6018      	str	r0, [r3, #0]
 8001a0e:	4a99      	ldr	r2, [pc, #612]	; (8001c74 <main+0x354>)
 8001a10:	f107 0316 	add.w	r3, r7, #22
 8001a14:	6810      	ldr	r0, [r2, #0]
 8001a16:	6018      	str	r0, [r3, #0]
 8001a18:	4a97      	ldr	r2, [pc, #604]	; (8001c78 <main+0x358>)
 8001a1a:	f107 031a 	add.w	r3, r7, #26
 8001a1e:	6810      	ldr	r0, [r2, #0]
 8001a20:	6018      	str	r0, [r3, #0]
 		  	  	  	  	  .ip 	= {10, 0, 7, 211},						// IP address
 						  .sn 	= {255, 255, 248, 0},					// Subnet mask
 						  .gw 	= {10, 0, 0, 1}};						// Gateway address

  wizchip_setnetinfo(&netInfo);
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff fda2 	bl	8001570 <wizchip_setnetinfo>
  wizchip_getnetinfo(&netInfo);
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff fdd9 	bl	80015e8 <wizchip_getnetinfo>
  PRINT_NETINFO(netInfo);
 8001a36:	2364      	movs	r3, #100	; 0x64
 8001a38:	2218      	movs	r2, #24
 8001a3a:	4990      	ldr	r1, [pc, #576]	; (8001c7c <main+0x35c>)
 8001a3c:	4880      	ldr	r0, [pc, #512]	; (8001c40 <main+0x320>)
 8001a3e:	f004 fca2 	bl	8006386 <HAL_UART_Transmit>
 8001a42:	7b3b      	ldrb	r3, [r7, #12]
 8001a44:	461c      	mov	r4, r3
 8001a46:	7b7b      	ldrb	r3, [r7, #13]
 8001a48:	461d      	mov	r5, r3
 8001a4a:	7bbb      	ldrb	r3, [r7, #14]
 8001a4c:	7bfa      	ldrb	r2, [r7, #15]
 8001a4e:	7c39      	ldrb	r1, [r7, #16]
 8001a50:	7c78      	ldrb	r0, [r7, #17]
 8001a52:	9003      	str	r0, [sp, #12]
 8001a54:	9102      	str	r1, [sp, #8]
 8001a56:	9201      	str	r2, [sp, #4]
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	462b      	mov	r3, r5
 8001a5c:	4622      	mov	r2, r4
 8001a5e:	4988      	ldr	r1, [pc, #544]	; (8001c80 <main+0x360>)
 8001a60:	4888      	ldr	r0, [pc, #544]	; (8001c84 <main+0x364>)
 8001a62:	f005 fc33 	bl	80072cc <siprintf>
 8001a66:	4887      	ldr	r0, [pc, #540]	; (8001c84 <main+0x364>)
 8001a68:	f7fe fbb2 	bl	80001d0 <strlen>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	2364      	movs	r3, #100	; 0x64
 8001a72:	4984      	ldr	r1, [pc, #528]	; (8001c84 <main+0x364>)
 8001a74:	4872      	ldr	r0, [pc, #456]	; (8001c40 <main+0x320>)
 8001a76:	f004 fc86 	bl	8006386 <HAL_UART_Transmit>
 8001a7a:	7cbb      	ldrb	r3, [r7, #18]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	7cfb      	ldrb	r3, [r7, #19]
 8001a80:	4618      	mov	r0, r3
 8001a82:	7d3b      	ldrb	r3, [r7, #20]
 8001a84:	7d7a      	ldrb	r2, [r7, #21]
 8001a86:	9201      	str	r2, [sp, #4]
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	460a      	mov	r2, r1
 8001a8e:	497e      	ldr	r1, [pc, #504]	; (8001c88 <main+0x368>)
 8001a90:	487c      	ldr	r0, [pc, #496]	; (8001c84 <main+0x364>)
 8001a92:	f005 fc1b 	bl	80072cc <siprintf>
 8001a96:	487b      	ldr	r0, [pc, #492]	; (8001c84 <main+0x364>)
 8001a98:	f7fe fb9a 	bl	80001d0 <strlen>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	2364      	movs	r3, #100	; 0x64
 8001aa2:	4978      	ldr	r1, [pc, #480]	; (8001c84 <main+0x364>)
 8001aa4:	4866      	ldr	r0, [pc, #408]	; (8001c40 <main+0x320>)
 8001aa6:	f004 fc6e 	bl	8006386 <HAL_UART_Transmit>
 8001aaa:	7dbb      	ldrb	r3, [r7, #22]
 8001aac:	4619      	mov	r1, r3
 8001aae:	7dfb      	ldrb	r3, [r7, #23]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	7e3b      	ldrb	r3, [r7, #24]
 8001ab4:	7e7a      	ldrb	r2, [r7, #25]
 8001ab6:	9201      	str	r2, [sp, #4]
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	4603      	mov	r3, r0
 8001abc:	460a      	mov	r2, r1
 8001abe:	4973      	ldr	r1, [pc, #460]	; (8001c8c <main+0x36c>)
 8001ac0:	4870      	ldr	r0, [pc, #448]	; (8001c84 <main+0x364>)
 8001ac2:	f005 fc03 	bl	80072cc <siprintf>
 8001ac6:	486f      	ldr	r0, [pc, #444]	; (8001c84 <main+0x364>)
 8001ac8:	f7fe fb82 	bl	80001d0 <strlen>
 8001acc:	4603      	mov	r3, r0
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	2364      	movs	r3, #100	; 0x64
 8001ad2:	496c      	ldr	r1, [pc, #432]	; (8001c84 <main+0x364>)
 8001ad4:	485a      	ldr	r0, [pc, #360]	; (8001c40 <main+0x320>)
 8001ad6:	f004 fc56 	bl	8006386 <HAL_UART_Transmit>
 8001ada:	7ebb      	ldrb	r3, [r7, #26]
 8001adc:	4619      	mov	r1, r3
 8001ade:	7efb      	ldrb	r3, [r7, #27]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	7f3b      	ldrb	r3, [r7, #28]
 8001ae4:	7f7a      	ldrb	r2, [r7, #29]
 8001ae6:	9201      	str	r2, [sp, #4]
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	4603      	mov	r3, r0
 8001aec:	460a      	mov	r2, r1
 8001aee:	4968      	ldr	r1, [pc, #416]	; (8001c90 <main+0x370>)
 8001af0:	4864      	ldr	r0, [pc, #400]	; (8001c84 <main+0x364>)
 8001af2:	f005 fbeb 	bl	80072cc <siprintf>
 8001af6:	4863      	ldr	r0, [pc, #396]	; (8001c84 <main+0x364>)
 8001af8:	f7fe fb6a 	bl	80001d0 <strlen>
 8001afc:	4603      	mov	r3, r0
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	2364      	movs	r3, #100	; 0x64
 8001b02:	4960      	ldr	r1, [pc, #384]	; (8001c84 <main+0x364>)
 8001b04:	484e      	ldr	r0, [pc, #312]	; (8001c40 <main+0x320>)
 8001b06:	f004 fc3e 	bl	8006386 <HAL_UART_Transmit>

reconnect:
  /* Open socket 0 as TCP_SOCKET with port 5000 */
  if((retVal = socket(0, Sn_MR_TCP, 60500, 0)) == 0) {
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f64e 4254 	movw	r2, #60500	; 0xec54
 8001b10:	2101      	movs	r1, #1
 8001b12:	2000      	movs	r0, #0
 8001b14:	f7fe ff9e 	bl	8000a54 <socket>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001b1e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f040 80eb 	bne.w	8001cfe <main+0x3de>
	  /* Put socket in LISTEN mode. This means we are creating a TCP server */
	  if((retVal = listen(0)) == SOCK_OK) {
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f7ff f8ff 	bl	8000d2c <listen>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001b34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	f040 80d9 	bne.w	8001cf0 <main+0x3d0>
		  printf("SOCK_OK !! \r\n");
 8001b3e:	4855      	ldr	r0, [pc, #340]	; (8001c94 <main+0x374>)
 8001b40:	f005 fbac 	bl	800729c <puts>
		  /* While socket is in LISTEN mode we wait for a remote connection */
		  while(sockStatus = getSn_SR(0) == SOCK_LISTEN)
 8001b44:	e002      	b.n	8001b4c <main+0x22c>
			  //printf("SOCK LISTENNING ... !! \r\n");
			  HAL_Delay(100);
 8001b46:	2064      	movs	r0, #100	; 0x64
 8001b48:	f001 f9c0 	bl	8002ecc <HAL_Delay>
		  while(sockStatus = getSn_SR(0) == SOCK_LISTEN)
 8001b4c:	f240 4003 	movw	r0, #1027	; 0x403
 8001b50:	f7fe fd40 	bl	80005d4 <WIZCHIP_READ>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b14      	cmp	r3, #20
 8001b58:	bf0c      	ite	eq
 8001b5a:	2301      	moveq	r3, #1
 8001b5c:	2300      	movne	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001b64:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d1ec      	bne.n	8001b46 <main+0x226>
  		  /* OK. Got a remote peer. Let's send a message to it */
  		  while(1) {
  			  /* If connection is ESTABLISHED with remote peer */
  			  if(sockStatus = getSn_SR(0) == SOCK_ESTABLISHED) {
 8001b6c:	f240 4003 	movw	r0, #1027	; 0x403
 8001b70:	f7fe fd30 	bl	80005d4 <WIZCHIP_READ>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b17      	cmp	r3, #23
 8001b78:	bf0c      	ite	eq
 8001b7a:	2301      	moveq	r3, #1
 8001b7c:	2300      	movne	r3, #0
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001b84:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 809f 	beq.w	8001ccc <main+0x3ac>
  				  printf("SOCK_ESTABLISHED !! \r\n");
 8001b8e:	4842      	ldr	r0, [pc, #264]	; (8001c98 <main+0x378>)
 8001b90:	f005 fb84 	bl	800729c <puts>
  				  uint8_t remoteIP[4];
  				  uint16_t remotePort;
  				  /* Retrieving remote peer IP and port number */
  				  getsockopt(0, SO_DESTIP, remoteIP);
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	461a      	mov	r2, r3
 8001b9a:	2104      	movs	r1, #4
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7ff fa77 	bl	8001090 <getsockopt>
  				  getsockopt(0, SO_DESTPORT, (uint8_t*)&remotePort);
 8001ba2:	1dbb      	adds	r3, r7, #6
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	2105      	movs	r1, #5
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f7ff fa71 	bl	8001090 <getsockopt>
  				  sprintf(msg, CONN_ESTABLISHED_MSG, remoteIP[0], remoteIP[1], remoteIP[2], remoteIP[3], remotePort);
 8001bae:	7a3b      	ldrb	r3, [r7, #8]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	7a7b      	ldrb	r3, [r7, #9]
 8001bb4:	461c      	mov	r4, r3
 8001bb6:	7abb      	ldrb	r3, [r7, #10]
 8001bb8:	7afa      	ldrb	r2, [r7, #11]
 8001bba:	88f9      	ldrh	r1, [r7, #6]
 8001bbc:	9102      	str	r1, [sp, #8]
 8001bbe:	9201      	str	r2, [sp, #4]
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	4623      	mov	r3, r4
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4935      	ldr	r1, [pc, #212]	; (8001c9c <main+0x37c>)
 8001bc8:	482e      	ldr	r0, [pc, #184]	; (8001c84 <main+0x364>)
 8001bca:	f005 fb7f 	bl	80072cc <siprintf>
  				  printf(msg, CONN_ESTABLISHED_MSG, remoteIP[0], remoteIP[1], remoteIP[2], remoteIP[3], remotePort);
 8001bce:	7a3b      	ldrb	r3, [r7, #8]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	7a7b      	ldrb	r3, [r7, #9]
 8001bd4:	461c      	mov	r4, r3
 8001bd6:	7abb      	ldrb	r3, [r7, #10]
 8001bd8:	7afa      	ldrb	r2, [r7, #11]
 8001bda:	88f9      	ldrh	r1, [r7, #6]
 8001bdc:	9102      	str	r1, [sp, #8]
 8001bde:	9201      	str	r2, [sp, #4]
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	4623      	mov	r3, r4
 8001be4:	4602      	mov	r2, r0
 8001be6:	492d      	ldr	r1, [pc, #180]	; (8001c9c <main+0x37c>)
 8001be8:	4826      	ldr	r0, [pc, #152]	; (8001c84 <main+0x364>)
 8001bea:	f005 fad1 	bl	8007190 <iprintf>
  				  PRINT_STR(msg);
 8001bee:	4825      	ldr	r0, [pc, #148]	; (8001c84 <main+0x364>)
 8001bf0:	f7fe faee 	bl	80001d0 <strlen>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	2364      	movs	r3, #100	; 0x64
 8001bfa:	4922      	ldr	r1, [pc, #136]	; (8001c84 <main+0x364>)
 8001bfc:	4810      	ldr	r0, [pc, #64]	; (8001c40 <main+0x320>)
 8001bfe:	f004 fbc2 	bl	8006386 <HAL_UART_Transmit>
  				  /* Let's send a welcome message and closing socket */
  				  if(retVal = send(0, GREETING_MSG, strlen(GREETING_MSG)) == (int16_t)strlen(GREETING_MSG))
 8001c02:	222e      	movs	r2, #46	; 0x2e
 8001c04:	4926      	ldr	r1, [pc, #152]	; (8001ca0 <main+0x380>)
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff f94e 	bl	8000ea8 <send>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b2e      	cmp	r3, #46	; 0x2e
 8001c10:	bf0c      	ite	eq
 8001c12:	2301      	moveq	r3, #1
 8001c14:	2300      	movne	r3, #0
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001c1c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d041      	beq.n	8001ca8 <main+0x388>
  					  PRINT_STR(SENT_MESSAGE_MSG);
 8001c24:	2364      	movs	r3, #100	; 0x64
 8001c26:	2229      	movs	r2, #41	; 0x29
 8001c28:	491e      	ldr	r1, [pc, #120]	; (8001ca4 <main+0x384>)
 8001c2a:	4805      	ldr	r0, [pc, #20]	; (8001c40 <main+0x320>)
 8001c2c:	f004 fbab 	bl	8006386 <HAL_UART_Transmit>
  				  else { /* Ops: something went wrong during data transfer */
  					  sprintf(msg, WRONG_RETVAL_MSG, retVal);
  					  PRINT_STR(msg);
  				  }
  				  break;
 8001c30:	e076      	b.n	8001d20 <main+0x400>
 8001c32:	bf00      	nop
 8001c34:	20000279 	.word	0x20000279
 8001c38:	200001bc 	.word	0x200001bc
 8001c3c:	2000002c 	.word	0x2000002c
 8001c40:	2000038c 	.word	0x2000038c
 8001c44:	2000032c 	.word	0x2000032c
 8001c48:	2000027c 	.word	0x2000027c
 8001c4c:	40020400 	.word	0x40020400
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40020800 	.word	0x40020800
 8001c58:	08008374 	.word	0x08008374
 8001c5c:	08001679 	.word	0x08001679
 8001c60:	08001661 	.word	0x08001661
 8001c64:	080016b5 	.word	0x080016b5
 8001c68:	08001691 	.word	0x08001691
 8001c6c:	08008554 	.word	0x08008554
 8001c70:	0800855c 	.word	0x0800855c
 8001c74:	08008560 	.word	0x08008560
 8001c78:	08008564 	.word	0x08008564
 8001c7c:	08008398 	.word	0x08008398
 8001c80:	080083b4 	.word	0x080083b4
 8001c84:	20000134 	.word	0x20000134
 8001c88:	080083d8 	.word	0x080083d8
 8001c8c:	080083f8 	.word	0x080083f8
 8001c90:	08008418 	.word	0x08008418
 8001c94:	08008438 	.word	0x08008438
 8001c98:	08008448 	.word	0x08008448
 8001c9c:	08008460 	.word	0x08008460
 8001ca0:	08008498 	.word	0x08008498
 8001ca4:	080084c8 	.word	0x080084c8
  					  sprintf(msg, WRONG_RETVAL_MSG, retVal);
 8001ca8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001cac:	461a      	mov	r2, r3
 8001cae:	4920      	ldr	r1, [pc, #128]	; (8001d30 <main+0x410>)
 8001cb0:	4820      	ldr	r0, [pc, #128]	; (8001d34 <main+0x414>)
 8001cb2:	f005 fb0b 	bl	80072cc <siprintf>
  					  PRINT_STR(msg);
 8001cb6:	481f      	ldr	r0, [pc, #124]	; (8001d34 <main+0x414>)
 8001cb8:	f7fe fa8a 	bl	80001d0 <strlen>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	2364      	movs	r3, #100	; 0x64
 8001cc2:	491c      	ldr	r1, [pc, #112]	; (8001d34 <main+0x414>)
 8001cc4:	481c      	ldr	r0, [pc, #112]	; (8001d38 <main+0x418>)
 8001cc6:	f004 fb5e 	bl	8006386 <HAL_UART_Transmit>
  				  break;
 8001cca:	e029      	b.n	8001d20 <main+0x400>
  			  }
  			  else { /* Something went wrong with remote peer, maybe the connection was closed unexpectedly */
  				  sprintf(msg, WRONG_STATUS_MSG, sockStatus);
 8001ccc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	491a      	ldr	r1, [pc, #104]	; (8001d3c <main+0x41c>)
 8001cd4:	4817      	ldr	r0, [pc, #92]	; (8001d34 <main+0x414>)
 8001cd6:	f005 faf9 	bl	80072cc <siprintf>
  				  PRINT_STR(msg);
 8001cda:	4816      	ldr	r0, [pc, #88]	; (8001d34 <main+0x414>)
 8001cdc:	f7fe fa78 	bl	80001d0 <strlen>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	2364      	movs	r3, #100	; 0x64
 8001ce6:	4913      	ldr	r1, [pc, #76]	; (8001d34 <main+0x414>)
 8001ce8:	4813      	ldr	r0, [pc, #76]	; (8001d38 <main+0x418>)
 8001cea:	f004 fb4c 	bl	8006386 <HAL_UART_Transmit>
  				  break;
 8001cee:	e017      	b.n	8001d20 <main+0x400>
  			  }
  		  }

  	  } else /* Ops: socket not in LISTEN mode. Something went wrong */
  		  PRINT_STR(LISTEN_ERR_MSG);
 8001cf0:	2364      	movs	r3, #100	; 0x64
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	4912      	ldr	r1, [pc, #72]	; (8001d40 <main+0x420>)
 8001cf6:	4810      	ldr	r0, [pc, #64]	; (8001d38 <main+0x418>)
 8001cf8:	f004 fb45 	bl	8006386 <HAL_UART_Transmit>
 8001cfc:	e010      	b.n	8001d20 <main+0x400>
  } else { /* Can't open the socket. This means something is wrong with W5100 configuration: maybe SPI issue? */
  	  sprintf(msg, WRONG_RETVAL_MSG, retVal);
 8001cfe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001d02:	461a      	mov	r2, r3
 8001d04:	490a      	ldr	r1, [pc, #40]	; (8001d30 <main+0x410>)
 8001d06:	480b      	ldr	r0, [pc, #44]	; (8001d34 <main+0x414>)
 8001d08:	f005 fae0 	bl	80072cc <siprintf>
  	  PRINT_STR(msg);
 8001d0c:	4809      	ldr	r0, [pc, #36]	; (8001d34 <main+0x414>)
 8001d0e:	f7fe fa5f 	bl	80001d0 <strlen>
 8001d12:	4603      	mov	r3, r0
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	2364      	movs	r3, #100	; 0x64
 8001d18:	4906      	ldr	r1, [pc, #24]	; (8001d34 <main+0x414>)
 8001d1a:	4807      	ldr	r0, [pc, #28]	; (8001d38 <main+0x418>)
 8001d1c:	f004 fb33 	bl	8006386 <HAL_UART_Transmit>
  }

  /* We close the socket and start a connection again */
  disconnect(0);
 8001d20:	2000      	movs	r0, #0
 8001d22:	f7ff f853 	bl	8000dcc <disconnect>
  close(0);
 8001d26:	2000      	movs	r0, #0
 8001d28:	f7fe ff9a 	bl	8000c60 <close>
  goto reconnect;
 8001d2c:	e6ed      	b.n	8001b0a <main+0x1ea>
 8001d2e:	bf00      	nop
 8001d30:	080084f4 	.word	0x080084f4
 8001d34:	20000134 	.word	0x20000134
 8001d38:	2000038c 	.word	0x2000038c
 8001d3c:	08008520 	.word	0x08008520
 8001d40:	08008544 	.word	0x08008544

08001d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b098      	sub	sp, #96	; 0x60
 8001d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d4a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d4e:	2230      	movs	r2, #48	; 0x30
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f005 f96a 	bl	800702c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d68:	f107 030c 	add.w	r3, r7, #12
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <SystemClock_Config+0xf8>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	4a2f      	ldr	r2, [pc, #188]	; (8001e3c <SystemClock_Config+0xf8>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40
 8001d86:	4b2d      	ldr	r3, [pc, #180]	; (8001e3c <SystemClock_Config+0xf8>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d92:	2300      	movs	r3, #0
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	4b2a      	ldr	r3, [pc, #168]	; (8001e40 <SystemClock_Config+0xfc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a29      	ldr	r2, [pc, #164]	; (8001e40 <SystemClock_Config+0xfc>)
 8001d9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	4b27      	ldr	r3, [pc, #156]	; (8001e40 <SystemClock_Config+0xfc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001dae:	230a      	movs	r3, #10
 8001db0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001db2:	2301      	movs	r3, #1
 8001db4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001db6:	2310      	movs	r3, #16
 8001db8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001dc6:	2308      	movs	r3, #8
 8001dc8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001dca:	23a8      	movs	r3, #168	; 0xa8
 8001dcc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f001 feae 	bl	8003b3c <HAL_RCC_OscConfig>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001de6:	f000 fba7 	bl	8002538 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dea:	230f      	movs	r3, #15
 8001dec:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dee:	2302      	movs	r3, #2
 8001df0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dfa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e00:	f107 031c 	add.w	r3, r7, #28
 8001e04:	2102      	movs	r1, #2
 8001e06:	4618      	mov	r0, r3
 8001e08:	f002 f910 	bl	800402c <HAL_RCC_ClockConfig>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001e12:	f000 fb91 	bl	8002538 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e16:	2302      	movs	r3, #2
 8001e18:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001e1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e1e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e20:	f107 030c 	add.w	r3, r7, #12
 8001e24:	4618      	mov	r0, r3
 8001e26:	f002 fb03 	bl	8004430 <HAL_RCCEx_PeriphCLKConfig>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8001e30:	f000 fb82 	bl	8002538 <Error_Handler>
  }
}
 8001e34:	bf00      	nop
 8001e36:	3760      	adds	r7, #96	; 0x60
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40007000 	.word	0x40007000

08001e44 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	2025      	movs	r0, #37	; 0x25
 8001e4e:	f001 f919 	bl	8003084 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e52:	2025      	movs	r0, #37	; 0x25
 8001e54:	f001 f932 	bl	80030bc <HAL_NVIC_EnableIRQ>
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	2047      	movs	r0, #71	; 0x47
 8001e5e:	f001 f911 	bl	8003084 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001e62:	2047      	movs	r0, #71	; 0x47
 8001e64:	f001 f92a 	bl	80030bc <HAL_NVIC_EnableIRQ>
}
 8001e68:	bf00      	nop
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001e80:	2300      	movs	r3, #0
 8001e82:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <MX_RTC_Init+0xac>)
 8001e86:	4a25      	ldr	r2, [pc, #148]	; (8001f1c <MX_RTC_Init+0xb0>)
 8001e88:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e8a:	4b23      	ldr	r3, [pc, #140]	; (8001f18 <MX_RTC_Init+0xac>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e90:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <MX_RTC_Init+0xac>)
 8001e92:	227f      	movs	r2, #127	; 0x7f
 8001e94:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e96:	4b20      	ldr	r3, [pc, #128]	; (8001f18 <MX_RTC_Init+0xac>)
 8001e98:	22ff      	movs	r2, #255	; 0xff
 8001e9a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <MX_RTC_Init+0xac>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <MX_RTC_Init+0xac>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ea8:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <MX_RTC_Init+0xac>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001eae:	481a      	ldr	r0, [pc, #104]	; (8001f18 <MX_RTC_Init+0xac>)
 8001eb0:	f002 fba0 	bl	80045f4 <HAL_RTC_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001eba:	f000 fb3d 	bl	8002538 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	480f      	ldr	r0, [pc, #60]	; (8001f18 <MX_RTC_Init+0xac>)
 8001eda:	f002 fc1c 	bl	8004716 <HAL_RTC_SetTime>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001ee4:	f000 fb28 	bl	8002538 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001eec:	2301      	movs	r3, #1
 8001eee:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001ef8:	463b      	mov	r3, r7
 8001efa:	2201      	movs	r2, #1
 8001efc:	4619      	mov	r1, r3
 8001efe:	4806      	ldr	r0, [pc, #24]	; (8001f18 <MX_RTC_Init+0xac>)
 8001f00:	f002 fcc6 	bl	8004890 <HAL_RTC_SetDate>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001f0a:	f000 fb15 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000204 	.word	0x20000204
 8001f1c:	40002800 	.word	0x40002800

08001f20 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f26:	4b2a      	ldr	r3, [pc, #168]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f28:	4a2a      	ldr	r2, [pc, #168]	; (8001fd4 <MX_SPI1_Init+0xb4>)
 8001f2a:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f2c:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f2e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f32:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f34:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f3a:	4b25      	ldr	r3, [pc, #148]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f40:	4b23      	ldr	r3, [pc, #140]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f46:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f4c:	4b20      	ldr	r3, [pc, #128]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f52:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f54:	4b1e      	ldr	r3, [pc, #120]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f56:	2210      	movs	r2, #16
 8001f58:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f5a:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f60:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f66:	4b1a      	ldr	r3, [pc, #104]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f6c:	4b18      	ldr	r3, [pc, #96]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f6e:	220a      	movs	r2, #10
 8001f70:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f72:	4817      	ldr	r0, [pc, #92]	; (8001fd0 <MX_SPI1_Init+0xb0>)
 8001f74:	f002 fda5 	bl	8004ac2 <HAL_SPI_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001f7e:	f000 fadb 	bl	8002538 <Error_Handler>
  /**SPI2 GPIO Configuration
	PB4     ------> SPI1_SCK
	PB6     ------> SPI1_MISO
	PB7     ------> SPI1_MOSI
  */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f90:	23e0      	movs	r3, #224	; 0xe0
 8001f92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f94:	2302      	movs	r3, #2
 8001f96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fa0:	2305      	movs	r3, #5
 8001fa2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	480b      	ldr	r0, [pc, #44]	; (8001fd8 <MX_SPI1_Init+0xb8>)
 8001faa:	f001 fc11 	bl	80037d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001fae:	2310      	movs	r3, #16
 8001fb0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbe:	1d3b      	adds	r3, r7, #4
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <MX_SPI1_Init+0xb8>)
 8001fc4:	f001 fc04 	bl	80037d0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_Init 2 */

}
 8001fc8:	bf00      	nop
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000330 	.word	0x20000330
 8001fd4:	40013000 	.word	0x40013000
 8001fd8:	40020000 	.word	0x40020000

08001fdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08c      	sub	sp, #48	; 0x30
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe2:	f107 0320 	add.w	r3, r7, #32
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001ff0:	f107 030c 	add.w	r3, r7, #12
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002008:	4b26      	ldr	r3, [pc, #152]	; (80020a4 <MX_TIM1_Init+0xc8>)
 800200a:	4a27      	ldr	r2, [pc, #156]	; (80020a8 <MX_TIM1_Init+0xcc>)
 800200c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800200e:	4b25      	ldr	r3, [pc, #148]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002010:	2200      	movs	r2, #0
 8002012:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002014:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002016:	2200      	movs	r2, #0
 8002018:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800201a:	4b22      	ldr	r3, [pc, #136]	; (80020a4 <MX_TIM1_Init+0xc8>)
 800201c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002020:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002022:	4b20      	ldr	r3, [pc, #128]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002024:	2200      	movs	r2, #0
 8002026:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002028:	4b1e      	ldr	r3, [pc, #120]	; (80020a4 <MX_TIM1_Init+0xc8>)
 800202a:	2200      	movs	r2, #0
 800202c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800202e:	4b1d      	ldr	r3, [pc, #116]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002030:	2200      	movs	r2, #0
 8002032:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002034:	481b      	ldr	r0, [pc, #108]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002036:	f003 fc0b 	bl	8005850 <HAL_TIM_Base_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 8002040:	f000 fa7a 	bl	8002538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002044:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002048:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800204a:	f107 0320 	add.w	r3, r7, #32
 800204e:	4619      	mov	r1, r3
 8002050:	4814      	ldr	r0, [pc, #80]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002052:	f003 fdc5 	bl	8005be0 <HAL_TIM_ConfigClockSource>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800205c:	f000 fa6c 	bl	8002538 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002060:	2306      	movs	r3, #6
 8002062:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002064:	2300      	movs	r3, #0
 8002066:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	4619      	mov	r1, r3
 800206e:	480d      	ldr	r0, [pc, #52]	; (80020a4 <MX_TIM1_Init+0xc8>)
 8002070:	f003 fe7a 	bl	8005d68 <HAL_TIM_SlaveConfigSynchro>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800207a:	f000 fa5d 	bl	8002538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	4619      	mov	r1, r3
 800208a:	4806      	ldr	r0, [pc, #24]	; (80020a4 <MX_TIM1_Init+0xc8>)
 800208c:	f004 f89e 	bl	80061cc <HAL_TIMEx_MasterConfigSynchronization>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002096:	f000 fa4f 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	3730      	adds	r7, #48	; 0x30
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	2000022c 	.word	0x2000022c
 80020a8:	40010000 	.word	0x40010000

080020ac <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b2:	463b      	mov	r3, r7
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80020ba:	4b15      	ldr	r3, [pc, #84]	; (8002110 <MX_TIM7_Init+0x64>)
 80020bc:	4a15      	ldr	r2, [pc, #84]	; (8002114 <MX_TIM7_Init+0x68>)
 80020be:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 41;
 80020c0:	4b13      	ldr	r3, [pc, #76]	; (8002110 <MX_TIM7_Init+0x64>)
 80020c2:	2229      	movs	r2, #41	; 0x29
 80020c4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <MX_TIM7_Init+0x64>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80020cc:	4b10      	ldr	r3, [pc, #64]	; (8002110 <MX_TIM7_Init+0x64>)
 80020ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020d2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d4:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <MX_TIM7_Init+0x64>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020da:	480d      	ldr	r0, [pc, #52]	; (8002110 <MX_TIM7_Init+0x64>)
 80020dc:	f003 fbb8 	bl	8005850 <HAL_TIM_Base_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80020e6:	f000 fa27 	bl	8002538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ea:	2300      	movs	r3, #0
 80020ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020f2:	463b      	mov	r3, r7
 80020f4:	4619      	mov	r1, r3
 80020f6:	4806      	ldr	r0, [pc, #24]	; (8002110 <MX_TIM7_Init+0x64>)
 80020f8:	f004 f868 	bl	80061cc <HAL_TIMEx_MasterConfigSynchronization>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002102:	f000 fa19 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000480 	.word	0x20000480
 8002114:	40001400 	.word	0x40001400

08002118 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <MX_UART4_Init+0x4c>)
 800211e:	4a12      	ldr	r2, [pc, #72]	; (8002168 <MX_UART4_Init+0x50>)
 8002120:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <MX_UART4_Init+0x4c>)
 8002124:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002128:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <MX_UART4_Init+0x4c>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002130:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <MX_UART4_Init+0x4c>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <MX_UART4_Init+0x4c>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800213c:	4b09      	ldr	r3, [pc, #36]	; (8002164 <MX_UART4_Init+0x4c>)
 800213e:	220c      	movs	r2, #12
 8002140:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002142:	4b08      	ldr	r3, [pc, #32]	; (8002164 <MX_UART4_Init+0x4c>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002148:	4b06      	ldr	r3, [pc, #24]	; (8002164 <MX_UART4_Init+0x4c>)
 800214a:	2200      	movs	r2, #0
 800214c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800214e:	4805      	ldr	r0, [pc, #20]	; (8002164 <MX_UART4_Init+0x4c>)
 8002150:	f004 f8cc 	bl	80062ec <HAL_UART_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800215a:	f000 f9ed 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	200002e8 	.word	0x200002e8
 8002168:	40004c00 	.word	0x40004c00

0800216c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <MX_UART5_Init+0x4c>)
 8002172:	4a12      	ldr	r2, [pc, #72]	; (80021bc <MX_UART5_Init+0x50>)
 8002174:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <MX_UART5_Init+0x4c>)
 8002178:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800217c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <MX_UART5_Init+0x4c>)
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002184:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <MX_UART5_Init+0x4c>)
 8002186:	2200      	movs	r2, #0
 8002188:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800218a:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <MX_UART5_Init+0x4c>)
 800218c:	2200      	movs	r2, #0
 800218e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002190:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <MX_UART5_Init+0x4c>)
 8002192:	220c      	movs	r2, #12
 8002194:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <MX_UART5_Init+0x4c>)
 8002198:	2200      	movs	r2, #0
 800219a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <MX_UART5_Init+0x4c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80021a2:	4805      	ldr	r0, [pc, #20]	; (80021b8 <MX_UART5_Init+0x4c>)
 80021a4:	f004 f8a2 	bl	80062ec <HAL_UART_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80021ae:	f000 f9c3 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000174 	.word	0x20000174
 80021bc:	40005000 	.word	0x40005000

080021c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021c4:	4b11      	ldr	r3, [pc, #68]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021c6:	4a12      	ldr	r2, [pc, #72]	; (8002210 <MX_USART1_UART_Init+0x50>)
 80021c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021ca:	4b10      	ldr	r3, [pc, #64]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021d2:	4b0e      	ldr	r3, [pc, #56]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d8:	4b0c      	ldr	r3, [pc, #48]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021de:	4b0b      	ldr	r3, [pc, #44]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021e6:	220c      	movs	r2, #12
 80021e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ea:	4b08      	ldr	r3, [pc, #32]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021f0:	4b06      	ldr	r3, [pc, #24]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021f6:	4805      	ldr	r0, [pc, #20]	; (800220c <MX_USART1_UART_Init+0x4c>)
 80021f8:	f004 f878 	bl	80062ec <HAL_UART_Init>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002202:	f000 f999 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	200001bc 	.word	0x200001bc
 8002210:	40011000 	.word	0x40011000

08002214 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002218:	4b11      	ldr	r3, [pc, #68]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 800221a:	4a12      	ldr	r2, [pc, #72]	; (8002264 <MX_USART2_UART_Init+0x50>)
 800221c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800221e:	4b10      	ldr	r3, [pc, #64]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 8002220:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002224:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002226:	4b0e      	ldr	r3, [pc, #56]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 8002228:	2200      	movs	r2, #0
 800222a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800222c:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 800222e:	2200      	movs	r2, #0
 8002230:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002232:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 8002234:	2200      	movs	r2, #0
 8002236:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002238:	4b09      	ldr	r3, [pc, #36]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 800223a:	220c      	movs	r2, #12
 800223c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800223e:	4b08      	ldr	r3, [pc, #32]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 8002240:	2200      	movs	r2, #0
 8002242:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002244:	4b06      	ldr	r3, [pc, #24]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 8002246:	2200      	movs	r2, #0
 8002248:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800224a:	4805      	ldr	r0, [pc, #20]	; (8002260 <MX_USART2_UART_Init+0x4c>)
 800224c:	f004 f84e 	bl	80062ec <HAL_UART_Init>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002256:	f000 f96f 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000038c 	.word	0x2000038c
 8002264:	40004400 	.word	0x40004400

08002268 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 800226e:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <MX_USART3_UART_Init+0x50>)
 8002270:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 8002274:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002278:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800227a:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002286:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800228c:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 800228e:	220c      	movs	r2, #12
 8002290:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002292:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 8002294:	2200      	movs	r2, #0
 8002296:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 800229a:	2200      	movs	r2, #0
 800229c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800229e:	4805      	ldr	r0, [pc, #20]	; (80022b4 <MX_USART3_UART_Init+0x4c>)
 80022a0:	f004 f824 	bl	80062ec <HAL_UART_Init>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80022aa:	f000 f945 	bl	8002538 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200000e4 	.word	0x200000e4
 80022b8:	40004800 	.word	0x40004800

080022bc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  {
    Error_Handler();
  }
  /* USER CODE BEGIN USART6_Init 2 */
#endif
  huart6.Instance = USART6;
 80022c0:	4b11      	ldr	r3, [pc, #68]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022c2:	4a12      	ldr	r2, [pc, #72]	; (800230c <MX_USART6_UART_Init+0x50>)
 80022c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 4000000;	//4mbps //115200;
 80022c6:	4b10      	ldr	r3, [pc, #64]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022c8:	4a11      	ldr	r2, [pc, #68]	; (8002310 <MX_USART6_UART_Init+0x54>)
 80022ca:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80022cc:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80022d2:	4b0d      	ldr	r3, [pc, #52]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80022d8:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80022de:	4b0a      	ldr	r3, [pc, #40]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022e0:	220c      	movs	r2, #12
 80022e2:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022e4:	4b08      	ldr	r3, [pc, #32]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;	//UART_OVERSAMPLING_16;
 80022ea:	4b07      	ldr	r3, [pc, #28]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80022f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80022f2:	4805      	ldr	r0, [pc, #20]	; (8002308 <MX_USART6_UART_Init+0x4c>)
 80022f4:	f003 fffa 	bl	80062ec <HAL_UART_Init>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80022fe:	f000 f91b 	bl	8002538 <Error_Handler>
  }
  /* USER CODE END USART6_Init 2 */

}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	2000027c 	.word	0x2000027c
 800230c:	40011400 	.word	0x40011400
 8002310:	003d0900 	.word	0x003d0900

08002314 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	4b10      	ldr	r3, [pc, #64]	; (8002360 <MX_DMA_Init+0x4c>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a0f      	ldr	r2, [pc, #60]	; (8002360 <MX_DMA_Init+0x4c>)
 8002324:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <MX_DMA_Init+0x4c>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	2038      	movs	r0, #56	; 0x38
 800233c:	f000 fea2 	bl	8003084 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002340:	2038      	movs	r0, #56	; 0x38
 8002342:	f000 febb 	bl	80030bc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002346:	2200      	movs	r2, #0
 8002348:	2100      	movs	r1, #0
 800234a:	203b      	movs	r0, #59	; 0x3b
 800234c:	f000 fe9a 	bl	8003084 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002350:	203b      	movs	r0, #59	; 0x3b
 8002352:	f000 feb3 	bl	80030bc <HAL_NVIC_EnableIRQ>

}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40023800 	.word	0x40023800

08002364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	; 0x30
 8002368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236a:	f107 031c 	add.w	r3, r7, #28
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	60da      	str	r2, [r3, #12]
 8002378:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	61bb      	str	r3, [r7, #24]
 800237e:	4b5f      	ldr	r3, [pc, #380]	; (80024fc <MX_GPIO_Init+0x198>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	4a5e      	ldr	r2, [pc, #376]	; (80024fc <MX_GPIO_Init+0x198>)
 8002384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002388:	6313      	str	r3, [r2, #48]	; 0x30
 800238a:	4b5c      	ldr	r3, [pc, #368]	; (80024fc <MX_GPIO_Init+0x198>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	4b58      	ldr	r3, [pc, #352]	; (80024fc <MX_GPIO_Init+0x198>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	4a57      	ldr	r2, [pc, #348]	; (80024fc <MX_GPIO_Init+0x198>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	6313      	str	r3, [r2, #48]	; 0x30
 80023a6:	4b55      	ldr	r3, [pc, #340]	; (80024fc <MX_GPIO_Init+0x198>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	4b51      	ldr	r3, [pc, #324]	; (80024fc <MX_GPIO_Init+0x198>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	4a50      	ldr	r2, [pc, #320]	; (80024fc <MX_GPIO_Init+0x198>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6313      	str	r3, [r2, #48]	; 0x30
 80023c2:	4b4e      	ldr	r3, [pc, #312]	; (80024fc <MX_GPIO_Init+0x198>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b4a      	ldr	r3, [pc, #296]	; (80024fc <MX_GPIO_Init+0x198>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a49      	ldr	r2, [pc, #292]	; (80024fc <MX_GPIO_Init+0x198>)
 80023d8:	f043 0310 	orr.w	r3, r3, #16
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b47      	ldr	r3, [pc, #284]	; (80024fc <MX_GPIO_Init+0x198>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0310 	and.w	r3, r3, #16
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	4b43      	ldr	r3, [pc, #268]	; (80024fc <MX_GPIO_Init+0x198>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a42      	ldr	r2, [pc, #264]	; (80024fc <MX_GPIO_Init+0x198>)
 80023f4:	f043 0302 	orr.w	r3, r3, #2
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b40      	ldr	r3, [pc, #256]	; (80024fc <MX_GPIO_Init+0x198>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	607b      	str	r3, [r7, #4]
 800240a:	4b3c      	ldr	r3, [pc, #240]	; (80024fc <MX_GPIO_Init+0x198>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	4a3b      	ldr	r2, [pc, #236]	; (80024fc <MX_GPIO_Init+0x198>)
 8002410:	f043 0308 	orr.w	r3, r3, #8
 8002414:	6313      	str	r3, [r2, #48]	; 0x30
 8002416:	4b39      	ldr	r3, [pc, #228]	; (80024fc <MX_GPIO_Init+0x198>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8002422:	2200      	movs	r2, #0
 8002424:	211a      	movs	r1, #26
 8002426:	4836      	ldr	r0, [pc, #216]	; (8002500 <MX_GPIO_Init+0x19c>)
 8002428:	f001 fb6e 	bl	8003b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800242c:	2200      	movs	r2, #0
 800242e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002432:	4834      	ldr	r0, [pc, #208]	; (8002504 <MX_GPIO_Init+0x1a0>)
 8002434:	f001 fb68 	bl	8003b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8002438:	2200      	movs	r2, #0
 800243a:	f44f 710c 	mov.w	r1, #560	; 0x230
 800243e:	4832      	ldr	r0, [pc, #200]	; (8002508 <MX_GPIO_Init+0x1a4>)
 8002440:	f001 fb62 	bl	8003b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 8002444:	2200      	movs	r2, #0
 8002446:	2101      	movs	r1, #1
 8002448:	4830      	ldr	r0, [pc, #192]	; (800250c <MX_GPIO_Init+0x1a8>)
 800244a:	f001 fb5d 	bl	8003b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC3 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 800244e:	231a      	movs	r3, #26
 8002450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002452:	2301      	movs	r3, #1
 8002454:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245a:	2300      	movs	r3, #0
 800245c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800245e:	f107 031c 	add.w	r3, r7, #28
 8002462:	4619      	mov	r1, r3
 8002464:	4826      	ldr	r0, [pc, #152]	; (8002500 <MX_GPIO_Init+0x19c>)
 8002466:	f001 f9b3 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800246e:	4b28      	ldr	r3, [pc, #160]	; (8002510 <MX_GPIO_Init+0x1ac>)
 8002470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002476:	f107 031c 	add.w	r3, r7, #28
 800247a:	4619      	mov	r1, r3
 800247c:	4823      	ldr	r0, [pc, #140]	; (800250c <MX_GPIO_Init+0x1a8>)
 800247e:	f001 f9a7 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002482:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002488:	2300      	movs	r3, #0
 800248a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4619      	mov	r1, r3
 8002496:	481c      	ldr	r0, [pc, #112]	; (8002508 <MX_GPIO_Init+0x1a4>)
 8002498:	f001 f99a 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800249c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a2:	2301      	movs	r3, #1
 80024a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024aa:	2300      	movs	r3, #0
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 031c 	add.w	r3, r7, #28
 80024b2:	4619      	mov	r1, r3
 80024b4:	4813      	ldr	r0, [pc, #76]	; (8002504 <MX_GPIO_Init+0x1a0>)
 80024b6:	f001 f98b 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
 80024ba:	f44f 730c 	mov.w	r3, #560	; 0x230
 80024be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c0:	2301      	movs	r3, #1
 80024c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c8:	2300      	movs	r3, #0
 80024ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024cc:	f107 031c 	add.w	r3, r7, #28
 80024d0:	4619      	mov	r1, r3
 80024d2:	480d      	ldr	r0, [pc, #52]	; (8002508 <MX_GPIO_Init+0x1a4>)
 80024d4:	f001 f97c 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024d8:	2301      	movs	r3, #1
 80024da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024dc:	2301      	movs	r3, #1
 80024de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	4619      	mov	r1, r3
 80024ee:	4807      	ldr	r0, [pc, #28]	; (800250c <MX_GPIO_Init+0x1a8>)
 80024f0:	f001 f96e 	bl	80037d0 <HAL_GPIO_Init>

}
 80024f4:	bf00      	nop
 80024f6:	3730      	adds	r7, #48	; 0x30
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40023800 	.word	0x40023800
 8002500:	40020800 	.word	0x40020800
 8002504:	40020000 	.word	0x40020000
 8002508:	40020400 	.word	0x40020400
 800250c:	40021000 	.word	0x40021000
 8002510:	10110000 	.word	0x10110000

08002514 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a04      	ldr	r2, [pc, #16]	; (8002534 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d101      	bne.n	800252a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002526:	f000 fcb1 	bl	8002e8c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40001000 	.word	0x40001000

08002538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800253c:	b672      	cpsid	i
}
 800253e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002540:	e7fe      	b.n	8002540 <Error_Handler+0x8>
	...

08002544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	607b      	str	r3, [r7, #4]
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <HAL_MspInit+0x4c>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002552:	4a0f      	ldr	r2, [pc, #60]	; (8002590 <HAL_MspInit+0x4c>)
 8002554:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002558:	6453      	str	r3, [r2, #68]	; 0x44
 800255a:	4b0d      	ldr	r3, [pc, #52]	; (8002590 <HAL_MspInit+0x4c>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002562:	607b      	str	r3, [r7, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	603b      	str	r3, [r7, #0]
 800256a:	4b09      	ldr	r3, [pc, #36]	; (8002590 <HAL_MspInit+0x4c>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	4a08      	ldr	r2, [pc, #32]	; (8002590 <HAL_MspInit+0x4c>)
 8002570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002574:	6413      	str	r3, [r2, #64]	; 0x40
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <HAL_MspInit+0x4c>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800257e:	603b      	str	r3, [r7, #0]
 8002580:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800

08002594 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a05      	ldr	r2, [pc, #20]	; (80025b8 <HAL_RTC_MspInit+0x24>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d102      	bne.n	80025ac <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80025a6:	4b05      	ldr	r3, [pc, #20]	; (80025bc <HAL_RTC_MspInit+0x28>)
 80025a8:	2201      	movs	r2, #1
 80025aa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	40002800 	.word	0x40002800
 80025bc:	42470e3c 	.word	0x42470e3c

080025c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08a      	sub	sp, #40	; 0x28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a4c      	ldr	r2, [pc, #304]	; (8002710 <HAL_SPI_MspInit+0x150>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	f040 8091 	bne.w	8002706 <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	4b4a      	ldr	r3, [pc, #296]	; (8002714 <HAL_SPI_MspInit+0x154>)
 80025ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ec:	4a49      	ldr	r2, [pc, #292]	; (8002714 <HAL_SPI_MspInit+0x154>)
 80025ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025f2:	6453      	str	r3, [r2, #68]	; 0x44
 80025f4:	4b47      	ldr	r3, [pc, #284]	; (8002714 <HAL_SPI_MspInit+0x154>)
 80025f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	4b43      	ldr	r3, [pc, #268]	; (8002714 <HAL_SPI_MspInit+0x154>)
 8002606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002608:	4a42      	ldr	r2, [pc, #264]	; (8002714 <HAL_SPI_MspInit+0x154>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	6313      	str	r3, [r2, #48]	; 0x30
 8002610:	4b40      	ldr	r3, [pc, #256]	; (8002714 <HAL_SPI_MspInit+0x154>)
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800261c:	23f0      	movs	r3, #240	; 0xf0
 800261e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800262c:	2305      	movs	r3, #5
 800262e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002630:	f107 0314 	add.w	r3, r7, #20
 8002634:	4619      	mov	r1, r3
 8002636:	4838      	ldr	r0, [pc, #224]	; (8002718 <HAL_SPI_MspInit+0x158>)
 8002638:	f001 f8ca 	bl	80037d0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800263c:	4b37      	ldr	r3, [pc, #220]	; (800271c <HAL_SPI_MspInit+0x15c>)
 800263e:	4a38      	ldr	r2, [pc, #224]	; (8002720 <HAL_SPI_MspInit+0x160>)
 8002640:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002642:	4b36      	ldr	r3, [pc, #216]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002644:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002648:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800264a:	4b34      	ldr	r3, [pc, #208]	; (800271c <HAL_SPI_MspInit+0x15c>)
 800264c:	2240      	movs	r2, #64	; 0x40
 800264e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002650:	4b32      	ldr	r3, [pc, #200]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002652:	2200      	movs	r2, #0
 8002654:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002656:	4b31      	ldr	r3, [pc, #196]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002658:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800265c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800265e:	4b2f      	ldr	r3, [pc, #188]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002660:	2200      	movs	r2, #0
 8002662:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002664:	4b2d      	ldr	r3, [pc, #180]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002666:	2200      	movs	r2, #0
 8002668:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800266a:	4b2c      	ldr	r3, [pc, #176]	; (800271c <HAL_SPI_MspInit+0x15c>)
 800266c:	2200      	movs	r2, #0
 800266e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002670:	4b2a      	ldr	r3, [pc, #168]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002672:	2200      	movs	r2, #0
 8002674:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002676:	4b29      	ldr	r3, [pc, #164]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002678:	2200      	movs	r2, #0
 800267a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800267c:	4827      	ldr	r0, [pc, #156]	; (800271c <HAL_SPI_MspInit+0x15c>)
 800267e:	f000 fd2b 	bl	80030d8 <HAL_DMA_Init>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002688:	f7ff ff56 	bl	8002538 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a23      	ldr	r2, [pc, #140]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002690:	649a      	str	r2, [r3, #72]	; 0x48
 8002692:	4a22      	ldr	r2, [pc, #136]	; (800271c <HAL_SPI_MspInit+0x15c>)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002698:	4b22      	ldr	r3, [pc, #136]	; (8002724 <HAL_SPI_MspInit+0x164>)
 800269a:	4a23      	ldr	r2, [pc, #140]	; (8002728 <HAL_SPI_MspInit+0x168>)
 800269c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800269e:	4b21      	ldr	r3, [pc, #132]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026a0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80026a4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026a6:	4b1f      	ldr	r3, [pc, #124]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ac:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026b2:	4b1c      	ldr	r3, [pc, #112]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026b8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ba:	4b1a      	ldr	r3, [pc, #104]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026bc:	2200      	movs	r2, #0
 80026be:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026c0:	4b18      	ldr	r3, [pc, #96]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80026c6:	4b17      	ldr	r3, [pc, #92]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026cc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ce:	4b15      	ldr	r3, [pc, #84]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026d4:	4b13      	ldr	r3, [pc, #76]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80026da:	4812      	ldr	r0, [pc, #72]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026dc:	f000 fcfc 	bl	80030d8 <HAL_DMA_Init>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 80026e6:	f7ff ff27 	bl	8002538 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a0d      	ldr	r2, [pc, #52]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80026f0:	4a0c      	ldr	r2, [pc, #48]	; (8002724 <HAL_SPI_MspInit+0x164>)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2100      	movs	r1, #0
 80026fa:	2023      	movs	r0, #35	; 0x23
 80026fc:	f000 fcc2 	bl	8003084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002700:	2023      	movs	r0, #35	; 0x23
 8002702:	f000 fcdb 	bl	80030bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002706:	bf00      	nop
 8002708:	3728      	adds	r7, #40	; 0x28
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40013000 	.word	0x40013000
 8002714:	40023800 	.word	0x40023800
 8002718:	40020000 	.word	0x40020000
 800271c:	200004cc 	.word	0x200004cc
 8002720:	40026458 	.word	0x40026458
 8002724:	200003d0 	.word	0x200003d0
 8002728:	40026410 	.word	0x40026410

0800272c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a18      	ldr	r2, [pc, #96]	; (800279c <HAL_TIM_Base_MspInit+0x70>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d10e      	bne.n	800275c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	4b17      	ldr	r3, [pc, #92]	; (80027a0 <HAL_TIM_Base_MspInit+0x74>)
 8002744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002746:	4a16      	ldr	r2, [pc, #88]	; (80027a0 <HAL_TIM_Base_MspInit+0x74>)
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	6453      	str	r3, [r2, #68]	; 0x44
 800274e:	4b14      	ldr	r3, [pc, #80]	; (80027a0 <HAL_TIM_Base_MspInit+0x74>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800275a:	e01a      	b.n	8002792 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a10      	ldr	r2, [pc, #64]	; (80027a4 <HAL_TIM_Base_MspInit+0x78>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d115      	bne.n	8002792 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <HAL_TIM_Base_MspInit+0x74>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	4a0c      	ldr	r2, [pc, #48]	; (80027a0 <HAL_TIM_Base_MspInit+0x74>)
 8002770:	f043 0320 	orr.w	r3, r3, #32
 8002774:	6413      	str	r3, [r2, #64]	; 0x40
 8002776:	4b0a      	ldr	r3, [pc, #40]	; (80027a0 <HAL_TIM_Base_MspInit+0x74>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	f003 0320 	and.w	r3, r3, #32
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002782:	2200      	movs	r2, #0
 8002784:	2100      	movs	r1, #0
 8002786:	2037      	movs	r0, #55	; 0x37
 8002788:	f000 fc7c 	bl	8003084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800278c:	2037      	movs	r0, #55	; 0x37
 800278e:	f000 fc95 	bl	80030bc <HAL_NVIC_EnableIRQ>
}
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40010000 	.word	0x40010000
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40001400 	.word	0x40001400

080027a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b094      	sub	sp, #80	; 0x50
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	60da      	str	r2, [r3, #12]
 80027be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a9c      	ldr	r2, [pc, #624]	; (8002a38 <HAL_UART_MspInit+0x290>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d135      	bne.n	8002836 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80027ce:	4b9b      	ldr	r3, [pc, #620]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	4a9a      	ldr	r2, [pc, #616]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80027d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80027d8:	6413      	str	r3, [r2, #64]	; 0x40
 80027da:	4b98      	ldr	r3, [pc, #608]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80027e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	637b      	str	r3, [r7, #52]	; 0x34
 80027ea:	4b94      	ldr	r3, [pc, #592]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	4a93      	ldr	r2, [pc, #588]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6313      	str	r3, [r2, #48]	; 0x30
 80027f6:	4b91      	ldr	r3, [pc, #580]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	637b      	str	r3, [r7, #52]	; 0x34
 8002800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002802:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002806:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002808:	2302      	movs	r3, #2
 800280a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800280c:	2301      	movs	r3, #1
 800280e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002810:	2303      	movs	r3, #3
 8002812:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002814:	2308      	movs	r3, #8
 8002816:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002818:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800281c:	4619      	mov	r1, r3
 800281e:	4888      	ldr	r0, [pc, #544]	; (8002a40 <HAL_UART_MspInit+0x298>)
 8002820:	f000 ffd6 	bl	80037d0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002824:	2200      	movs	r2, #0
 8002826:	2100      	movs	r1, #0
 8002828:	2034      	movs	r0, #52	; 0x34
 800282a:	f000 fc2b 	bl	8003084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800282e:	2034      	movs	r0, #52	; 0x34
 8002830:	f000 fc44 	bl	80030bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002834:	e145      	b.n	8002ac2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==UART5)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a82      	ldr	r2, [pc, #520]	; (8002a44 <HAL_UART_MspInit+0x29c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d153      	bne.n	80028e8 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002840:	2300      	movs	r3, #0
 8002842:	633b      	str	r3, [r7, #48]	; 0x30
 8002844:	4b7d      	ldr	r3, [pc, #500]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	4a7c      	ldr	r2, [pc, #496]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800284a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800284e:	6413      	str	r3, [r2, #64]	; 0x40
 8002850:	4b7a      	ldr	r3, [pc, #488]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002858:	633b      	str	r3, [r7, #48]	; 0x30
 800285a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800285c:	2300      	movs	r3, #0
 800285e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002860:	4b76      	ldr	r3, [pc, #472]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002864:	4a75      	ldr	r2, [pc, #468]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002866:	f043 0304 	orr.w	r3, r3, #4
 800286a:	6313      	str	r3, [r2, #48]	; 0x30
 800286c:	4b73      	ldr	r3, [pc, #460]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002878:	2300      	movs	r3, #0
 800287a:	62bb      	str	r3, [r7, #40]	; 0x28
 800287c:	4b6f      	ldr	r3, [pc, #444]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002880:	4a6e      	ldr	r2, [pc, #440]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002882:	f043 0308 	orr.w	r3, r3, #8
 8002886:	6313      	str	r3, [r2, #48]	; 0x30
 8002888:	4b6c      	ldr	r3, [pc, #432]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800288a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
 8002892:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002898:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289a:	2302      	movs	r3, #2
 800289c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800289e:	2301      	movs	r3, #1
 80028a0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a2:	2303      	movs	r3, #3
 80028a4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80028a6:	2308      	movs	r3, #8
 80028a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028ae:	4619      	mov	r1, r3
 80028b0:	4863      	ldr	r0, [pc, #396]	; (8002a40 <HAL_UART_MspInit+0x298>)
 80028b2:	f000 ff8d 	bl	80037d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80028b6:	2304      	movs	r3, #4
 80028b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028be:	2301      	movs	r3, #1
 80028c0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c2:	2303      	movs	r3, #3
 80028c4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80028c6:	2308      	movs	r3, #8
 80028c8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028ca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028ce:	4619      	mov	r1, r3
 80028d0:	485d      	ldr	r0, [pc, #372]	; (8002a48 <HAL_UART_MspInit+0x2a0>)
 80028d2:	f000 ff7d 	bl	80037d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	2035      	movs	r0, #53	; 0x35
 80028dc:	f000 fbd2 	bl	8003084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80028e0:	2035      	movs	r0, #53	; 0x35
 80028e2:	f000 fbeb 	bl	80030bc <HAL_NVIC_EnableIRQ>
}
 80028e6:	e0ec      	b.n	8002ac2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==USART1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a57      	ldr	r2, [pc, #348]	; (8002a4c <HAL_UART_MspInit+0x2a4>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d12d      	bne.n	800294e <HAL_UART_MspInit+0x1a6>
    __HAL_RCC_USART1_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	627b      	str	r3, [r7, #36]	; 0x24
 80028f6:	4b51      	ldr	r3, [pc, #324]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80028f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fa:	4a50      	ldr	r2, [pc, #320]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80028fc:	f043 0310 	orr.w	r3, r3, #16
 8002900:	6453      	str	r3, [r2, #68]	; 0x44
 8002902:	4b4e      	ldr	r3, [pc, #312]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	627b      	str	r3, [r7, #36]	; 0x24
 800290c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	623b      	str	r3, [r7, #32]
 8002912:	4b4a      	ldr	r3, [pc, #296]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	4a49      	ldr	r2, [pc, #292]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6313      	str	r3, [r2, #48]	; 0x30
 800291e:	4b47      	ldr	r3, [pc, #284]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	623b      	str	r3, [r7, #32]
 8002928:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800292a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800292e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002930:	2302      	movs	r3, #2
 8002932:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002938:	2303      	movs	r3, #3
 800293a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800293c:	2307      	movs	r3, #7
 800293e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002940:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002944:	4619      	mov	r1, r3
 8002946:	4842      	ldr	r0, [pc, #264]	; (8002a50 <HAL_UART_MspInit+0x2a8>)
 8002948:	f000 ff42 	bl	80037d0 <HAL_GPIO_Init>
}
 800294c:	e0b9      	b.n	8002ac2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==USART2)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a40      	ldr	r2, [pc, #256]	; (8002a54 <HAL_UART_MspInit+0x2ac>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d134      	bne.n	80029c2 <HAL_UART_MspInit+0x21a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
 800295c:	4b37      	ldr	r3, [pc, #220]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800295e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002960:	4a36      	ldr	r2, [pc, #216]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002962:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002966:	6413      	str	r3, [r2, #64]	; 0x40
 8002968:	4b34      	ldr	r3, [pc, #208]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002970:	61fb      	str	r3, [r7, #28]
 8002972:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002974:	2300      	movs	r3, #0
 8002976:	61bb      	str	r3, [r7, #24]
 8002978:	4b30      	ldr	r3, [pc, #192]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297c:	4a2f      	ldr	r2, [pc, #188]	; (8002a3c <HAL_UART_MspInit+0x294>)
 800297e:	f043 0301 	orr.w	r3, r3, #1
 8002982:	6313      	str	r3, [r2, #48]	; 0x30
 8002984:	4b2d      	ldr	r3, [pc, #180]	; (8002a3c <HAL_UART_MspInit+0x294>)
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	61bb      	str	r3, [r7, #24]
 800298e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002990:	230c      	movs	r3, #12
 8002992:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002994:	2302      	movs	r3, #2
 8002996:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299c:	2303      	movs	r3, #3
 800299e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029a0:	2307      	movs	r3, #7
 80029a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80029a8:	4619      	mov	r1, r3
 80029aa:	4829      	ldr	r0, [pc, #164]	; (8002a50 <HAL_UART_MspInit+0x2a8>)
 80029ac:	f000 ff10 	bl	80037d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029b0:	2200      	movs	r2, #0
 80029b2:	2100      	movs	r1, #0
 80029b4:	2026      	movs	r0, #38	; 0x26
 80029b6:	f000 fb65 	bl	8003084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029ba:	2026      	movs	r0, #38	; 0x26
 80029bc:	f000 fb7e 	bl	80030bc <HAL_NVIC_EnableIRQ>
}
 80029c0:	e07f      	b.n	8002ac2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==USART3)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a24      	ldr	r2, [pc, #144]	; (8002a58 <HAL_UART_MspInit+0x2b0>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d149      	bne.n	8002a60 <HAL_UART_MspInit+0x2b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
 80029d0:	4b1a      	ldr	r3, [pc, #104]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	4a19      	ldr	r2, [pc, #100]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80029d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029da:	6413      	str	r3, [r2, #64]	; 0x40
 80029dc:	4b17      	ldr	r3, [pc, #92]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	613b      	str	r3, [r7, #16]
 80029ec:	4b13      	ldr	r3, [pc, #76]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80029ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80029f2:	f043 0302 	orr.w	r3, r3, #2
 80029f6:	6313      	str	r3, [r2, #48]	; 0x30
 80029f8:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <HAL_UART_MspInit+0x294>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a08:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a12:	2303      	movs	r3, #3
 8002a14:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a16:	2307      	movs	r3, #7
 8002a18:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a1e:	4619      	mov	r1, r3
 8002a20:	480e      	ldr	r0, [pc, #56]	; (8002a5c <HAL_UART_MspInit+0x2b4>)
 8002a22:	f000 fed5 	bl	80037d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a26:	2200      	movs	r2, #0
 8002a28:	2100      	movs	r1, #0
 8002a2a:	2027      	movs	r0, #39	; 0x27
 8002a2c:	f000 fb2a 	bl	8003084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a30:	2027      	movs	r0, #39	; 0x27
 8002a32:	f000 fb43 	bl	80030bc <HAL_NVIC_EnableIRQ>
}
 8002a36:	e044      	b.n	8002ac2 <HAL_UART_MspInit+0x31a>
 8002a38:	40004c00 	.word	0x40004c00
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020800 	.word	0x40020800
 8002a44:	40005000 	.word	0x40005000
 8002a48:	40020c00 	.word	0x40020c00
 8002a4c:	40011000 	.word	0x40011000
 8002a50:	40020000 	.word	0x40020000
 8002a54:	40004400 	.word	0x40004400
 8002a58:	40004800 	.word	0x40004800
 8002a5c:	40020400 	.word	0x40020400
  else if(huart->Instance==USART6)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a19      	ldr	r2, [pc, #100]	; (8002acc <HAL_UART_MspInit+0x324>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d12b      	bne.n	8002ac2 <HAL_UART_MspInit+0x31a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <HAL_UART_MspInit+0x328>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	4a17      	ldr	r2, [pc, #92]	; (8002ad0 <HAL_UART_MspInit+0x328>)
 8002a74:	f043 0320 	orr.w	r3, r3, #32
 8002a78:	6453      	str	r3, [r2, #68]	; 0x44
 8002a7a:	4b15      	ldr	r3, [pc, #84]	; (8002ad0 <HAL_UART_MspInit+0x328>)
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7e:	f003 0320 	and.w	r3, r3, #32
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
 8002a8a:	4b11      	ldr	r3, [pc, #68]	; (8002ad0 <HAL_UART_MspInit+0x328>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	4a10      	ldr	r2, [pc, #64]	; (8002ad0 <HAL_UART_MspInit+0x328>)
 8002a90:	f043 0304 	orr.w	r3, r3, #4
 8002a94:	6313      	str	r3, [r2, #48]	; 0x30
 8002a96:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <HAL_UART_MspInit+0x328>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	60bb      	str	r3, [r7, #8]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002aa2:	23c0      	movs	r3, #192	; 0xc0
 8002aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ab2:	2308      	movs	r3, #8
 8002ab4:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ab6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	; (8002ad4 <HAL_UART_MspInit+0x32c>)
 8002abe:	f000 fe87 	bl	80037d0 <HAL_GPIO_Init>
}
 8002ac2:	bf00      	nop
 8002ac4:	3750      	adds	r7, #80	; 0x50
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40011400 	.word	0x40011400
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020800 	.word	0x40020800

08002ad8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08c      	sub	sp, #48	; 0x30
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002ae8:	2200      	movs	r2, #0
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	2036      	movs	r0, #54	; 0x36
 8002aee:	f000 fac9 	bl	8003084 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002af2:	2036      	movs	r0, #54	; 0x36
 8002af4:	f000 fae2 	bl	80030bc <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	4b1f      	ldr	r3, [pc, #124]	; (8002b7c <HAL_InitTick+0xa4>)
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	4a1e      	ldr	r2, [pc, #120]	; (8002b7c <HAL_InitTick+0xa4>)
 8002b02:	f043 0310 	orr.w	r3, r3, #16
 8002b06:	6413      	str	r3, [r2, #64]	; 0x40
 8002b08:	4b1c      	ldr	r3, [pc, #112]	; (8002b7c <HAL_InitTick+0xa4>)
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	f003 0310 	and.w	r3, r3, #16
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b14:	f107 0210 	add.w	r2, r7, #16
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	4611      	mov	r1, r2
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f001 fc54 	bl	80043cc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002b24:	f001 fc2a 	bl	800437c <HAL_RCC_GetPCLK1Freq>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b30:	4a13      	ldr	r2, [pc, #76]	; (8002b80 <HAL_InitTick+0xa8>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	0c9b      	lsrs	r3, r3, #18
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <HAL_InitTick+0xac>)
 8002b3e:	4a12      	ldr	r2, [pc, #72]	; (8002b88 <HAL_InitTick+0xb0>)
 8002b40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002b42:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <HAL_InitTick+0xac>)
 8002b44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b48:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002b4a:	4a0e      	ldr	r2, [pc, #56]	; (8002b84 <HAL_InitTick+0xac>)
 8002b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b4e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002b50:	4b0c      	ldr	r3, [pc, #48]	; (8002b84 <HAL_InitTick+0xac>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b56:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <HAL_InitTick+0xac>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002b5c:	4809      	ldr	r0, [pc, #36]	; (8002b84 <HAL_InitTick+0xac>)
 8002b5e:	f002 fe77 	bl	8005850 <HAL_TIM_Base_Init>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d104      	bne.n	8002b72 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002b68:	4806      	ldr	r0, [pc, #24]	; (8002b84 <HAL_InitTick+0xac>)
 8002b6a:	f002 fec1 	bl	80058f0 <HAL_TIM_Base_Start_IT>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	e000      	b.n	8002b74 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3730      	adds	r7, #48	; 0x30
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	431bde83 	.word	0x431bde83
 8002b84:	2000055c 	.word	0x2000055c
 8002b88:	40001000 	.word	0x40001000

08002b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <NMI_Handler+0x4>

08002b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b96:	e7fe      	b.n	8002b96 <HardFault_Handler+0x4>

08002b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b9c:	e7fe      	b.n	8002b9c <MemManage_Handler+0x4>

08002b9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ba2:	e7fe      	b.n	8002ba2 <BusFault_Handler+0x4>

08002ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ba8:	e7fe      	b.n	8002ba8 <UsageFault_Handler+0x4>

08002baa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002baa:	b480      	push	{r7}
 8002bac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bbc:	bf00      	nop
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
	...

08002be4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002be8:	4802      	ldr	r0, [pc, #8]	; (8002bf4 <SPI1_IRQHandler+0x10>)
 8002bea:	f002 fbe3 	bl	80053b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20000330 	.word	0x20000330

08002bf8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002bfc:	4802      	ldr	r0, [pc, #8]	; (8002c08 <USART1_IRQHandler+0x10>)
 8002bfe:	f003 fc85 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	200001bc 	.word	0x200001bc

08002c0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c10:	4802      	ldr	r0, [pc, #8]	; (8002c1c <USART2_IRQHandler+0x10>)
 8002c12:	f003 fc7b 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	2000038c 	.word	0x2000038c

08002c20 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c24:	4802      	ldr	r0, [pc, #8]	; (8002c30 <USART3_IRQHandler+0x10>)
 8002c26:	f003 fc71 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	200000e4 	.word	0x200000e4

08002c34 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002c38:	4802      	ldr	r0, [pc, #8]	; (8002c44 <UART4_IRQHandler+0x10>)
 8002c3a:	f003 fc67 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200002e8 	.word	0x200002e8

08002c48 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002c4c:	4802      	ldr	r0, [pc, #8]	; (8002c58 <UART5_IRQHandler+0x10>)
 8002c4e:	f003 fc5d 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20000174 	.word	0x20000174

08002c5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002c60:	4802      	ldr	r0, [pc, #8]	; (8002c6c <TIM6_DAC_IRQHandler+0x10>)
 8002c62:	f002 feb5 	bl	80059d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	2000055c 	.word	0x2000055c

08002c70 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <TIM7_IRQHandler+0x10>)
 8002c76:	f002 feab 	bl	80059d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000480 	.word	0x20000480

08002c84 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002c88:	4802      	ldr	r0, [pc, #8]	; (8002c94 <DMA2_Stream0_IRQHandler+0x10>)
 8002c8a:	f000 fb65 	bl	8003358 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200003d0 	.word	0x200003d0

08002c98 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002c9c:	4802      	ldr	r0, [pc, #8]	; (8002ca8 <DMA2_Stream3_IRQHandler+0x10>)
 8002c9e:	f000 fb5b 	bl	8003358 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	200004cc 	.word	0x200004cc

08002cac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002cb0:	4802      	ldr	r0, [pc, #8]	; (8002cbc <USART6_IRQHandler+0x10>)
 8002cb2:	f003 fc2b 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	2000027c 	.word	0x2000027c

08002cc0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	e00a      	b.n	8002ce8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cd2:	f3af 8000 	nop.w
 8002cd6:	4601      	mov	r1, r0
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	60ba      	str	r2, [r7, #8]
 8002cde:	b2ca      	uxtb	r2, r1
 8002ce0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	dbf0      	blt.n	8002cd2 <_read+0x12>
	}

return len;
 8002cf0:	687b      	ldr	r3, [r7, #4]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <_close>:
	}
	return len;
}

int _close(int file)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
	return -1;
 8002d02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d22:	605a      	str	r2, [r3, #4]
	return 0;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <_isatty>:

int _isatty(int file)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
	return 1;
 8002d3a:	2301      	movs	r3, #1
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
	return 0;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
	...

08002d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d6c:	4a14      	ldr	r2, [pc, #80]	; (8002dc0 <_sbrk+0x5c>)
 8002d6e:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <_sbrk+0x60>)
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d78:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <_sbrk+0x64>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d80:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <_sbrk+0x64>)
 8002d82:	4a12      	ldr	r2, [pc, #72]	; (8002dcc <_sbrk+0x68>)
 8002d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d86:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <_sbrk+0x64>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d207      	bcs.n	8002da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d94:	f004 f912 	bl	8006fbc <__errno>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	220c      	movs	r2, #12
 8002d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002da2:	e009      	b.n	8002db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002da4:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <_sbrk+0x64>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002daa:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <_sbrk+0x64>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4413      	add	r3, r2
 8002db2:	4a05      	ldr	r2, [pc, #20]	; (8002dc8 <_sbrk+0x64>)
 8002db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002db6:	68fb      	ldr	r3, [r7, #12]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3718      	adds	r7, #24
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20020000 	.word	0x20020000
 8002dc4:	00000400 	.word	0x00000400
 8002dc8:	200000d4 	.word	0x200000d4
 8002dcc:	200005b8 	.word	0x200005b8

08002dd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <SystemInit+0x20>)
 8002dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dda:	4a05      	ldr	r2, [pc, #20]	; (8002df0 <SystemInit+0x20>)
 8002ddc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002de0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	e000ed00 	.word	0xe000ed00

08002df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002df4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002df8:	480d      	ldr	r0, [pc, #52]	; (8002e30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002dfa:	490e      	ldr	r1, [pc, #56]	; (8002e34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002dfc:	4a0e      	ldr	r2, [pc, #56]	; (8002e38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e00:	e002      	b.n	8002e08 <LoopCopyDataInit>

08002e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e06:	3304      	adds	r3, #4

08002e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e0c:	d3f9      	bcc.n	8002e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e0e:	4a0b      	ldr	r2, [pc, #44]	; (8002e3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e10:	4c0b      	ldr	r4, [pc, #44]	; (8002e40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e14:	e001      	b.n	8002e1a <LoopFillZerobss>

08002e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e18:	3204      	adds	r2, #4

08002e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e1c:	d3fb      	bcc.n	8002e16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e1e:	f7ff ffd7 	bl	8002dd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e22:	f004 f8d1 	bl	8006fc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e26:	f7fe fd7b 	bl	8001920 <main>
  bx  lr    
 8002e2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e34:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8002e38:	08008630 	.word	0x08008630
  ldr r2, =_sbss
 8002e3c:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002e40:	200005b8 	.word	0x200005b8

08002e44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e44:	e7fe      	b.n	8002e44 <ADC_IRQHandler>
	...

08002e48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e4c:	4b0e      	ldr	r3, [pc, #56]	; (8002e88 <HAL_Init+0x40>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a0d      	ldr	r2, [pc, #52]	; (8002e88 <HAL_Init+0x40>)
 8002e52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e58:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <HAL_Init+0x40>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a0a      	ldr	r2, [pc, #40]	; (8002e88 <HAL_Init+0x40>)
 8002e5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e64:	4b08      	ldr	r3, [pc, #32]	; (8002e88 <HAL_Init+0x40>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a07      	ldr	r2, [pc, #28]	; (8002e88 <HAL_Init+0x40>)
 8002e6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e70:	2003      	movs	r0, #3
 8002e72:	f000 f8fc 	bl	800306e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e76:	2000      	movs	r0, #0
 8002e78:	f7ff fe2e 	bl	8002ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e7c:	f7ff fb62 	bl	8002544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40023c00 	.word	0x40023c00

08002e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e90:	4b06      	ldr	r3, [pc, #24]	; (8002eac <HAL_IncTick+0x20>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	461a      	mov	r2, r3
 8002e96:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <HAL_IncTick+0x24>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <HAL_IncTick+0x24>)
 8002e9e:	6013      	str	r3, [r2, #0]
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	20000038 	.word	0x20000038
 8002eb0:	200005a4 	.word	0x200005a4

08002eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8002eb8:	4b03      	ldr	r3, [pc, #12]	; (8002ec8 <HAL_GetTick+0x14>)
 8002eba:	681b      	ldr	r3, [r3, #0]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	200005a4 	.word	0x200005a4

08002ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed4:	f7ff ffee 	bl	8002eb4 <HAL_GetTick>
 8002ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee4:	d005      	beq.n	8002ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <HAL_Delay+0x44>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4413      	add	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ef2:	bf00      	nop
 8002ef4:	f7ff ffde 	bl	8002eb4 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d8f7      	bhi.n	8002ef4 <HAL_Delay+0x28>
  {
  }
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000038 	.word	0x20000038

08002f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <__NVIC_SetPriorityGrouping+0x44>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f30:	4013      	ands	r3, r2
 8002f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f46:	4a04      	ldr	r2, [pc, #16]	; (8002f58 <__NVIC_SetPriorityGrouping+0x44>)
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	60d3      	str	r3, [r2, #12]
}
 8002f4c:	bf00      	nop
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	e000ed00 	.word	0xe000ed00

08002f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f60:	4b04      	ldr	r3, [pc, #16]	; (8002f74 <__NVIC_GetPriorityGrouping+0x18>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	0a1b      	lsrs	r3, r3, #8
 8002f66:	f003 0307 	and.w	r3, r3, #7
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	db0b      	blt.n	8002fa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	f003 021f 	and.w	r2, r3, #31
 8002f90:	4907      	ldr	r1, [pc, #28]	; (8002fb0 <__NVIC_EnableIRQ+0x38>)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	095b      	lsrs	r3, r3, #5
 8002f98:	2001      	movs	r0, #1
 8002f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	e000e100 	.word	0xe000e100

08002fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	6039      	str	r1, [r7, #0]
 8002fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	db0a      	blt.n	8002fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	490c      	ldr	r1, [pc, #48]	; (8003000 <__NVIC_SetPriority+0x4c>)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	0112      	lsls	r2, r2, #4
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fdc:	e00a      	b.n	8002ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	4908      	ldr	r1, [pc, #32]	; (8003004 <__NVIC_SetPriority+0x50>)
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	3b04      	subs	r3, #4
 8002fec:	0112      	lsls	r2, r2, #4
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	761a      	strb	r2, [r3, #24]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000e100 	.word	0xe000e100
 8003004:	e000ed00 	.word	0xe000ed00

08003008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003008:	b480      	push	{r7}
 800300a:	b089      	sub	sp, #36	; 0x24
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f1c3 0307 	rsb	r3, r3, #7
 8003022:	2b04      	cmp	r3, #4
 8003024:	bf28      	it	cs
 8003026:	2304      	movcs	r3, #4
 8003028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	3304      	adds	r3, #4
 800302e:	2b06      	cmp	r3, #6
 8003030:	d902      	bls.n	8003038 <NVIC_EncodePriority+0x30>
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	3b03      	subs	r3, #3
 8003036:	e000      	b.n	800303a <NVIC_EncodePriority+0x32>
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	f04f 32ff 	mov.w	r2, #4294967295
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	43da      	mvns	r2, r3
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	401a      	ands	r2, r3
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003050:	f04f 31ff 	mov.w	r1, #4294967295
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	fa01 f303 	lsl.w	r3, r1, r3
 800305a:	43d9      	mvns	r1, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003060:	4313      	orrs	r3, r2
         );
}
 8003062:	4618      	mov	r0, r3
 8003064:	3724      	adds	r7, #36	; 0x24
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b082      	sub	sp, #8
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7ff ff4c 	bl	8002f14 <__NVIC_SetPriorityGrouping>
}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003092:	2300      	movs	r3, #0
 8003094:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003096:	f7ff ff61 	bl	8002f5c <__NVIC_GetPriorityGrouping>
 800309a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	68b9      	ldr	r1, [r7, #8]
 80030a0:	6978      	ldr	r0, [r7, #20]
 80030a2:	f7ff ffb1 	bl	8003008 <NVIC_EncodePriority>
 80030a6:	4602      	mov	r2, r0
 80030a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff ff80 	bl	8002fb4 <__NVIC_SetPriority>
}
 80030b4:	bf00      	nop
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff ff54 	bl	8002f78 <__NVIC_EnableIRQ>
}
 80030d0:	bf00      	nop
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030e4:	f7ff fee6 	bl	8002eb4 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e099      	b.n	8003228 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2202      	movs	r2, #2
 8003100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0201 	bic.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003114:	e00f      	b.n	8003136 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003116:	f7ff fecd 	bl	8002eb4 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b05      	cmp	r3, #5
 8003122:	d908      	bls.n	8003136 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2220      	movs	r2, #32
 8003128:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2203      	movs	r2, #3
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e078      	b.n	8003228 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e8      	bne.n	8003116 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	4b38      	ldr	r3, [pc, #224]	; (8003230 <HAL_DMA_Init+0x158>)
 8003150:	4013      	ands	r3, r2
 8003152:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003162:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800316e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	4313      	orrs	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318c:	2b04      	cmp	r3, #4
 800318e:	d107      	bne.n	80031a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003198:	4313      	orrs	r3, r2
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f023 0307 	bic.w	r3, r3, #7
 80031b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4313      	orrs	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d117      	bne.n	80031fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00e      	beq.n	80031fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fa7b 	bl	80036d8 <DMA_CheckFifoParam>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d008      	beq.n	80031fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2240      	movs	r2, #64	; 0x40
 80031ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80031f6:	2301      	movs	r3, #1
 80031f8:	e016      	b.n	8003228 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 fa32 	bl	800366c <DMA_CalcBaseAndBitshift>
 8003208:	4603      	mov	r3, r0
 800320a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003210:	223f      	movs	r2, #63	; 0x3f
 8003212:	409a      	lsls	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3718      	adds	r7, #24
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	f010803f 	.word	0xf010803f

08003234 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003240:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003242:	f7ff fe37 	bl	8002eb4 <HAL_GetTick>
 8003246:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d008      	beq.n	8003266 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2280      	movs	r2, #128	; 0x80
 8003258:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e052      	b.n	800330c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0216 	bic.w	r2, r2, #22
 8003274:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695a      	ldr	r2, [r3, #20]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003284:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	2b00      	cmp	r3, #0
 800328c:	d103      	bne.n	8003296 <HAL_DMA_Abort+0x62>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0208 	bic.w	r2, r2, #8
 80032a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0201 	bic.w	r2, r2, #1
 80032b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032b6:	e013      	b.n	80032e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032b8:	f7ff fdfc 	bl	8002eb4 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d90c      	bls.n	80032e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2203      	movs	r2, #3
 80032d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e015      	b.n	800330c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1e4      	bne.n	80032b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f2:	223f      	movs	r2, #63	; 0x3f
 80032f4:	409a      	lsls	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d004      	beq.n	8003332 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2280      	movs	r2, #128	; 0x80
 800332c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e00c      	b.n	800334c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2205      	movs	r2, #5
 8003336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0201 	bic.w	r2, r2, #1
 8003348:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003364:	4b92      	ldr	r3, [pc, #584]	; (80035b0 <HAL_DMA_IRQHandler+0x258>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a92      	ldr	r2, [pc, #584]	; (80035b4 <HAL_DMA_IRQHandler+0x25c>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	0a9b      	lsrs	r3, r3, #10
 8003370:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003376:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003382:	2208      	movs	r2, #8
 8003384:	409a      	lsls	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	4013      	ands	r3, r2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d01a      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d013      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 0204 	bic.w	r2, r2, #4
 80033aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b0:	2208      	movs	r2, #8
 80033b2:	409a      	lsls	r2, r3
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033bc:	f043 0201 	orr.w	r2, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c8:	2201      	movs	r2, #1
 80033ca:	409a      	lsls	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d012      	beq.n	80033fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00b      	beq.n	80033fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e6:	2201      	movs	r2, #1
 80033e8:	409a      	lsls	r2, r3
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f2:	f043 0202 	orr.w	r2, r3, #2
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fe:	2204      	movs	r2, #4
 8003400:	409a      	lsls	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4013      	ands	r3, r2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d012      	beq.n	8003430 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00b      	beq.n	8003430 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341c:	2204      	movs	r2, #4
 800341e:	409a      	lsls	r2, r3
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003428:	f043 0204 	orr.w	r2, r3, #4
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003434:	2210      	movs	r2, #16
 8003436:	409a      	lsls	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4013      	ands	r3, r2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d043      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d03c      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003452:	2210      	movs	r2, #16
 8003454:	409a      	lsls	r2, r3
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d018      	beq.n	800349a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d108      	bne.n	8003488 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d024      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	4798      	blx	r3
 8003486:	e01f      	b.n	80034c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800348c:	2b00      	cmp	r3, #0
 800348e:	d01b      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	4798      	blx	r3
 8003498:	e016      	b.n	80034c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d107      	bne.n	80034b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0208 	bic.w	r2, r2, #8
 80034b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d003      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034cc:	2220      	movs	r2, #32
 80034ce:	409a      	lsls	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4013      	ands	r3, r2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 808e 	beq.w	80035f6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 8086 	beq.w	80035f6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ee:	2220      	movs	r2, #32
 80034f0:	409a      	lsls	r2, r3
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b05      	cmp	r3, #5
 8003500:	d136      	bne.n	8003570 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0216 	bic.w	r2, r2, #22
 8003510:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695a      	ldr	r2, [r3, #20]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003520:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	2b00      	cmp	r3, #0
 8003528:	d103      	bne.n	8003532 <HAL_DMA_IRQHandler+0x1da>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800352e:	2b00      	cmp	r3, #0
 8003530:	d007      	beq.n	8003542 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 0208 	bic.w	r2, r2, #8
 8003540:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003546:	223f      	movs	r2, #63	; 0x3f
 8003548:	409a      	lsls	r2, r3
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003562:	2b00      	cmp	r3, #0
 8003564:	d07d      	beq.n	8003662 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	4798      	blx	r3
        }
        return;
 800356e:	e078      	b.n	8003662 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d01c      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d108      	bne.n	800359e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	2b00      	cmp	r3, #0
 8003592:	d030      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	4798      	blx	r3
 800359c:	e02b      	b.n	80035f6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d027      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4798      	blx	r3
 80035ae:	e022      	b.n	80035f6 <HAL_DMA_IRQHandler+0x29e>
 80035b0:	20000030 	.word	0x20000030
 80035b4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10f      	bne.n	80035e6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0210 	bic.w	r2, r2, #16
 80035d4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d032      	beq.n	8003664 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d022      	beq.n	8003650 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2205      	movs	r2, #5
 800360e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 0201 	bic.w	r2, r2, #1
 8003620:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	3301      	adds	r3, #1
 8003626:	60bb      	str	r3, [r7, #8]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	429a      	cmp	r2, r3
 800362c:	d307      	bcc.n	800363e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1f2      	bne.n	8003622 <HAL_DMA_IRQHandler+0x2ca>
 800363c:	e000      	b.n	8003640 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800363e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	4798      	blx	r3
 8003660:	e000      	b.n	8003664 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003662:	bf00      	nop
    }
  }
}
 8003664:	3718      	adds	r7, #24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop

0800366c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	b2db      	uxtb	r3, r3
 800367a:	3b10      	subs	r3, #16
 800367c:	4a14      	ldr	r2, [pc, #80]	; (80036d0 <DMA_CalcBaseAndBitshift+0x64>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	091b      	lsrs	r3, r3, #4
 8003684:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003686:	4a13      	ldr	r2, [pc, #76]	; (80036d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4413      	add	r3, r2
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2b03      	cmp	r3, #3
 8003698:	d909      	bls.n	80036ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036a2:	f023 0303 	bic.w	r3, r3, #3
 80036a6:	1d1a      	adds	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	659a      	str	r2, [r3, #88]	; 0x58
 80036ac:	e007      	b.n	80036be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036b6:	f023 0303 	bic.w	r3, r3, #3
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	aaaaaaab 	.word	0xaaaaaaab
 80036d4:	08008580 	.word	0x08008580

080036d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d11f      	bne.n	8003732 <DMA_CheckFifoParam+0x5a>
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d856      	bhi.n	80037a6 <DMA_CheckFifoParam+0xce>
 80036f8:	a201      	add	r2, pc, #4	; (adr r2, 8003700 <DMA_CheckFifoParam+0x28>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	08003711 	.word	0x08003711
 8003704:	08003723 	.word	0x08003723
 8003708:	08003711 	.word	0x08003711
 800370c:	080037a7 	.word	0x080037a7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d046      	beq.n	80037aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003720:	e043      	b.n	80037aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003726:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800372a:	d140      	bne.n	80037ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003730:	e03d      	b.n	80037ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800373a:	d121      	bne.n	8003780 <DMA_CheckFifoParam+0xa8>
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b03      	cmp	r3, #3
 8003740:	d837      	bhi.n	80037b2 <DMA_CheckFifoParam+0xda>
 8003742:	a201      	add	r2, pc, #4	; (adr r2, 8003748 <DMA_CheckFifoParam+0x70>)
 8003744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003748:	08003759 	.word	0x08003759
 800374c:	0800375f 	.word	0x0800375f
 8003750:	08003759 	.word	0x08003759
 8003754:	08003771 	.word	0x08003771
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
      break;
 800375c:	e030      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003762:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d025      	beq.n	80037b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800376e:	e022      	b.n	80037b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003774:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003778:	d11f      	bne.n	80037ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800377e:	e01c      	b.n	80037ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d903      	bls.n	800378e <DMA_CheckFifoParam+0xb6>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d003      	beq.n	8003794 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800378c:	e018      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	73fb      	strb	r3, [r7, #15]
      break;
 8003792:	e015      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00e      	beq.n	80037be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
      break;
 80037a4:	e00b      	b.n	80037be <DMA_CheckFifoParam+0xe6>
      break;
 80037a6:	bf00      	nop
 80037a8:	e00a      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037aa:	bf00      	nop
 80037ac:	e008      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037ae:	bf00      	nop
 80037b0:	e006      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037b2:	bf00      	nop
 80037b4:	e004      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037b6:	bf00      	nop
 80037b8:	e002      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80037ba:	bf00      	nop
 80037bc:	e000      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037be:	bf00      	nop
    }
  } 
  
  return status; 
 80037c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop

080037d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b089      	sub	sp, #36	; 0x24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037de:	2300      	movs	r3, #0
 80037e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037e6:	2300      	movs	r3, #0
 80037e8:	61fb      	str	r3, [r7, #28]
 80037ea:	e16b      	b.n	8003ac4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037ec:	2201      	movs	r2, #1
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	429a      	cmp	r2, r3
 8003806:	f040 815a 	bne.w	8003abe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	2b01      	cmp	r3, #1
 8003814:	d005      	beq.n	8003822 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800381e:	2b02      	cmp	r3, #2
 8003820:	d130      	bne.n	8003884 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	2203      	movs	r2, #3
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	43db      	mvns	r3, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4013      	ands	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68da      	ldr	r2, [r3, #12]
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4313      	orrs	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003858:	2201      	movs	r2, #1
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	091b      	lsrs	r3, r3, #4
 800386e:	f003 0201 	and.w	r2, r3, #1
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	4313      	orrs	r3, r2
 800387c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	2b03      	cmp	r3, #3
 800388e:	d017      	beq.n	80038c0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	2203      	movs	r2, #3
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	43db      	mvns	r3, r3
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	4013      	ands	r3, r2
 80038a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d123      	bne.n	8003914 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	08da      	lsrs	r2, r3, #3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3208      	adds	r2, #8
 80038d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	220f      	movs	r2, #15
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4313      	orrs	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	08da      	lsrs	r2, r3, #3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3208      	adds	r2, #8
 800390e:	69b9      	ldr	r1, [r7, #24]
 8003910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	2203      	movs	r2, #3
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	43db      	mvns	r3, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f003 0203 	and.w	r2, r3, #3
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4313      	orrs	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 80b4 	beq.w	8003abe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	4b60      	ldr	r3, [pc, #384]	; (8003adc <HAL_GPIO_Init+0x30c>)
 800395c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800395e:	4a5f      	ldr	r2, [pc, #380]	; (8003adc <HAL_GPIO_Init+0x30c>)
 8003960:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003964:	6453      	str	r3, [r2, #68]	; 0x44
 8003966:	4b5d      	ldr	r3, [pc, #372]	; (8003adc <HAL_GPIO_Init+0x30c>)
 8003968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003972:	4a5b      	ldr	r2, [pc, #364]	; (8003ae0 <HAL_GPIO_Init+0x310>)
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	089b      	lsrs	r3, r3, #2
 8003978:	3302      	adds	r3, #2
 800397a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	220f      	movs	r2, #15
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	43db      	mvns	r3, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4013      	ands	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a52      	ldr	r2, [pc, #328]	; (8003ae4 <HAL_GPIO_Init+0x314>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d02b      	beq.n	80039f6 <HAL_GPIO_Init+0x226>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a51      	ldr	r2, [pc, #324]	; (8003ae8 <HAL_GPIO_Init+0x318>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d025      	beq.n	80039f2 <HAL_GPIO_Init+0x222>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a50      	ldr	r2, [pc, #320]	; (8003aec <HAL_GPIO_Init+0x31c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d01f      	beq.n	80039ee <HAL_GPIO_Init+0x21e>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a4f      	ldr	r2, [pc, #316]	; (8003af0 <HAL_GPIO_Init+0x320>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d019      	beq.n	80039ea <HAL_GPIO_Init+0x21a>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a4e      	ldr	r2, [pc, #312]	; (8003af4 <HAL_GPIO_Init+0x324>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d013      	beq.n	80039e6 <HAL_GPIO_Init+0x216>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a4d      	ldr	r2, [pc, #308]	; (8003af8 <HAL_GPIO_Init+0x328>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d00d      	beq.n	80039e2 <HAL_GPIO_Init+0x212>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a4c      	ldr	r2, [pc, #304]	; (8003afc <HAL_GPIO_Init+0x32c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d007      	beq.n	80039de <HAL_GPIO_Init+0x20e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a4b      	ldr	r2, [pc, #300]	; (8003b00 <HAL_GPIO_Init+0x330>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d101      	bne.n	80039da <HAL_GPIO_Init+0x20a>
 80039d6:	2307      	movs	r3, #7
 80039d8:	e00e      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039da:	2308      	movs	r3, #8
 80039dc:	e00c      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039de:	2306      	movs	r3, #6
 80039e0:	e00a      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039e2:	2305      	movs	r3, #5
 80039e4:	e008      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039e6:	2304      	movs	r3, #4
 80039e8:	e006      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039ea:	2303      	movs	r3, #3
 80039ec:	e004      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039ee:	2302      	movs	r3, #2
 80039f0:	e002      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039f2:	2301      	movs	r3, #1
 80039f4:	e000      	b.n	80039f8 <HAL_GPIO_Init+0x228>
 80039f6:	2300      	movs	r3, #0
 80039f8:	69fa      	ldr	r2, [r7, #28]
 80039fa:	f002 0203 	and.w	r2, r2, #3
 80039fe:	0092      	lsls	r2, r2, #2
 8003a00:	4093      	lsls	r3, r2
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a08:	4935      	ldr	r1, [pc, #212]	; (8003ae0 <HAL_GPIO_Init+0x310>)
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	3302      	adds	r3, #2
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a16:	4b3b      	ldr	r3, [pc, #236]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4013      	ands	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a3a:	4a32      	ldr	r2, [pc, #200]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a40:	4b30      	ldr	r3, [pc, #192]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a64:	4a27      	ldr	r2, [pc, #156]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a6a:	4b26      	ldr	r3, [pc, #152]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a8e:	4a1d      	ldr	r2, [pc, #116]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a94:	4b1b      	ldr	r3, [pc, #108]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	69ba      	ldr	r2, [r7, #24]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ab8:	4a12      	ldr	r2, [pc, #72]	; (8003b04 <HAL_GPIO_Init+0x334>)
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	2b0f      	cmp	r3, #15
 8003ac8:	f67f ae90 	bls.w	80037ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003acc:	bf00      	nop
 8003ace:	bf00      	nop
 8003ad0:	3724      	adds	r7, #36	; 0x24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	40013800 	.word	0x40013800
 8003ae4:	40020000 	.word	0x40020000
 8003ae8:	40020400 	.word	0x40020400
 8003aec:	40020800 	.word	0x40020800
 8003af0:	40020c00 	.word	0x40020c00
 8003af4:	40021000 	.word	0x40021000
 8003af8:	40021400 	.word	0x40021400
 8003afc:	40021800 	.word	0x40021800
 8003b00:	40021c00 	.word	0x40021c00
 8003b04:	40013c00 	.word	0x40013c00

08003b08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	460b      	mov	r3, r1
 8003b12:	807b      	strh	r3, [r7, #2]
 8003b14:	4613      	mov	r3, r2
 8003b16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b18:	787b      	ldrb	r3, [r7, #1]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b1e:	887a      	ldrh	r2, [r7, #2]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b24:	e003      	b.n	8003b2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b26:	887b      	ldrh	r3, [r7, #2]
 8003b28:	041a      	lsls	r2, r3, #16
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	619a      	str	r2, [r3, #24]
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
	...

08003b3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e264      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d075      	beq.n	8003c46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b5a:	4ba3      	ldr	r3, [pc, #652]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 030c 	and.w	r3, r3, #12
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	d00c      	beq.n	8003b80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b66:	4ba0      	ldr	r3, [pc, #640]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d112      	bne.n	8003b98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b72:	4b9d      	ldr	r3, [pc, #628]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b7e:	d10b      	bne.n	8003b98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b80:	4b99      	ldr	r3, [pc, #612]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d05b      	beq.n	8003c44 <HAL_RCC_OscConfig+0x108>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d157      	bne.n	8003c44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e23f      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba0:	d106      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x74>
 8003ba2:	4b91      	ldr	r3, [pc, #580]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a90      	ldr	r2, [pc, #576]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	e01d      	b.n	8003bec <HAL_RCC_OscConfig+0xb0>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bb8:	d10c      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x98>
 8003bba:	4b8b      	ldr	r3, [pc, #556]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a8a      	ldr	r2, [pc, #552]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003bc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	4b88      	ldr	r3, [pc, #544]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a87      	ldr	r2, [pc, #540]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	e00b      	b.n	8003bec <HAL_RCC_OscConfig+0xb0>
 8003bd4:	4b84      	ldr	r3, [pc, #528]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a83      	ldr	r2, [pc, #524]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003bda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bde:	6013      	str	r3, [r2, #0]
 8003be0:	4b81      	ldr	r3, [pc, #516]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a80      	ldr	r2, [pc, #512]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003be6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d013      	beq.n	8003c1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf4:	f7ff f95e 	bl	8002eb4 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bfc:	f7ff f95a 	bl	8002eb4 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b64      	cmp	r3, #100	; 0x64
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e204      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0e:	4b76      	ldr	r3, [pc, #472]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d0f0      	beq.n	8003bfc <HAL_RCC_OscConfig+0xc0>
 8003c1a:	e014      	b.n	8003c46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1c:	f7ff f94a 	bl	8002eb4 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c24:	f7ff f946 	bl	8002eb4 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b64      	cmp	r3, #100	; 0x64
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e1f0      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c36:	4b6c      	ldr	r3, [pc, #432]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1f0      	bne.n	8003c24 <HAL_RCC_OscConfig+0xe8>
 8003c42:	e000      	b.n	8003c46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d063      	beq.n	8003d1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c52:	4b65      	ldr	r3, [pc, #404]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 030c 	and.w	r3, r3, #12
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00b      	beq.n	8003c76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c5e:	4b62      	ldr	r3, [pc, #392]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d11c      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c6a:	4b5f      	ldr	r3, [pc, #380]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d116      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c76:	4b5c      	ldr	r3, [pc, #368]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d005      	beq.n	8003c8e <HAL_RCC_OscConfig+0x152>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d001      	beq.n	8003c8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e1c4      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c8e:	4b56      	ldr	r3, [pc, #344]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4952      	ldr	r1, [pc, #328]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ca2:	e03a      	b.n	8003d1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d020      	beq.n	8003cee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cac:	4b4f      	ldr	r3, [pc, #316]	; (8003dec <HAL_RCC_OscConfig+0x2b0>)
 8003cae:	2201      	movs	r2, #1
 8003cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb2:	f7ff f8ff 	bl	8002eb4 <HAL_GetTick>
 8003cb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cba:	f7ff f8fb 	bl	8002eb4 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e1a5      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ccc:	4b46      	ldr	r3, [pc, #280]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0f0      	beq.n	8003cba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd8:	4b43      	ldr	r3, [pc, #268]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	4940      	ldr	r1, [pc, #256]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	600b      	str	r3, [r1, #0]
 8003cec:	e015      	b.n	8003d1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cee:	4b3f      	ldr	r3, [pc, #252]	; (8003dec <HAL_RCC_OscConfig+0x2b0>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf4:	f7ff f8de 	bl	8002eb4 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cfc:	f7ff f8da 	bl	8002eb4 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e184      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d0e:	4b36      	ldr	r3, [pc, #216]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d030      	beq.n	8003d88 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d016      	beq.n	8003d5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d2e:	4b30      	ldr	r3, [pc, #192]	; (8003df0 <HAL_RCC_OscConfig+0x2b4>)
 8003d30:	2201      	movs	r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d34:	f7ff f8be 	bl	8002eb4 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d3c:	f7ff f8ba 	bl	8002eb4 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e164      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d4e:	4b26      	ldr	r3, [pc, #152]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0f0      	beq.n	8003d3c <HAL_RCC_OscConfig+0x200>
 8003d5a:	e015      	b.n	8003d88 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d5c:	4b24      	ldr	r3, [pc, #144]	; (8003df0 <HAL_RCC_OscConfig+0x2b4>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d62:	f7ff f8a7 	bl	8002eb4 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d6a:	f7ff f8a3 	bl	8002eb4 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e14d      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d7c:	4b1a      	ldr	r3, [pc, #104]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1f0      	bne.n	8003d6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80a0 	beq.w	8003ed6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d96:	2300      	movs	r3, #0
 8003d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d9a:	4b13      	ldr	r3, [pc, #76]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da6:	2300      	movs	r3, #0
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	4b0f      	ldr	r3, [pc, #60]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	4a0e      	ldr	r2, [pc, #56]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003db4:	6413      	str	r3, [r2, #64]	; 0x40
 8003db6:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <HAL_RCC_OscConfig+0x2ac>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	60bb      	str	r3, [r7, #8]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <HAL_RCC_OscConfig+0x2b8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d121      	bne.n	8003e16 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dd2:	4b08      	ldr	r3, [pc, #32]	; (8003df4 <HAL_RCC_OscConfig+0x2b8>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a07      	ldr	r2, [pc, #28]	; (8003df4 <HAL_RCC_OscConfig+0x2b8>)
 8003dd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dde:	f7ff f869 	bl	8002eb4 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de4:	e011      	b.n	8003e0a <HAL_RCC_OscConfig+0x2ce>
 8003de6:	bf00      	nop
 8003de8:	40023800 	.word	0x40023800
 8003dec:	42470000 	.word	0x42470000
 8003df0:	42470e80 	.word	0x42470e80
 8003df4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003df8:	f7ff f85c 	bl	8002eb4 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e106      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e0a:	4b85      	ldr	r3, [pc, #532]	; (8004020 <HAL_RCC_OscConfig+0x4e4>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0f0      	beq.n	8003df8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d106      	bne.n	8003e2c <HAL_RCC_OscConfig+0x2f0>
 8003e1e:	4b81      	ldr	r3, [pc, #516]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e22:	4a80      	ldr	r2, [pc, #512]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e24:	f043 0301 	orr.w	r3, r3, #1
 8003e28:	6713      	str	r3, [r2, #112]	; 0x70
 8003e2a:	e01c      	b.n	8003e66 <HAL_RCC_OscConfig+0x32a>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b05      	cmp	r3, #5
 8003e32:	d10c      	bne.n	8003e4e <HAL_RCC_OscConfig+0x312>
 8003e34:	4b7b      	ldr	r3, [pc, #492]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e38:	4a7a      	ldr	r2, [pc, #488]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e3a:	f043 0304 	orr.w	r3, r3, #4
 8003e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e40:	4b78      	ldr	r3, [pc, #480]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e44:	4a77      	ldr	r2, [pc, #476]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e4c:	e00b      	b.n	8003e66 <HAL_RCC_OscConfig+0x32a>
 8003e4e:	4b75      	ldr	r3, [pc, #468]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e52:	4a74      	ldr	r2, [pc, #464]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e54:	f023 0301 	bic.w	r3, r3, #1
 8003e58:	6713      	str	r3, [r2, #112]	; 0x70
 8003e5a:	4b72      	ldr	r3, [pc, #456]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5e:	4a71      	ldr	r2, [pc, #452]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e60:	f023 0304 	bic.w	r3, r3, #4
 8003e64:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d015      	beq.n	8003e9a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6e:	f7ff f821 	bl	8002eb4 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e74:	e00a      	b.n	8003e8c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e76:	f7ff f81d 	bl	8002eb4 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d901      	bls.n	8003e8c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e0c5      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8c:	4b65      	ldr	r3, [pc, #404]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0ee      	beq.n	8003e76 <HAL_RCC_OscConfig+0x33a>
 8003e98:	e014      	b.n	8003ec4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e9a:	f7ff f80b 	bl	8002eb4 <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea0:	e00a      	b.n	8003eb8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ea2:	f7ff f807 	bl	8002eb4 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e0af      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb8:	4b5a      	ldr	r3, [pc, #360]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1ee      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ec4:	7dfb      	ldrb	r3, [r7, #23]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d105      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eca:	4b56      	ldr	r3, [pc, #344]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	4a55      	ldr	r2, [pc, #340]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ed4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 809b 	beq.w	8004016 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ee0:	4b50      	ldr	r3, [pc, #320]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f003 030c 	and.w	r3, r3, #12
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d05c      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d141      	bne.n	8003f78 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef4:	4b4c      	ldr	r3, [pc, #304]	; (8004028 <HAL_RCC_OscConfig+0x4ec>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efa:	f7fe ffdb 	bl	8002eb4 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f02:	f7fe ffd7 	bl	8002eb4 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e081      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f14:	4b43      	ldr	r3, [pc, #268]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1f0      	bne.n	8003f02 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69da      	ldr	r2, [r3, #28]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2e:	019b      	lsls	r3, r3, #6
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f36:	085b      	lsrs	r3, r3, #1
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	041b      	lsls	r3, r3, #16
 8003f3c:	431a      	orrs	r2, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f42:	061b      	lsls	r3, r3, #24
 8003f44:	4937      	ldr	r1, [pc, #220]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f4a:	4b37      	ldr	r3, [pc, #220]	; (8004028 <HAL_RCC_OscConfig+0x4ec>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f50:	f7fe ffb0 	bl	8002eb4 <HAL_GetTick>
 8003f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f58:	f7fe ffac 	bl	8002eb4 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e056      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f6a:	4b2e      	ldr	r3, [pc, #184]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d0f0      	beq.n	8003f58 <HAL_RCC_OscConfig+0x41c>
 8003f76:	e04e      	b.n	8004016 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f78:	4b2b      	ldr	r3, [pc, #172]	; (8004028 <HAL_RCC_OscConfig+0x4ec>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7e:	f7fe ff99 	bl	8002eb4 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f84:	e008      	b.n	8003f98 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f86:	f7fe ff95 	bl	8002eb4 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e03f      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f98:	4b22      	ldr	r3, [pc, #136]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1f0      	bne.n	8003f86 <HAL_RCC_OscConfig+0x44a>
 8003fa4:	e037      	b.n	8004016 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e032      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fb2:	4b1c      	ldr	r3, [pc, #112]	; (8004024 <HAL_RCC_OscConfig+0x4e8>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d028      	beq.n	8004012 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d121      	bne.n	8004012 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d11a      	bne.n	8004012 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fe8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d111      	bne.n	8004012 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff8:	085b      	lsrs	r3, r3, #1
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d107      	bne.n	8004012 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d001      	beq.n	8004016 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40007000 	.word	0x40007000
 8004024:	40023800 	.word	0x40023800
 8004028:	42470060 	.word	0x42470060

0800402c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e0cc      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004040:	4b68      	ldr	r3, [pc, #416]	; (80041e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d90c      	bls.n	8004068 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404e:	4b65      	ldr	r3, [pc, #404]	; (80041e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004056:	4b63      	ldr	r3, [pc, #396]	; (80041e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	429a      	cmp	r2, r3
 8004062:	d001      	beq.n	8004068 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0b8      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d020      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004080:	4b59      	ldr	r3, [pc, #356]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	4a58      	ldr	r2, [pc, #352]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800408a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004098:	4b53      	ldr	r3, [pc, #332]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	4a52      	ldr	r2, [pc, #328]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 800409e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a4:	4b50      	ldr	r3, [pc, #320]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	494d      	ldr	r1, [pc, #308]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d044      	beq.n	800414c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d107      	bne.n	80040da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ca:	4b47      	ldr	r3, [pc, #284]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d119      	bne.n	800410a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e07f      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d003      	beq.n	80040ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d107      	bne.n	80040fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ea:	4b3f      	ldr	r3, [pc, #252]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d109      	bne.n	800410a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e06f      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fa:	4b3b      	ldr	r3, [pc, #236]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e067      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800410a:	4b37      	ldr	r3, [pc, #220]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f023 0203 	bic.w	r2, r3, #3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	4934      	ldr	r1, [pc, #208]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004118:	4313      	orrs	r3, r2
 800411a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800411c:	f7fe feca 	bl	8002eb4 <HAL_GetTick>
 8004120:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004122:	e00a      	b.n	800413a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004124:	f7fe fec6 	bl	8002eb4 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004132:	4293      	cmp	r3, r2
 8004134:	d901      	bls.n	800413a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e04f      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800413a:	4b2b      	ldr	r3, [pc, #172]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 020c 	and.w	r2, r3, #12
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	429a      	cmp	r2, r3
 800414a:	d1eb      	bne.n	8004124 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800414c:	4b25      	ldr	r3, [pc, #148]	; (80041e4 <HAL_RCC_ClockConfig+0x1b8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d20c      	bcs.n	8004174 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415a:	4b22      	ldr	r3, [pc, #136]	; (80041e4 <HAL_RCC_ClockConfig+0x1b8>)
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004162:	4b20      	ldr	r3, [pc, #128]	; (80041e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d001      	beq.n	8004174 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e032      	b.n	80041da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b00      	cmp	r3, #0
 800417e:	d008      	beq.n	8004192 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004180:	4b19      	ldr	r3, [pc, #100]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	4916      	ldr	r1, [pc, #88]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	4313      	orrs	r3, r2
 8004190:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d009      	beq.n	80041b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800419e:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	490e      	ldr	r1, [pc, #56]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041b2:	f000 f821 	bl	80041f8 <HAL_RCC_GetSysClockFreq>
 80041b6:	4602      	mov	r2, r0
 80041b8:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	091b      	lsrs	r3, r3, #4
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	490a      	ldr	r1, [pc, #40]	; (80041ec <HAL_RCC_ClockConfig+0x1c0>)
 80041c4:	5ccb      	ldrb	r3, [r1, r3]
 80041c6:	fa22 f303 	lsr.w	r3, r2, r3
 80041ca:	4a09      	ldr	r2, [pc, #36]	; (80041f0 <HAL_RCC_ClockConfig+0x1c4>)
 80041cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041ce:	4b09      	ldr	r3, [pc, #36]	; (80041f4 <HAL_RCC_ClockConfig+0x1c8>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe fc80 	bl	8002ad8 <HAL_InitTick>

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40023c00 	.word	0x40023c00
 80041e8:	40023800 	.word	0x40023800
 80041ec:	08008568 	.word	0x08008568
 80041f0:	20000030 	.word	0x20000030
 80041f4:	20000034 	.word	0x20000034

080041f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041f8:	b5b0      	push	{r4, r5, r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041fe:	2100      	movs	r1, #0
 8004200:	6079      	str	r1, [r7, #4]
 8004202:	2100      	movs	r1, #0
 8004204:	60f9      	str	r1, [r7, #12]
 8004206:	2100      	movs	r1, #0
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800420a:	2100      	movs	r1, #0
 800420c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800420e:	4952      	ldr	r1, [pc, #328]	; (8004358 <HAL_RCC_GetSysClockFreq+0x160>)
 8004210:	6889      	ldr	r1, [r1, #8]
 8004212:	f001 010c 	and.w	r1, r1, #12
 8004216:	2908      	cmp	r1, #8
 8004218:	d00d      	beq.n	8004236 <HAL_RCC_GetSysClockFreq+0x3e>
 800421a:	2908      	cmp	r1, #8
 800421c:	f200 8094 	bhi.w	8004348 <HAL_RCC_GetSysClockFreq+0x150>
 8004220:	2900      	cmp	r1, #0
 8004222:	d002      	beq.n	800422a <HAL_RCC_GetSysClockFreq+0x32>
 8004224:	2904      	cmp	r1, #4
 8004226:	d003      	beq.n	8004230 <HAL_RCC_GetSysClockFreq+0x38>
 8004228:	e08e      	b.n	8004348 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800422a:	4b4c      	ldr	r3, [pc, #304]	; (800435c <HAL_RCC_GetSysClockFreq+0x164>)
 800422c:	60bb      	str	r3, [r7, #8]
       break;
 800422e:	e08e      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004230:	4b4b      	ldr	r3, [pc, #300]	; (8004360 <HAL_RCC_GetSysClockFreq+0x168>)
 8004232:	60bb      	str	r3, [r7, #8]
      break;
 8004234:	e08b      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004236:	4948      	ldr	r1, [pc, #288]	; (8004358 <HAL_RCC_GetSysClockFreq+0x160>)
 8004238:	6849      	ldr	r1, [r1, #4]
 800423a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800423e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004240:	4945      	ldr	r1, [pc, #276]	; (8004358 <HAL_RCC_GetSysClockFreq+0x160>)
 8004242:	6849      	ldr	r1, [r1, #4]
 8004244:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004248:	2900      	cmp	r1, #0
 800424a:	d024      	beq.n	8004296 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800424c:	4942      	ldr	r1, [pc, #264]	; (8004358 <HAL_RCC_GetSysClockFreq+0x160>)
 800424e:	6849      	ldr	r1, [r1, #4]
 8004250:	0989      	lsrs	r1, r1, #6
 8004252:	4608      	mov	r0, r1
 8004254:	f04f 0100 	mov.w	r1, #0
 8004258:	f240 14ff 	movw	r4, #511	; 0x1ff
 800425c:	f04f 0500 	mov.w	r5, #0
 8004260:	ea00 0204 	and.w	r2, r0, r4
 8004264:	ea01 0305 	and.w	r3, r1, r5
 8004268:	493d      	ldr	r1, [pc, #244]	; (8004360 <HAL_RCC_GetSysClockFreq+0x168>)
 800426a:	fb01 f003 	mul.w	r0, r1, r3
 800426e:	2100      	movs	r1, #0
 8004270:	fb01 f102 	mul.w	r1, r1, r2
 8004274:	1844      	adds	r4, r0, r1
 8004276:	493a      	ldr	r1, [pc, #232]	; (8004360 <HAL_RCC_GetSysClockFreq+0x168>)
 8004278:	fba2 0101 	umull	r0, r1, r2, r1
 800427c:	1863      	adds	r3, r4, r1
 800427e:	4619      	mov	r1, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	461a      	mov	r2, r3
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	f7fb fffa 	bl	8000280 <__aeabi_uldivmod>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4613      	mov	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	e04a      	b.n	800432c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004296:	4b30      	ldr	r3, [pc, #192]	; (8004358 <HAL_RCC_GetSysClockFreq+0x160>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	099b      	lsrs	r3, r3, #6
 800429c:	461a      	mov	r2, r3
 800429e:	f04f 0300 	mov.w	r3, #0
 80042a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042a6:	f04f 0100 	mov.w	r1, #0
 80042aa:	ea02 0400 	and.w	r4, r2, r0
 80042ae:	ea03 0501 	and.w	r5, r3, r1
 80042b2:	4620      	mov	r0, r4
 80042b4:	4629      	mov	r1, r5
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	f04f 0300 	mov.w	r3, #0
 80042be:	014b      	lsls	r3, r1, #5
 80042c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042c4:	0142      	lsls	r2, r0, #5
 80042c6:	4610      	mov	r0, r2
 80042c8:	4619      	mov	r1, r3
 80042ca:	1b00      	subs	r0, r0, r4
 80042cc:	eb61 0105 	sbc.w	r1, r1, r5
 80042d0:	f04f 0200 	mov.w	r2, #0
 80042d4:	f04f 0300 	mov.w	r3, #0
 80042d8:	018b      	lsls	r3, r1, #6
 80042da:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042de:	0182      	lsls	r2, r0, #6
 80042e0:	1a12      	subs	r2, r2, r0
 80042e2:	eb63 0301 	sbc.w	r3, r3, r1
 80042e6:	f04f 0000 	mov.w	r0, #0
 80042ea:	f04f 0100 	mov.w	r1, #0
 80042ee:	00d9      	lsls	r1, r3, #3
 80042f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042f4:	00d0      	lsls	r0, r2, #3
 80042f6:	4602      	mov	r2, r0
 80042f8:	460b      	mov	r3, r1
 80042fa:	1912      	adds	r2, r2, r4
 80042fc:	eb45 0303 	adc.w	r3, r5, r3
 8004300:	f04f 0000 	mov.w	r0, #0
 8004304:	f04f 0100 	mov.w	r1, #0
 8004308:	0299      	lsls	r1, r3, #10
 800430a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800430e:	0290      	lsls	r0, r2, #10
 8004310:	4602      	mov	r2, r0
 8004312:	460b      	mov	r3, r1
 8004314:	4610      	mov	r0, r2
 8004316:	4619      	mov	r1, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	461a      	mov	r2, r3
 800431c:	f04f 0300 	mov.w	r3, #0
 8004320:	f7fb ffae 	bl	8000280 <__aeabi_uldivmod>
 8004324:	4602      	mov	r2, r0
 8004326:	460b      	mov	r3, r1
 8004328:	4613      	mov	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800432c:	4b0a      	ldr	r3, [pc, #40]	; (8004358 <HAL_RCC_GetSysClockFreq+0x160>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	0c1b      	lsrs	r3, r3, #16
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	3301      	adds	r3, #1
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	fbb2 f3f3 	udiv	r3, r2, r3
 8004344:	60bb      	str	r3, [r7, #8]
      break;
 8004346:	e002      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004348:	4b04      	ldr	r3, [pc, #16]	; (800435c <HAL_RCC_GetSysClockFreq+0x164>)
 800434a:	60bb      	str	r3, [r7, #8]
      break;
 800434c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800434e:	68bb      	ldr	r3, [r7, #8]
}
 8004350:	4618      	mov	r0, r3
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bdb0      	pop	{r4, r5, r7, pc}
 8004358:	40023800 	.word	0x40023800
 800435c:	00f42400 	.word	0x00f42400
 8004360:	017d7840 	.word	0x017d7840

08004364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004368:	4b03      	ldr	r3, [pc, #12]	; (8004378 <HAL_RCC_GetHCLKFreq+0x14>)
 800436a:	681b      	ldr	r3, [r3, #0]
}
 800436c:	4618      	mov	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	20000030 	.word	0x20000030

0800437c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004380:	f7ff fff0 	bl	8004364 <HAL_RCC_GetHCLKFreq>
 8004384:	4602      	mov	r2, r0
 8004386:	4b05      	ldr	r3, [pc, #20]	; (800439c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	0a9b      	lsrs	r3, r3, #10
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	4903      	ldr	r1, [pc, #12]	; (80043a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004392:	5ccb      	ldrb	r3, [r1, r3]
 8004394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004398:	4618      	mov	r0, r3
 800439a:	bd80      	pop	{r7, pc}
 800439c:	40023800 	.word	0x40023800
 80043a0:	08008578 	.word	0x08008578

080043a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80043a8:	f7ff ffdc 	bl	8004364 <HAL_RCC_GetHCLKFreq>
 80043ac:	4602      	mov	r2, r0
 80043ae:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	0b5b      	lsrs	r3, r3, #13
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	4903      	ldr	r1, [pc, #12]	; (80043c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ba:	5ccb      	ldrb	r3, [r1, r3]
 80043bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40023800 	.word	0x40023800
 80043c8:	08008578 	.word	0x08008578

080043cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	220f      	movs	r2, #15
 80043da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80043dc:	4b12      	ldr	r3, [pc, #72]	; (8004428 <HAL_RCC_GetClockConfig+0x5c>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f003 0203 	and.w	r2, r3, #3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80043e8:	4b0f      	ldr	r3, [pc, #60]	; (8004428 <HAL_RCC_GetClockConfig+0x5c>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80043f4:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <HAL_RCC_GetClockConfig+0x5c>)
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004400:	4b09      	ldr	r3, [pc, #36]	; (8004428 <HAL_RCC_GetClockConfig+0x5c>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	08db      	lsrs	r3, r3, #3
 8004406:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800440e:	4b07      	ldr	r3, [pc, #28]	; (800442c <HAL_RCC_GetClockConfig+0x60>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0207 	and.w	r2, r3, #7
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	601a      	str	r2, [r3, #0]
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	40023c00 	.word	0x40023c00

08004430 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d105      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004454:	2b00      	cmp	r3, #0
 8004456:	d035      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004458:	4b62      	ldr	r3, [pc, #392]	; (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800445a:	2200      	movs	r2, #0
 800445c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800445e:	f7fe fd29 	bl	8002eb4 <HAL_GetTick>
 8004462:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004464:	e008      	b.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004466:	f7fe fd25 	bl	8002eb4 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e0b0      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004478:	4b5b      	ldr	r3, [pc, #364]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f0      	bne.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	019a      	lsls	r2, r3, #6
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	071b      	lsls	r3, r3, #28
 8004490:	4955      	ldr	r1, [pc, #340]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004492:	4313      	orrs	r3, r2
 8004494:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004498:	4b52      	ldr	r3, [pc, #328]	; (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800449a:	2201      	movs	r2, #1
 800449c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800449e:	f7fe fd09 	bl	8002eb4 <HAL_GetTick>
 80044a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044a4:	e008      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80044a6:	f7fe fd05 	bl	8002eb4 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e090      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044b8:	4b4b      	ldr	r3, [pc, #300]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0f0      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8083 	beq.w	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	4b44      	ldr	r3, [pc, #272]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	4a43      	ldr	r2, [pc, #268]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e0:	6413      	str	r3, [r2, #64]	; 0x40
 80044e2:	4b41      	ldr	r3, [pc, #260]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ea:	60fb      	str	r3, [r7, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80044ee:	4b3f      	ldr	r3, [pc, #252]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a3e      	ldr	r2, [pc, #248]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80044f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80044fa:	f7fe fcdb 	bl	8002eb4 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004500:	e008      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004502:	f7fe fcd7 	bl	8002eb4 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d901      	bls.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e062      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004514:	4b35      	ldr	r3, [pc, #212]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0f0      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004520:	4b31      	ldr	r3, [pc, #196]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004524:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004528:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d02f      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004538:	693a      	ldr	r2, [r7, #16]
 800453a:	429a      	cmp	r2, r3
 800453c:	d028      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800453e:	4b2a      	ldr	r3, [pc, #168]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004546:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004548:	4b29      	ldr	r3, [pc, #164]	; (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800454a:	2201      	movs	r2, #1
 800454c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800454e:	4b28      	ldr	r3, [pc, #160]	; (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004554:	4a24      	ldr	r2, [pc, #144]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800455a:	4b23      	ldr	r3, [pc, #140]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800455c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b01      	cmp	r3, #1
 8004564:	d114      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004566:	f7fe fca5 	bl	8002eb4 <HAL_GetTick>
 800456a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800456c:	e00a      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800456e:	f7fe fca1 	bl	8002eb4 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f241 3288 	movw	r2, #5000	; 0x1388
 800457c:	4293      	cmp	r3, r2
 800457e:	d901      	bls.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e02a      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004584:	4b18      	ldr	r3, [pc, #96]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0ee      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004598:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800459c:	d10d      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800459e:	4b12      	ldr	r3, [pc, #72]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80045ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045b2:	490d      	ldr	r1, [pc, #52]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	608b      	str	r3, [r1, #8]
 80045b8:	e005      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	4a0a      	ldr	r2, [pc, #40]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80045c4:	6093      	str	r3, [r2, #8]
 80045c6:	4b08      	ldr	r3, [pc, #32]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d2:	4905      	ldr	r1, [pc, #20]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3718      	adds	r7, #24
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	42470068 	.word	0x42470068
 80045e8:	40023800 	.word	0x40023800
 80045ec:	40007000 	.word	0x40007000
 80045f0:	42470e40 	.word	0x42470e40

080045f4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e083      	b.n	800470e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	7f5b      	ldrb	r3, [r3, #29]
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d105      	bne.n	800461c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fd ffbc 	bl	8002594 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	22ca      	movs	r2, #202	; 0xca
 8004628:	625a      	str	r2, [r3, #36]	; 0x24
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2253      	movs	r2, #83	; 0x53
 8004630:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9fb 	bl	8004a2e <RTC_EnterInitMode>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	22ff      	movs	r2, #255	; 0xff
 8004644:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2204      	movs	r2, #4
 800464a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e05e      	b.n	800470e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6812      	ldr	r2, [r2, #0]
 800465a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800465e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004662:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6899      	ldr	r1, [r3, #8]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	431a      	orrs	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	431a      	orrs	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68d2      	ldr	r2, [r2, #12]
 800468a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	6919      	ldr	r1, [r3, #16]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	041a      	lsls	r2, r3, #16
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 0320 	and.w	r3, r3, #32
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10e      	bne.n	80046dc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f98d 	bl	80049de <HAL_RTC_WaitForSynchro>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d008      	beq.n	80046dc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	22ff      	movs	r2, #255	; 0xff
 80046d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2204      	movs	r2, #4
 80046d6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e018      	b.n	800470e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046ea:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	699a      	ldr	r2, [r3, #24]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	22ff      	movs	r2, #255	; 0xff
 8004704:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800470c:	2300      	movs	r3, #0
  }
}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004716:	b590      	push	{r4, r7, lr}
 8004718:	b087      	sub	sp, #28
 800471a:	af00      	add	r7, sp, #0
 800471c:	60f8      	str	r0, [r7, #12]
 800471e:	60b9      	str	r1, [r7, #8]
 8004720:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	7f1b      	ldrb	r3, [r3, #28]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_RTC_SetTime+0x1c>
 800472e:	2302      	movs	r3, #2
 8004730:	e0aa      	b.n	8004888 <HAL_RTC_SetTime+0x172>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2202      	movs	r2, #2
 800473c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d126      	bne.n	8004792 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d102      	bne.n	8004758 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2200      	movs	r2, #0
 8004756:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	4618      	mov	r0, r3
 800475e:	f000 f992 	bl	8004a86 <RTC_ByteToBcd2>
 8004762:	4603      	mov	r3, r0
 8004764:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	785b      	ldrb	r3, [r3, #1]
 800476a:	4618      	mov	r0, r3
 800476c:	f000 f98b 	bl	8004a86 <RTC_ByteToBcd2>
 8004770:	4603      	mov	r3, r0
 8004772:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004774:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	789b      	ldrb	r3, [r3, #2]
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f983 	bl	8004a86 <RTC_ByteToBcd2>
 8004780:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004782:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	78db      	ldrb	r3, [r3, #3]
 800478a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800478c:	4313      	orrs	r3, r2
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	e018      	b.n	80047c4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2200      	movs	r2, #0
 80047a4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	785b      	ldrb	r3, [r3, #1]
 80047b0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80047b2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80047b8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	78db      	ldrb	r3, [r3, #3]
 80047be:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80047c0:	4313      	orrs	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	22ca      	movs	r2, #202	; 0xca
 80047ca:	625a      	str	r2, [r3, #36]	; 0x24
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2253      	movs	r2, #83	; 0x53
 80047d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 f92a 	bl	8004a2e <RTC_EnterInitMode>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00b      	beq.n	80047f8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	22ff      	movs	r2, #255	; 0xff
 80047e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2204      	movs	r2, #4
 80047ec:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e047      	b.n	8004888 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004802:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004806:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689a      	ldr	r2, [r3, #8]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004816:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6899      	ldr	r1, [r3, #8]
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	68da      	ldr	r2, [r3, #12]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	431a      	orrs	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68da      	ldr	r2, [r3, #12]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800483e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d111      	bne.n	8004872 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 f8c5 	bl	80049de <HAL_RTC_WaitForSynchro>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00b      	beq.n	8004872 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	22ff      	movs	r2, #255	; 0xff
 8004860:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2204      	movs	r2, #4
 8004866:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e00a      	b.n	8004888 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	22ff      	movs	r2, #255	; 0xff
 8004878:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8004886:	2300      	movs	r3, #0
  }
}
 8004888:	4618      	mov	r0, r3
 800488a:	371c      	adds	r7, #28
 800488c:	46bd      	mov	sp, r7
 800488e:	bd90      	pop	{r4, r7, pc}

08004890 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004890:	b590      	push	{r4, r7, lr}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	7f1b      	ldrb	r3, [r3, #28]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_RTC_SetDate+0x1c>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e094      	b.n	80049d6 <HAL_RTC_SetDate+0x146>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2201      	movs	r2, #1
 80048b0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2202      	movs	r2, #2
 80048b6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10e      	bne.n	80048dc <HAL_RTC_SetDate+0x4c>
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	785b      	ldrb	r3, [r3, #1]
 80048c2:	f003 0310 	and.w	r3, r3, #16
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d008      	beq.n	80048dc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	785b      	ldrb	r3, [r3, #1]
 80048ce:	f023 0310 	bic.w	r3, r3, #16
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	330a      	adds	r3, #10
 80048d6:	b2da      	uxtb	r2, r3
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d11c      	bne.n	800491c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	78db      	ldrb	r3, [r3, #3]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 f8cd 	bl	8004a86 <RTC_ByteToBcd2>
 80048ec:	4603      	mov	r3, r0
 80048ee:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	785b      	ldrb	r3, [r3, #1]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 f8c6 	bl	8004a86 <RTC_ByteToBcd2>
 80048fa:	4603      	mov	r3, r0
 80048fc:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80048fe:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	789b      	ldrb	r3, [r3, #2]
 8004904:	4618      	mov	r0, r3
 8004906:	f000 f8be 	bl	8004a86 <RTC_ByteToBcd2>
 800490a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800490c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004916:	4313      	orrs	r3, r2
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	e00e      	b.n	800493a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	78db      	ldrb	r3, [r3, #3]
 8004920:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	785b      	ldrb	r3, [r3, #1]
 8004926:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004928:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800492e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004936:	4313      	orrs	r3, r2
 8004938:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	22ca      	movs	r2, #202	; 0xca
 8004940:	625a      	str	r2, [r3, #36]	; 0x24
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2253      	movs	r2, #83	; 0x53
 8004948:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f86f 	bl	8004a2e <RTC_EnterInitMode>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	22ff      	movs	r2, #255	; 0xff
 800495c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2204      	movs	r2, #4
 8004962:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e033      	b.n	80049d6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004978:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800497c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800498c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b00      	cmp	r3, #0
 800499a:	d111      	bne.n	80049c0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f81e 	bl	80049de <HAL_RTC_WaitForSynchro>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00b      	beq.n	80049c0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	22ff      	movs	r2, #255	; 0xff
 80049ae:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2204      	movs	r2, #4
 80049b4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e00a      	b.n	80049d6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	22ff      	movs	r2, #255	; 0xff
 80049c6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2201      	movs	r2, #1
 80049cc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80049d4:	2300      	movs	r3, #0
  }
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd90      	pop	{r4, r7, pc}

080049de <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049e6:	2300      	movs	r3, #0
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68da      	ldr	r2, [r3, #12]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80049f8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80049fa:	f7fe fa5b 	bl	8002eb4 <HAL_GetTick>
 80049fe:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004a00:	e009      	b.n	8004a16 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004a02:	f7fe fa57 	bl	8002eb4 <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a10:	d901      	bls.n	8004a16 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e007      	b.n	8004a26 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0ee      	beq.n	8004a02 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b084      	sub	sp, #16
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d119      	bne.n	8004a7c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a50:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a52:	f7fe fa2f 	bl	8002eb4 <HAL_GetTick>
 8004a56:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004a58:	e009      	b.n	8004a6e <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004a5a:	f7fe fa2b 	bl	8002eb4 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a68:	d901      	bls.n	8004a6e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e007      	b.n	8004a7e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0ee      	beq.n	8004a5a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b085      	sub	sp, #20
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8004a94:	e005      	b.n	8004aa2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004a9c:	79fb      	ldrb	r3, [r7, #7]
 8004a9e:	3b0a      	subs	r3, #10
 8004aa0:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	2b09      	cmp	r3, #9
 8004aa6:	d8f6      	bhi.n	8004a96 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	79fb      	ldrb	r3, [r7, #7]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	b2db      	uxtb	r3, r3
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr

08004ac2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b082      	sub	sp, #8
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e07b      	b.n	8004bcc <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d108      	bne.n	8004aee <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ae4:	d009      	beq.n	8004afa <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	61da      	str	r2, [r3, #28]
 8004aec:	e005      	b.n	8004afa <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d106      	bne.n	8004b1a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7fd fd53 	bl	80025c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b30:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	431a      	orrs	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	431a      	orrs	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7e:	ea42 0103 	orr.w	r1, r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b86:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	0c1b      	lsrs	r3, r3, #16
 8004b98:	f003 0104 	and.w	r1, r3, #4
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	f003 0210 	and.w	r2, r3, #16
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	69da      	ldr	r2, [r3, #28]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	603b      	str	r3, [r7, #0]
 8004be0:	4613      	mov	r3, r2
 8004be2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004be4:	2300      	movs	r3, #0
 8004be6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_SPI_Transmit+0x22>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e126      	b.n	8004e44 <HAL_SPI_Transmit+0x270>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bfe:	f7fe f959 	bl	8002eb4 <HAL_GetTick>
 8004c02:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004c04:	88fb      	ldrh	r3, [r7, #6]
 8004c06:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d002      	beq.n	8004c1a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004c14:	2302      	movs	r3, #2
 8004c16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c18:	e10b      	b.n	8004e32 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_SPI_Transmit+0x52>
 8004c20:	88fb      	ldrh	r3, [r7, #6]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d102      	bne.n	8004c2c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c2a:	e102      	b.n	8004e32 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2203      	movs	r2, #3
 8004c30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	88fa      	ldrh	r2, [r7, #6]
 8004c44:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	88fa      	ldrh	r2, [r7, #6]
 8004c4a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c72:	d10f      	bne.n	8004c94 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c82:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c92:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9e:	2b40      	cmp	r3, #64	; 0x40
 8004ca0:	d007      	beq.n	8004cb2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cba:	d14b      	bne.n	8004d54 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <HAL_SPI_Transmit+0xf6>
 8004cc4:	8afb      	ldrh	r3, [r7, #22]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d13e      	bne.n	8004d48 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cce:	881a      	ldrh	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cda:	1c9a      	adds	r2, r3, #2
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004cee:	e02b      	b.n	8004d48 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d112      	bne.n	8004d24 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d02:	881a      	ldrh	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0e:	1c9a      	adds	r2, r3, #2
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d22:	e011      	b.n	8004d48 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d24:	f7fe f8c6 	bl	8002eb4 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d803      	bhi.n	8004d3c <HAL_SPI_Transmit+0x168>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3a:	d102      	bne.n	8004d42 <HAL_SPI_Transmit+0x16e>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d102      	bne.n	8004d48 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d46:	e074      	b.n	8004e32 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1ce      	bne.n	8004cf0 <HAL_SPI_Transmit+0x11c>
 8004d52:	e04c      	b.n	8004dee <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d002      	beq.n	8004d62 <HAL_SPI_Transmit+0x18e>
 8004d5c:	8afb      	ldrh	r3, [r7, #22]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d140      	bne.n	8004de4 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	330c      	adds	r3, #12
 8004d6c:	7812      	ldrb	r2, [r2, #0]
 8004d6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d74:	1c5a      	adds	r2, r3, #1
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	3b01      	subs	r3, #1
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d88:	e02c      	b.n	8004de4 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d113      	bne.n	8004dc0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	330c      	adds	r3, #12
 8004da2:	7812      	ldrb	r2, [r2, #0]
 8004da4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	86da      	strh	r2, [r3, #54]	; 0x36
 8004dbe:	e011      	b.n	8004de4 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dc0:	f7fe f878 	bl	8002eb4 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d803      	bhi.n	8004dd8 <HAL_SPI_Transmit+0x204>
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd6:	d102      	bne.n	8004dde <HAL_SPI_Transmit+0x20a>
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004de2:	e026      	b.n	8004e32 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1cd      	bne.n	8004d8a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dee:	69ba      	ldr	r2, [r7, #24]
 8004df0:	6839      	ldr	r1, [r7, #0]
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 fcea 	bl	80057cc <SPI_EndRxTxTransaction>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2220      	movs	r2, #32
 8004e02:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10a      	bne.n	8004e22 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	613b      	str	r3, [r7, #16]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	613b      	str	r3, [r7, #16]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	613b      	str	r3, [r7, #16]
 8004e20:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d002      	beq.n	8004e30 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	77fb      	strb	r3, [r7, #31]
 8004e2e:	e000      	b.n	8004e32 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004e30:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e42:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3720      	adds	r7, #32
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af02      	add	r7, sp, #8
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e68:	d112      	bne.n	8004e90 <HAL_SPI_Receive+0x44>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10e      	bne.n	8004e90 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2204      	movs	r2, #4
 8004e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004e7a:	88fa      	ldrh	r2, [r7, #6]
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	4613      	mov	r3, r2
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	68b9      	ldr	r1, [r7, #8]
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f000 f8f1 	bl	800506e <HAL_SPI_TransmitReceive>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	e0ea      	b.n	8005066 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d101      	bne.n	8004e9e <HAL_SPI_Receive+0x52>
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	e0e3      	b.n	8005066 <HAL_SPI_Receive+0x21a>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ea6:	f7fe f805 	bl	8002eb4 <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d002      	beq.n	8004ebe <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004eb8:	2302      	movs	r3, #2
 8004eba:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ebc:	e0ca      	b.n	8005054 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d002      	beq.n	8004eca <HAL_SPI_Receive+0x7e>
 8004ec4:	88fb      	ldrh	r3, [r7, #6]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d102      	bne.n	8004ed0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ece:	e0c1      	b.n	8005054 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2204      	movs	r2, #4
 8004ed4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	88fa      	ldrh	r2, [r7, #6]
 8004ee8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	88fa      	ldrh	r2, [r7, #6]
 8004eee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f16:	d10f      	bne.n	8004f38 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f26:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f36:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f42:	2b40      	cmp	r3, #64	; 0x40
 8004f44:	d007      	beq.n	8004f56 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f54:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d162      	bne.n	8005024 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004f5e:	e02e      	b.n	8004fbe <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d115      	bne.n	8004f9a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f103 020c 	add.w	r2, r3, #12
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f7a:	7812      	ldrb	r2, [r2, #0]
 8004f7c:	b2d2      	uxtb	r2, r2
 8004f7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f98:	e011      	b.n	8004fbe <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f9a:	f7fd ff8b 	bl	8002eb4 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d803      	bhi.n	8004fb2 <HAL_SPI_Receive+0x166>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb0:	d102      	bne.n	8004fb8 <HAL_SPI_Receive+0x16c>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d102      	bne.n	8004fbe <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004fbc:	e04a      	b.n	8005054 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1cb      	bne.n	8004f60 <HAL_SPI_Receive+0x114>
 8004fc8:	e031      	b.n	800502e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d113      	bne.n	8005000 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe2:	b292      	uxth	r2, r2
 8004fe4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fea:	1c9a      	adds	r2, r3, #2
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ffe:	e011      	b.n	8005024 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005000:	f7fd ff58 	bl	8002eb4 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d803      	bhi.n	8005018 <HAL_SPI_Receive+0x1cc>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005016:	d102      	bne.n	800501e <HAL_SPI_Receive+0x1d2>
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d102      	bne.n	8005024 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005022:	e017      	b.n	8005054 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005028:	b29b      	uxth	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1cd      	bne.n	8004fca <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	6839      	ldr	r1, [r7, #0]
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 fb64 	bl	8005700 <SPI_EndRxTransaction>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2220      	movs	r2, #32
 8005042:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005048:	2b00      	cmp	r3, #0
 800504a:	d002      	beq.n	8005052 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	75fb      	strb	r3, [r7, #23]
 8005050:	e000      	b.n	8005054 <HAL_SPI_Receive+0x208>
  }

error :
 8005052:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005064:	7dfb      	ldrb	r3, [r7, #23]
}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b08c      	sub	sp, #48	; 0x30
 8005072:	af00      	add	r7, sp, #0
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	607a      	str	r2, [r7, #4]
 800507a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800507c:	2301      	movs	r3, #1
 800507e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005080:	2300      	movs	r3, #0
 8005082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_SPI_TransmitReceive+0x26>
 8005090:	2302      	movs	r3, #2
 8005092:	e18a      	b.n	80053aa <HAL_SPI_TransmitReceive+0x33c>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800509c:	f7fd ff0a 	bl	8002eb4 <HAL_GetTick>
 80050a0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80050b2:	887b      	ldrh	r3, [r7, #2]
 80050b4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d00f      	beq.n	80050de <HAL_SPI_TransmitReceive+0x70>
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050c4:	d107      	bne.n	80050d6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d103      	bne.n	80050d6 <HAL_SPI_TransmitReceive+0x68>
 80050ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d003      	beq.n	80050de <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80050d6:	2302      	movs	r3, #2
 80050d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050dc:	e15b      	b.n	8005396 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d005      	beq.n	80050f0 <HAL_SPI_TransmitReceive+0x82>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_SPI_TransmitReceive+0x82>
 80050ea:	887b      	ldrh	r3, [r7, #2]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d103      	bne.n	80050f8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050f6:	e14e      	b.n	8005396 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b04      	cmp	r3, #4
 8005102:	d003      	beq.n	800510c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2205      	movs	r2, #5
 8005108:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	887a      	ldrh	r2, [r7, #2]
 800511c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	887a      	ldrh	r2, [r7, #2]
 8005122:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	887a      	ldrh	r2, [r7, #2]
 800512e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	887a      	ldrh	r2, [r7, #2]
 8005134:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800514c:	2b40      	cmp	r3, #64	; 0x40
 800514e:	d007      	beq.n	8005160 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800515e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005168:	d178      	bne.n	800525c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d002      	beq.n	8005178 <HAL_SPI_TransmitReceive+0x10a>
 8005172:	8b7b      	ldrh	r3, [r7, #26]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d166      	bne.n	8005246 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517c:	881a      	ldrh	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005188:	1c9a      	adds	r2, r3, #2
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005192:	b29b      	uxth	r3, r3
 8005194:	3b01      	subs	r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800519c:	e053      	b.n	8005246 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d11b      	bne.n	80051e4 <HAL_SPI_TransmitReceive+0x176>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d016      	beq.n	80051e4 <HAL_SPI_TransmitReceive+0x176>
 80051b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d113      	bne.n	80051e4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c0:	881a      	ldrh	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051cc:	1c9a      	adds	r2, r3, #2
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051e0:	2300      	movs	r3, #0
 80051e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d119      	bne.n	8005226 <HAL_SPI_TransmitReceive+0x1b8>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d014      	beq.n	8005226 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68da      	ldr	r2, [r3, #12]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005206:	b292      	uxth	r2, r2
 8005208:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520e:	1c9a      	adds	r2, r3, #2
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29a      	uxth	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005222:	2301      	movs	r3, #1
 8005224:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005226:	f7fd fe45 	bl	8002eb4 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005232:	429a      	cmp	r2, r3
 8005234:	d807      	bhi.n	8005246 <HAL_SPI_TransmitReceive+0x1d8>
 8005236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523c:	d003      	beq.n	8005246 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005244:	e0a7      	b.n	8005396 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800524a:	b29b      	uxth	r3, r3
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1a6      	bne.n	800519e <HAL_SPI_TransmitReceive+0x130>
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005254:	b29b      	uxth	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1a1      	bne.n	800519e <HAL_SPI_TransmitReceive+0x130>
 800525a:	e07c      	b.n	8005356 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d002      	beq.n	800526a <HAL_SPI_TransmitReceive+0x1fc>
 8005264:	8b7b      	ldrh	r3, [r7, #26]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d16b      	bne.n	8005342 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	330c      	adds	r3, #12
 8005274:	7812      	ldrb	r2, [r2, #0]
 8005276:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005286:	b29b      	uxth	r3, r3
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005290:	e057      	b.n	8005342 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b02      	cmp	r3, #2
 800529e:	d11c      	bne.n	80052da <HAL_SPI_TransmitReceive+0x26c>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d017      	beq.n	80052da <HAL_SPI_TransmitReceive+0x26c>
 80052aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d114      	bne.n	80052da <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	7812      	ldrb	r2, [r2, #0]
 80052bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d119      	bne.n	800531c <HAL_SPI_TransmitReceive+0x2ae>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d014      	beq.n	800531c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005304:	1c5a      	adds	r2, r3, #1
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800530e:	b29b      	uxth	r3, r3
 8005310:	3b01      	subs	r3, #1
 8005312:	b29a      	uxth	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005318:	2301      	movs	r3, #1
 800531a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800531c:	f7fd fdca 	bl	8002eb4 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005328:	429a      	cmp	r2, r3
 800532a:	d803      	bhi.n	8005334 <HAL_SPI_TransmitReceive+0x2c6>
 800532c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800532e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005332:	d102      	bne.n	800533a <HAL_SPI_TransmitReceive+0x2cc>
 8005334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005336:	2b00      	cmp	r3, #0
 8005338:	d103      	bne.n	8005342 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005340:	e029      	b.n	8005396 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005346:	b29b      	uxth	r3, r3
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1a2      	bne.n	8005292 <HAL_SPI_TransmitReceive+0x224>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005350:	b29b      	uxth	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d19d      	bne.n	8005292 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005358:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f000 fa36 	bl	80057cc <SPI_EndRxTxTransaction>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d006      	beq.n	8005374 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2220      	movs	r2, #32
 8005370:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005372:	e010      	b.n	8005396 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10b      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800537c:	2300      	movs	r3, #0
 800537e:	617b      	str	r3, [r7, #20]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	617b      	str	r3, [r7, #20]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	617b      	str	r3, [r7, #20]
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	e000      	b.n	8005396 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005394:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80053a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3730      	adds	r7, #48	; 0x30
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	099b      	lsrs	r3, r3, #6
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10f      	bne.n	80053f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	099b      	lsrs	r3, r3, #6
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d004      	beq.n	80053f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	4798      	blx	r3
    return;
 80053f6:	e0d7      	b.n	80055a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	085b      	lsrs	r3, r3, #1
 80053fc:	f003 0301 	and.w	r3, r3, #1
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <HAL_SPI_IRQHandler+0x66>
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	09db      	lsrs	r3, r3, #7
 8005408:	f003 0301 	and.w	r3, r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	d004      	beq.n	800541a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	4798      	blx	r3
    return;
 8005418:	e0c6      	b.n	80055a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	095b      	lsrs	r3, r3, #5
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10c      	bne.n	8005440 <HAL_SPI_IRQHandler+0x8c>
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	099b      	lsrs	r3, r3, #6
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	0a1b      	lsrs	r3, r3, #8
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	f000 80b4 	beq.w	80055a8 <HAL_SPI_IRQHandler+0x1f4>
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	095b      	lsrs	r3, r3, #5
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 80ad 	beq.w	80055a8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	099b      	lsrs	r3, r3, #6
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d023      	beq.n	80054a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b03      	cmp	r3, #3
 8005464:	d011      	beq.n	800548a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546a:	f043 0204 	orr.w	r2, r3, #4
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	617b      	str	r3, [r7, #20]
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	e00b      	b.n	80054a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800548a:	2300      	movs	r3, #0
 800548c:	613b      	str	r3, [r7, #16]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	613b      	str	r3, [r7, #16]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	613b      	str	r3, [r7, #16]
 800549e:	693b      	ldr	r3, [r7, #16]
        return;
 80054a0:	e082      	b.n	80055a8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	095b      	lsrs	r3, r3, #5
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d014      	beq.n	80054d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054b2:	f043 0201 	orr.w	r2, r3, #1
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	60fb      	str	r3, [r7, #12]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	0a1b      	lsrs	r3, r3, #8
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00c      	beq.n	80054fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e8:	f043 0208 	orr.w	r2, r3, #8
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80054f0:	2300      	movs	r3, #0
 80054f2:	60bb      	str	r3, [r7, #8]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	60bb      	str	r3, [r7, #8]
 80054fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005502:	2b00      	cmp	r3, #0
 8005504:	d04f      	beq.n	80055a6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005514:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d104      	bne.n	8005532 <HAL_SPI_IRQHandler+0x17e>
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d034      	beq.n	800559c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0203 	bic.w	r2, r2, #3
 8005540:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005546:	2b00      	cmp	r3, #0
 8005548:	d011      	beq.n	800556e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800554e:	4a18      	ldr	r2, [pc, #96]	; (80055b0 <HAL_SPI_IRQHandler+0x1fc>)
 8005550:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005556:	4618      	mov	r0, r3
 8005558:	f7fd fedc 	bl	8003314 <HAL_DMA_Abort_IT>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d005      	beq.n	800556e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005566:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005572:	2b00      	cmp	r3, #0
 8005574:	d016      	beq.n	80055a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800557a:	4a0d      	ldr	r2, [pc, #52]	; (80055b0 <HAL_SPI_IRQHandler+0x1fc>)
 800557c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005582:	4618      	mov	r0, r3
 8005584:	f7fd fec6 	bl	8003314 <HAL_DMA_Abort_IT>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005592:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800559a:	e003      	b.n	80055a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f809 	bl	80055b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80055a2:	e000      	b.n	80055a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80055a4:	bf00      	nop
    return;
 80055a6:	bf00      	nop
  }
}
 80055a8:	3720      	adds	r7, #32
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	080055c9 	.word	0x080055c9

080055b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f7ff ffe6 	bl	80055b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80055e8:	bf00      	nop
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b088      	sub	sp, #32
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	4613      	mov	r3, r2
 80055fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005600:	f7fd fc58 	bl	8002eb4 <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005608:	1a9b      	subs	r3, r3, r2
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	4413      	add	r3, r2
 800560e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005610:	f7fd fc50 	bl	8002eb4 <HAL_GetTick>
 8005614:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005616:	4b39      	ldr	r3, [pc, #228]	; (80056fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	015b      	lsls	r3, r3, #5
 800561c:	0d1b      	lsrs	r3, r3, #20
 800561e:	69fa      	ldr	r2, [r7, #28]
 8005620:	fb02 f303 	mul.w	r3, r2, r3
 8005624:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005626:	e054      	b.n	80056d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562e:	d050      	beq.n	80056d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005630:	f7fd fc40 	bl	8002eb4 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	69fa      	ldr	r2, [r7, #28]
 800563c:	429a      	cmp	r2, r3
 800563e:	d902      	bls.n	8005646 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d13d      	bne.n	80056c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005654:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800565e:	d111      	bne.n	8005684 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005668:	d004      	beq.n	8005674 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005672:	d107      	bne.n	8005684 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005682:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800568c:	d10f      	bne.n	80056ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e017      	b.n	80056f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	3b01      	subs	r3, #1
 80056d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689a      	ldr	r2, [r3, #8]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4013      	ands	r3, r2
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	429a      	cmp	r2, r3
 80056e0:	bf0c      	ite	eq
 80056e2:	2301      	moveq	r3, #1
 80056e4:	2300      	movne	r3, #0
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	461a      	mov	r2, r3
 80056ea:	79fb      	ldrb	r3, [r7, #7]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d19b      	bne.n	8005628 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3720      	adds	r7, #32
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	20000030 	.word	0x20000030

08005700 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af02      	add	r7, sp, #8
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005714:	d111      	bne.n	800573a <SPI_EndRxTransaction+0x3a>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800571e:	d004      	beq.n	800572a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005728:	d107      	bne.n	800573a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005738:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005742:	d12a      	bne.n	800579a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800574c:	d012      	beq.n	8005774 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	2200      	movs	r2, #0
 8005756:	2180      	movs	r1, #128	; 0x80
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f7ff ff49 	bl	80055f0 <SPI_WaitFlagStateUntilTimeout>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d02d      	beq.n	80057c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005768:	f043 0220 	orr.w	r2, r3, #32
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e026      	b.n	80057c2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	2200      	movs	r2, #0
 800577c:	2101      	movs	r1, #1
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f7ff ff36 	bl	80055f0 <SPI_WaitFlagStateUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d01a      	beq.n	80057c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578e:	f043 0220 	orr.w	r2, r3, #32
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e013      	b.n	80057c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2200      	movs	r2, #0
 80057a2:	2101      	movs	r1, #1
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f7ff ff23 	bl	80055f0 <SPI_WaitFlagStateUntilTimeout>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d007      	beq.n	80057c0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b4:	f043 0220 	orr.w	r2, r3, #32
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e000      	b.n	80057c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
	...

080057cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b088      	sub	sp, #32
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80057d8:	4b1b      	ldr	r3, [pc, #108]	; (8005848 <SPI_EndRxTxTransaction+0x7c>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a1b      	ldr	r2, [pc, #108]	; (800584c <SPI_EndRxTxTransaction+0x80>)
 80057de:	fba2 2303 	umull	r2, r3, r2, r3
 80057e2:	0d5b      	lsrs	r3, r3, #21
 80057e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057e8:	fb02 f303 	mul.w	r3, r2, r3
 80057ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057f6:	d112      	bne.n	800581e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	2200      	movs	r2, #0
 8005800:	2180      	movs	r1, #128	; 0x80
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f7ff fef4 	bl	80055f0 <SPI_WaitFlagStateUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d016      	beq.n	800583c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005812:	f043 0220 	orr.w	r2, r3, #32
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e00f      	b.n	800583e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00a      	beq.n	800583a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	3b01      	subs	r3, #1
 8005828:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	d0f2      	beq.n	800581e <SPI_EndRxTxTransaction+0x52>
 8005838:	e000      	b.n	800583c <SPI_EndRxTxTransaction+0x70>
        break;
 800583a:	bf00      	nop
  }

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	20000030 	.word	0x20000030
 800584c:	165e9f81 	.word	0x165e9f81

08005850 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e041      	b.n	80058e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d106      	bne.n	800587c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f7fc ff58 	bl	800272c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	3304      	adds	r3, #4
 800588c:	4619      	mov	r1, r3
 800588e:	4610      	mov	r0, r2
 8005890:	f000 fad4 	bl	8005e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3708      	adds	r7, #8
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
	...

080058f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b01      	cmp	r3, #1
 8005902:	d001      	beq.n	8005908 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e04e      	b.n	80059a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2202      	movs	r2, #2
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68da      	ldr	r2, [r3, #12]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0201 	orr.w	r2, r2, #1
 800591e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a23      	ldr	r2, [pc, #140]	; (80059b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d022      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005932:	d01d      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a1f      	ldr	r2, [pc, #124]	; (80059b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d018      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a1e      	ldr	r2, [pc, #120]	; (80059bc <HAL_TIM_Base_Start_IT+0xcc>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d013      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a1c      	ldr	r2, [pc, #112]	; (80059c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d00e      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a1b      	ldr	r2, [pc, #108]	; (80059c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d009      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a19      	ldr	r2, [pc, #100]	; (80059c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d004      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0x80>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a18      	ldr	r2, [pc, #96]	; (80059cc <HAL_TIM_Base_Start_IT+0xdc>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d111      	bne.n	8005994 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2b06      	cmp	r3, #6
 8005980:	d010      	beq.n	80059a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0201 	orr.w	r2, r2, #1
 8005990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005992:	e007      	b.n	80059a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f042 0201 	orr.w	r2, r2, #1
 80059a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	40010000 	.word	0x40010000
 80059b8:	40000400 	.word	0x40000400
 80059bc:	40000800 	.word	0x40000800
 80059c0:	40000c00 	.word	0x40000c00
 80059c4:	40010400 	.word	0x40010400
 80059c8:	40014000 	.word	0x40014000
 80059cc:	40001800 	.word	0x40001800

080059d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d122      	bne.n	8005a2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d11b      	bne.n	8005a2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f06f 0202 	mvn.w	r2, #2
 80059fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	f003 0303 	and.w	r3, r3, #3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d003      	beq.n	8005a1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f9f4 	bl	8005e00 <HAL_TIM_IC_CaptureCallback>
 8005a18:	e005      	b.n	8005a26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f9e6 	bl	8005dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f9f7 	bl	8005e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	d122      	bne.n	8005a80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f003 0304 	and.w	r3, r3, #4
 8005a44:	2b04      	cmp	r3, #4
 8005a46:	d11b      	bne.n	8005a80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f06f 0204 	mvn.w	r2, #4
 8005a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2202      	movs	r2, #2
 8005a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f9ca 	bl	8005e00 <HAL_TIM_IC_CaptureCallback>
 8005a6c:	e005      	b.n	8005a7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f9bc 	bl	8005dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f9cd 	bl	8005e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	f003 0308 	and.w	r3, r3, #8
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d122      	bne.n	8005ad4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b08      	cmp	r3, #8
 8005a9a:	d11b      	bne.n	8005ad4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f06f 0208 	mvn.w	r2, #8
 8005aa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2204      	movs	r2, #4
 8005aaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	69db      	ldr	r3, [r3, #28]
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d003      	beq.n	8005ac2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f9a0 	bl	8005e00 <HAL_TIM_IC_CaptureCallback>
 8005ac0:	e005      	b.n	8005ace <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f992 	bl	8005dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f9a3 	bl	8005e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	f003 0310 	and.w	r3, r3, #16
 8005ade:	2b10      	cmp	r3, #16
 8005ae0:	d122      	bne.n	8005b28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	f003 0310 	and.w	r3, r3, #16
 8005aec:	2b10      	cmp	r3, #16
 8005aee:	d11b      	bne.n	8005b28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f06f 0210 	mvn.w	r2, #16
 8005af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2208      	movs	r2, #8
 8005afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	69db      	ldr	r3, [r3, #28]
 8005b06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d003      	beq.n	8005b16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f976 	bl	8005e00 <HAL_TIM_IC_CaptureCallback>
 8005b14:	e005      	b.n	8005b22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f968 	bl	8005dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f979 	bl	8005e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d10e      	bne.n	8005b54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d107      	bne.n	8005b54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f06f 0201 	mvn.w	r2, #1
 8005b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7fc fce0 	bl	8002514 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b5e:	2b80      	cmp	r3, #128	; 0x80
 8005b60:	d10e      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b6c:	2b80      	cmp	r3, #128	; 0x80
 8005b6e:	d107      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fbac 	bl	80062d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b8a:	2b40      	cmp	r3, #64	; 0x40
 8005b8c:	d10e      	bne.n	8005bac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b98:	2b40      	cmp	r3, #64	; 0x40
 8005b9a:	d107      	bne.n	8005bac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f93e 	bl	8005e28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	f003 0320 	and.w	r3, r3, #32
 8005bb6:	2b20      	cmp	r3, #32
 8005bb8:	d10e      	bne.n	8005bd8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f003 0320 	and.w	r3, r3, #32
 8005bc4:	2b20      	cmp	r3, #32
 8005bc6:	d107      	bne.n	8005bd8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f06f 0220 	mvn.w	r2, #32
 8005bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 fb76 	bl	80062c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bd8:	bf00      	nop
 8005bda:	3708      	adds	r7, #8
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIM_ConfigClockSource+0x18>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	e0b3      	b.n	8005d60 <HAL_TIM_ConfigClockSource+0x180>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c30:	d03e      	beq.n	8005cb0 <HAL_TIM_ConfigClockSource+0xd0>
 8005c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c36:	f200 8087 	bhi.w	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c3e:	f000 8085 	beq.w	8005d4c <HAL_TIM_ConfigClockSource+0x16c>
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c46:	d87f      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c48:	2b70      	cmp	r3, #112	; 0x70
 8005c4a:	d01a      	beq.n	8005c82 <HAL_TIM_ConfigClockSource+0xa2>
 8005c4c:	2b70      	cmp	r3, #112	; 0x70
 8005c4e:	d87b      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c50:	2b60      	cmp	r3, #96	; 0x60
 8005c52:	d050      	beq.n	8005cf6 <HAL_TIM_ConfigClockSource+0x116>
 8005c54:	2b60      	cmp	r3, #96	; 0x60
 8005c56:	d877      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c58:	2b50      	cmp	r3, #80	; 0x50
 8005c5a:	d03c      	beq.n	8005cd6 <HAL_TIM_ConfigClockSource+0xf6>
 8005c5c:	2b50      	cmp	r3, #80	; 0x50
 8005c5e:	d873      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c60:	2b40      	cmp	r3, #64	; 0x40
 8005c62:	d058      	beq.n	8005d16 <HAL_TIM_ConfigClockSource+0x136>
 8005c64:	2b40      	cmp	r3, #64	; 0x40
 8005c66:	d86f      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c68:	2b30      	cmp	r3, #48	; 0x30
 8005c6a:	d064      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x156>
 8005c6c:	2b30      	cmp	r3, #48	; 0x30
 8005c6e:	d86b      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c70:	2b20      	cmp	r3, #32
 8005c72:	d060      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x156>
 8005c74:	2b20      	cmp	r3, #32
 8005c76:	d867      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d05c      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x156>
 8005c7c:	2b10      	cmp	r3, #16
 8005c7e:	d05a      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005c80:	e062      	b.n	8005d48 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	6899      	ldr	r1, [r3, #8]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f000 fa7b 	bl	800618c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ca4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	609a      	str	r2, [r3, #8]
      break;
 8005cae:	e04e      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6818      	ldr	r0, [r3, #0]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	6899      	ldr	r1, [r3, #8]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	f000 fa64 	bl	800618c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cd2:	609a      	str	r2, [r3, #8]
      break;
 8005cd4:	e03b      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6818      	ldr	r0, [r3, #0]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	6859      	ldr	r1, [r3, #4]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f000 f9d8 	bl	8006098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2150      	movs	r1, #80	; 0x50
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fa31 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005cf4:	e02b      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6818      	ldr	r0, [r3, #0]
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	6859      	ldr	r1, [r3, #4]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	461a      	mov	r2, r3
 8005d04:	f000 f9f7 	bl	80060f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2160      	movs	r1, #96	; 0x60
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 fa21 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005d14:	e01b      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	6859      	ldr	r1, [r3, #4]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	461a      	mov	r2, r3
 8005d24:	f000 f9b8 	bl	8006098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2140      	movs	r1, #64	; 0x40
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f000 fa11 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005d34:	e00b      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4619      	mov	r1, r3
 8005d40:	4610      	mov	r0, r2
 8005d42:	f000 fa08 	bl	8006156 <TIM_ITRx_SetConfig>
        break;
 8005d46:	e002      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005d48:	bf00      	nop
 8005d4a:	e000      	b.n	8005d4e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005d4c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	e031      	b.n	8005de4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005d90:	6839      	ldr	r1, [r7, #0]
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f8f2 	bl	8005f7c <TIM_SlaveTimer_SetConfig>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d009      	beq.n	8005db2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e018      	b.n	8005de4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68da      	ldr	r2, [r3, #12]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dc0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68da      	ldr	r2, [r3, #12]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005dd0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a40      	ldr	r2, [pc, #256]	; (8005f50 <TIM_Base_SetConfig+0x114>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d013      	beq.n	8005e7c <TIM_Base_SetConfig+0x40>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e5a:	d00f      	beq.n	8005e7c <TIM_Base_SetConfig+0x40>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a3d      	ldr	r2, [pc, #244]	; (8005f54 <TIM_Base_SetConfig+0x118>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00b      	beq.n	8005e7c <TIM_Base_SetConfig+0x40>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a3c      	ldr	r2, [pc, #240]	; (8005f58 <TIM_Base_SetConfig+0x11c>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d007      	beq.n	8005e7c <TIM_Base_SetConfig+0x40>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a3b      	ldr	r2, [pc, #236]	; (8005f5c <TIM_Base_SetConfig+0x120>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d003      	beq.n	8005e7c <TIM_Base_SetConfig+0x40>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a3a      	ldr	r2, [pc, #232]	; (8005f60 <TIM_Base_SetConfig+0x124>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d108      	bne.n	8005e8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a2f      	ldr	r2, [pc, #188]	; (8005f50 <TIM_Base_SetConfig+0x114>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d02b      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e9c:	d027      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a2c      	ldr	r2, [pc, #176]	; (8005f54 <TIM_Base_SetConfig+0x118>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d023      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a2b      	ldr	r2, [pc, #172]	; (8005f58 <TIM_Base_SetConfig+0x11c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d01f      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a2a      	ldr	r2, [pc, #168]	; (8005f5c <TIM_Base_SetConfig+0x120>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d01b      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a29      	ldr	r2, [pc, #164]	; (8005f60 <TIM_Base_SetConfig+0x124>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d017      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a28      	ldr	r2, [pc, #160]	; (8005f64 <TIM_Base_SetConfig+0x128>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d013      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a27      	ldr	r2, [pc, #156]	; (8005f68 <TIM_Base_SetConfig+0x12c>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d00f      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a26      	ldr	r2, [pc, #152]	; (8005f6c <TIM_Base_SetConfig+0x130>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d00b      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a25      	ldr	r2, [pc, #148]	; (8005f70 <TIM_Base_SetConfig+0x134>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d007      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a24      	ldr	r2, [pc, #144]	; (8005f74 <TIM_Base_SetConfig+0x138>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d003      	beq.n	8005eee <TIM_Base_SetConfig+0xb2>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a23      	ldr	r2, [pc, #140]	; (8005f78 <TIM_Base_SetConfig+0x13c>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d108      	bne.n	8005f00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a0a      	ldr	r2, [pc, #40]	; (8005f50 <TIM_Base_SetConfig+0x114>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d003      	beq.n	8005f34 <TIM_Base_SetConfig+0xf8>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a0c      	ldr	r2, [pc, #48]	; (8005f60 <TIM_Base_SetConfig+0x124>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d103      	bne.n	8005f3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	615a      	str	r2, [r3, #20]
}
 8005f42:	bf00      	nop
 8005f44:	3714      	adds	r7, #20
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	40010000 	.word	0x40010000
 8005f54:	40000400 	.word	0x40000400
 8005f58:	40000800 	.word	0x40000800
 8005f5c:	40000c00 	.word	0x40000c00
 8005f60:	40010400 	.word	0x40010400
 8005f64:	40014000 	.word	0x40014000
 8005f68:	40014400 	.word	0x40014400
 8005f6c:	40014800 	.word	0x40014800
 8005f70:	40001800 	.word	0x40001800
 8005f74:	40001c00 	.word	0x40001c00
 8005f78:	40002000 	.word	0x40002000

08005f7c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b086      	sub	sp, #24
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f94:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f023 0307 	bic.w	r3, r3, #7
 8005fa6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	2b70      	cmp	r3, #112	; 0x70
 8005fc0:	d01a      	beq.n	8005ff8 <TIM_SlaveTimer_SetConfig+0x7c>
 8005fc2:	2b70      	cmp	r3, #112	; 0x70
 8005fc4:	d860      	bhi.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fc6:	2b60      	cmp	r3, #96	; 0x60
 8005fc8:	d054      	beq.n	8006074 <TIM_SlaveTimer_SetConfig+0xf8>
 8005fca:	2b60      	cmp	r3, #96	; 0x60
 8005fcc:	d85c      	bhi.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fce:	2b50      	cmp	r3, #80	; 0x50
 8005fd0:	d046      	beq.n	8006060 <TIM_SlaveTimer_SetConfig+0xe4>
 8005fd2:	2b50      	cmp	r3, #80	; 0x50
 8005fd4:	d858      	bhi.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fd6:	2b40      	cmp	r3, #64	; 0x40
 8005fd8:	d019      	beq.n	800600e <TIM_SlaveTimer_SetConfig+0x92>
 8005fda:	2b40      	cmp	r3, #64	; 0x40
 8005fdc:	d854      	bhi.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fde:	2b30      	cmp	r3, #48	; 0x30
 8005fe0:	d054      	beq.n	800608c <TIM_SlaveTimer_SetConfig+0x110>
 8005fe2:	2b30      	cmp	r3, #48	; 0x30
 8005fe4:	d850      	bhi.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fe6:	2b20      	cmp	r3, #32
 8005fe8:	d050      	beq.n	800608c <TIM_SlaveTimer_SetConfig+0x110>
 8005fea:	2b20      	cmp	r3, #32
 8005fec:	d84c      	bhi.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d04c      	beq.n	800608c <TIM_SlaveTimer_SetConfig+0x110>
 8005ff2:	2b10      	cmp	r3, #16
 8005ff4:	d04a      	beq.n	800608c <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8005ff6:	e047      	b.n	8006088 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6818      	ldr	r0, [r3, #0]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	68d9      	ldr	r1, [r3, #12]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	689a      	ldr	r2, [r3, #8]
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	f000 f8c0 	bl	800618c <TIM_ETR_SetConfig>
      break;
 800600c:	e03f      	b.n	800608e <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2b05      	cmp	r3, #5
 8006014:	d101      	bne.n	800601a <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e03a      	b.n	8006090 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6a1a      	ldr	r2, [r3, #32]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f022 0201 	bic.w	r2, r2, #1
 8006030:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006040:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	011b      	lsls	r3, r3, #4
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	621a      	str	r2, [r3, #32]
      break;
 800605e:	e016      	b.n	800608e <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	6899      	ldr	r1, [r3, #8]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	461a      	mov	r2, r3
 800606e:	f000 f813 	bl	8006098 <TIM_TI1_ConfigInputStage>
      break;
 8006072:	e00c      	b.n	800608e <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6818      	ldr	r0, [r3, #0]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	6899      	ldr	r1, [r3, #8]
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	461a      	mov	r2, r3
 8006082:	f000 f838 	bl	80060f6 <TIM_TI2_ConfigInputStage>
      break;
 8006086:	e002      	b.n	800608e <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8006088:	bf00      	nop
 800608a:	e000      	b.n	800608e <TIM_SlaveTimer_SetConfig+0x112>
        break;
 800608c:	bf00      	nop
  }
  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3718      	adds	r7, #24
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	f023 0201 	bic.w	r2, r3, #1
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 030a 	bic.w	r3, r3, #10
 80060d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	4313      	orrs	r3, r2
 80060dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b087      	sub	sp, #28
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	60b9      	str	r1, [r7, #8]
 8006100:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	f023 0210 	bic.w	r2, r3, #16
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006120:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	031b      	lsls	r3, r3, #12
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	4313      	orrs	r3, r2
 800612a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006132:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	011b      	lsls	r3, r3, #4
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	4313      	orrs	r3, r2
 800613c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	621a      	str	r2, [r3, #32]
}
 800614a:	bf00      	nop
 800614c:	371c      	adds	r7, #28
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006156:	b480      	push	{r7}
 8006158:	b085      	sub	sp, #20
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
 800615e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800616c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	f043 0307 	orr.w	r3, r3, #7
 8006178:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	609a      	str	r2, [r3, #8]
}
 8006180:	bf00      	nop
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
 8006198:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	021a      	lsls	r2, r3, #8
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	431a      	orrs	r2, r3
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	609a      	str	r2, [r3, #8]
}
 80061c0:	bf00      	nop
 80061c2:	371c      	adds	r7, #28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d101      	bne.n	80061e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061e0:	2302      	movs	r3, #2
 80061e2:	e05a      	b.n	800629a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2202      	movs	r2, #2
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800620a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	4313      	orrs	r3, r2
 8006214:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a21      	ldr	r2, [pc, #132]	; (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d022      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006230:	d01d      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a1d      	ldr	r2, [pc, #116]	; (80062ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d018      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a1b      	ldr	r2, [pc, #108]	; (80062b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d013      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a1a      	ldr	r2, [pc, #104]	; (80062b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00e      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a18      	ldr	r2, [pc, #96]	; (80062b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d009      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a17      	ldr	r2, [pc, #92]	; (80062bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d004      	beq.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a15      	ldr	r2, [pc, #84]	; (80062c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d10c      	bne.n	8006288 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006274:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	4313      	orrs	r3, r2
 800627e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40010000 	.word	0x40010000
 80062ac:	40000400 	.word	0x40000400
 80062b0:	40000800 	.word	0x40000800
 80062b4:	40000c00 	.word	0x40000c00
 80062b8:	40010400 	.word	0x40010400
 80062bc:	40014000 	.word	0x40014000
 80062c0:	40001800 	.word	0x40001800

080062c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e03f      	b.n	800637e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d106      	bne.n	8006318 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7fc fa48 	bl	80027a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2224      	movs	r2, #36	; 0x24
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800632e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fc7b 	bl	8006c2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	691a      	ldr	r2, [r3, #16]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006344:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	695a      	ldr	r2, [r3, #20]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006354:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006364:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2220      	movs	r2, #32
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3708      	adds	r7, #8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}

08006386 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b08a      	sub	sp, #40	; 0x28
 800638a:	af02      	add	r7, sp, #8
 800638c:	60f8      	str	r0, [r7, #12]
 800638e:	60b9      	str	r1, [r7, #8]
 8006390:	603b      	str	r3, [r7, #0]
 8006392:	4613      	mov	r3, r2
 8006394:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006396:	2300      	movs	r3, #0
 8006398:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b20      	cmp	r3, #32
 80063a4:	d17c      	bne.n	80064a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <HAL_UART_Transmit+0x2c>
 80063ac:	88fb      	ldrh	r3, [r7, #6]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e075      	b.n	80064a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_UART_Transmit+0x3e>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e06e      	b.n	80064a2 <HAL_UART_Transmit+0x11c>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2221      	movs	r2, #33	; 0x21
 80063d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063da:	f7fc fd6b 	bl	8002eb4 <HAL_GetTick>
 80063de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	88fa      	ldrh	r2, [r7, #6]
 80063e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	88fa      	ldrh	r2, [r7, #6]
 80063ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063f4:	d108      	bne.n	8006408 <HAL_UART_Transmit+0x82>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d104      	bne.n	8006408 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80063fe:	2300      	movs	r3, #0
 8006400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	61bb      	str	r3, [r7, #24]
 8006406:	e003      	b.n	8006410 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800640c:	2300      	movs	r3, #0
 800640e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006418:	e02a      	b.n	8006470 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	2200      	movs	r2, #0
 8006422:	2180      	movs	r1, #128	; 0x80
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 fa3d 	bl	80068a4 <UART_WaitOnFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d001      	beq.n	8006434 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e036      	b.n	80064a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10b      	bne.n	8006452 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	881b      	ldrh	r3, [r3, #0]
 800643e:	461a      	mov	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006448:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	3302      	adds	r3, #2
 800644e:	61bb      	str	r3, [r7, #24]
 8006450:	e007      	b.n	8006462 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	781a      	ldrb	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	3301      	adds	r3, #1
 8006460:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006466:	b29b      	uxth	r3, r3
 8006468:	3b01      	subs	r3, #1
 800646a:	b29a      	uxth	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006474:	b29b      	uxth	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1cf      	bne.n	800641a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2200      	movs	r2, #0
 8006482:	2140      	movs	r1, #64	; 0x40
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f000 fa0d 	bl	80068a4 <UART_WaitOnFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e006      	b.n	80064a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2220      	movs	r2, #32
 8006498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800649c:	2300      	movs	r3, #0
 800649e:	e000      	b.n	80064a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80064a0:	2302      	movs	r3, #2
  }
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3720      	adds	r7, #32
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b084      	sub	sp, #16
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	60f8      	str	r0, [r7, #12]
 80064b2:	60b9      	str	r1, [r7, #8]
 80064b4:	4613      	mov	r3, r2
 80064b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b20      	cmp	r3, #32
 80064c2:	d11d      	bne.n	8006500 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_UART_Receive_IT+0x26>
 80064ca:	88fb      	ldrh	r3, [r7, #6]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e016      	b.n	8006502 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d101      	bne.n	80064e2 <HAL_UART_Receive_IT+0x38>
 80064de:	2302      	movs	r3, #2
 80064e0:	e00f      	b.n	8006502 <HAL_UART_Receive_IT+0x58>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80064f0:	88fb      	ldrh	r3, [r7, #6]
 80064f2:	461a      	mov	r2, r3
 80064f4:	68b9      	ldr	r1, [r7, #8]
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	f000 fa1e 	bl	8006938 <UART_Start_Receive_IT>
 80064fc:	4603      	mov	r3, r0
 80064fe:	e000      	b.n	8006502 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006500:	2302      	movs	r3, #2
  }
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b08a      	sub	sp, #40	; 0x28
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800652c:	2300      	movs	r3, #0
 800652e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006530:	2300      	movs	r3, #0
 8006532:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006536:	f003 030f 	and.w	r3, r3, #15
 800653a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10d      	bne.n	800655e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006544:	f003 0320 	and.w	r3, r3, #32
 8006548:	2b00      	cmp	r3, #0
 800654a:	d008      	beq.n	800655e <HAL_UART_IRQHandler+0x52>
 800654c:	6a3b      	ldr	r3, [r7, #32]
 800654e:	f003 0320 	and.w	r3, r3, #32
 8006552:	2b00      	cmp	r3, #0
 8006554:	d003      	beq.n	800655e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 fad1 	bl	8006afe <UART_Receive_IT>
      return;
 800655c:	e17c      	b.n	8006858 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 80b1 	beq.w	80066c8 <HAL_UART_IRQHandler+0x1bc>
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	f003 0301 	and.w	r3, r3, #1
 800656c:	2b00      	cmp	r3, #0
 800656e:	d105      	bne.n	800657c <HAL_UART_IRQHandler+0x70>
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006576:	2b00      	cmp	r3, #0
 8006578:	f000 80a6 	beq.w	80066c8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00a      	beq.n	800659c <HAL_UART_IRQHandler+0x90>
 8006586:	6a3b      	ldr	r3, [r7, #32]
 8006588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800658c:	2b00      	cmp	r3, #0
 800658e:	d005      	beq.n	800659c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006594:	f043 0201 	orr.w	r2, r3, #1
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800659c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659e:	f003 0304 	and.w	r3, r3, #4
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00a      	beq.n	80065bc <HAL_UART_IRQHandler+0xb0>
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b4:	f043 0202 	orr.w	r2, r3, #2
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00a      	beq.n	80065dc <HAL_UART_IRQHandler+0xd0>
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d005      	beq.n	80065dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d4:	f043 0204 	orr.w	r2, r3, #4
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80065dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065de:	f003 0308 	and.w	r3, r3, #8
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00f      	beq.n	8006606 <HAL_UART_IRQHandler+0xfa>
 80065e6:	6a3b      	ldr	r3, [r7, #32]
 80065e8:	f003 0320 	and.w	r3, r3, #32
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d104      	bne.n	80065fa <HAL_UART_IRQHandler+0xee>
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d005      	beq.n	8006606 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fe:	f043 0208 	orr.w	r2, r3, #8
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 811f 	beq.w	800684e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d007      	beq.n	800662a <HAL_UART_IRQHandler+0x11e>
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	f003 0320 	and.w	r3, r3, #32
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fa6a 	bl	8006afe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006634:	2b40      	cmp	r3, #64	; 0x40
 8006636:	bf0c      	ite	eq
 8006638:	2301      	moveq	r3, #1
 800663a:	2300      	movne	r3, #0
 800663c:	b2db      	uxtb	r3, r3
 800663e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006644:	f003 0308 	and.w	r3, r3, #8
 8006648:	2b00      	cmp	r3, #0
 800664a:	d102      	bne.n	8006652 <HAL_UART_IRQHandler+0x146>
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d031      	beq.n	80066b6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f9aa 	bl	80069ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006662:	2b40      	cmp	r3, #64	; 0x40
 8006664:	d123      	bne.n	80066ae <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	695a      	ldr	r2, [r3, #20]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006674:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667a:	2b00      	cmp	r3, #0
 800667c:	d013      	beq.n	80066a6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006682:	4a77      	ldr	r2, [pc, #476]	; (8006860 <HAL_UART_IRQHandler+0x354>)
 8006684:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668a:	4618      	mov	r0, r3
 800668c:	f7fc fe42 	bl	8003314 <HAL_DMA_Abort_IT>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d016      	beq.n	80066c4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066a0:	4610      	mov	r0, r2
 80066a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a4:	e00e      	b.n	80066c4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f8e6 	bl	8006878 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ac:	e00a      	b.n	80066c4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f8e2 	bl	8006878 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b4:	e006      	b.n	80066c4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f8de 	bl	8006878 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80066c2:	e0c4      	b.n	800684e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c4:	bf00      	nop
    return;
 80066c6:	e0c2      	b.n	800684e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	f040 80a2 	bne.w	8006816 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80066d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d4:	f003 0310 	and.w	r3, r3, #16
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f000 809c 	beq.w	8006816 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80066de:	6a3b      	ldr	r3, [r7, #32]
 80066e0:	f003 0310 	and.w	r3, r3, #16
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 8096 	beq.w	8006816 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066ea:	2300      	movs	r3, #0
 80066ec:	60fb      	str	r3, [r7, #12]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	60fb      	str	r3, [r7, #12]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	60fb      	str	r3, [r7, #12]
 80066fe:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670a:	2b40      	cmp	r3, #64	; 0x40
 800670c:	d14f      	bne.n	80067ae <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006718:	8a3b      	ldrh	r3, [r7, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 8099 	beq.w	8006852 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006724:	8a3a      	ldrh	r2, [r7, #16]
 8006726:	429a      	cmp	r2, r3
 8006728:	f080 8093 	bcs.w	8006852 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	8a3a      	ldrh	r2, [r7, #16]
 8006730:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	69db      	ldr	r3, [r3, #28]
 8006738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800673c:	d02b      	beq.n	8006796 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800674c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	695a      	ldr	r2, [r3, #20]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0201 	bic.w	r2, r2, #1
 800675c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	695a      	ldr	r2, [r3, #20]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800676c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68da      	ldr	r2, [r3, #12]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f022 0210 	bic.w	r2, r2, #16
 800678a:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006790:	4618      	mov	r0, r3
 8006792:	f7fc fd4f 	bl	8003234 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800679e:	b29b      	uxth	r3, r3
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	4619      	mov	r1, r3
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f870 	bl	800688c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80067ac:	e051      	b.n	8006852 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d047      	beq.n	8006856 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80067c6:	8a7b      	ldrh	r3, [r7, #18]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d044      	beq.n	8006856 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68da      	ldr	r2, [r3, #12]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067da:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	695a      	ldr	r2, [r3, #20]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f022 0201 	bic.w	r2, r2, #1
 80067ea:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68da      	ldr	r2, [r3, #12]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 0210 	bic.w	r2, r2, #16
 8006808:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800680a:	8a7b      	ldrh	r3, [r7, #18]
 800680c:	4619      	mov	r1, r3
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f83c 	bl	800688c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006814:	e01f      	b.n	8006856 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800681c:	2b00      	cmp	r3, #0
 800681e:	d008      	beq.n	8006832 <HAL_UART_IRQHandler+0x326>
 8006820:	6a3b      	ldr	r3, [r7, #32]
 8006822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f8ff 	bl	8006a2e <UART_Transmit_IT>
    return;
 8006830:	e012      	b.n	8006858 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00d      	beq.n	8006858 <HAL_UART_IRQHandler+0x34c>
 800683c:	6a3b      	ldr	r3, [r7, #32]
 800683e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006842:	2b00      	cmp	r3, #0
 8006844:	d008      	beq.n	8006858 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f941 	bl	8006ace <UART_EndTransmit_IT>
    return;
 800684c:	e004      	b.n	8006858 <HAL_UART_IRQHandler+0x34c>
    return;
 800684e:	bf00      	nop
 8006850:	e002      	b.n	8006858 <HAL_UART_IRQHandler+0x34c>
      return;
 8006852:	bf00      	nop
 8006854:	e000      	b.n	8006858 <HAL_UART_IRQHandler+0x34c>
      return;
 8006856:	bf00      	nop
  }
}
 8006858:	3728      	adds	r7, #40	; 0x28
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	08006a07 	.word	0x08006a07

08006864 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	460b      	mov	r3, r1
 8006896:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	603b      	str	r3, [r7, #0]
 80068b0:	4613      	mov	r3, r2
 80068b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068b4:	e02c      	b.n	8006910 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068bc:	d028      	beq.n	8006910 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d007      	beq.n	80068d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80068c4:	f7fc faf6 	bl	8002eb4 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	69ba      	ldr	r2, [r7, #24]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d21d      	bcs.n	8006910 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68da      	ldr	r2, [r3, #12]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80068e2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	695a      	ldr	r2, [r3, #20]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 0201 	bic.w	r2, r2, #1
 80068f2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2220      	movs	r2, #32
 80068f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2220      	movs	r2, #32
 8006900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e00f      	b.n	8006930 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	4013      	ands	r3, r2
 800691a:	68ba      	ldr	r2, [r7, #8]
 800691c:	429a      	cmp	r2, r3
 800691e:	bf0c      	ite	eq
 8006920:	2301      	moveq	r3, #1
 8006922:	2300      	movne	r3, #0
 8006924:	b2db      	uxtb	r3, r3
 8006926:	461a      	mov	r2, r3
 8006928:	79fb      	ldrb	r3, [r7, #7]
 800692a:	429a      	cmp	r2, r3
 800692c:	d0c3      	beq.n	80068b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	4613      	mov	r3, r2
 8006944:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	88fa      	ldrh	r2, [r7, #6]
 8006950:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	88fa      	ldrh	r2, [r7, #6]
 8006956:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2222      	movs	r2, #34	; 0x22
 8006962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800697c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	695a      	ldr	r2, [r3, #20]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f042 0201 	orr.w	r2, r2, #1
 800698c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68da      	ldr	r2, [r3, #12]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f042 0220 	orr.w	r2, r2, #32
 800699c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68da      	ldr	r2, [r3, #12]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80069c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	695a      	ldr	r2, [r3, #20]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f022 0201 	bic.w	r2, r2, #1
 80069d2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d107      	bne.n	80069ec <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68da      	ldr	r2, [r3, #12]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 0210 	bic.w	r2, r2, #16
 80069ea:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2220      	movs	r2, #32
 80069f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b084      	sub	sp, #16
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f7ff ff29 	bl	8006878 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a26:	bf00      	nop
 8006a28:	3710      	adds	r7, #16
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b085      	sub	sp, #20
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b21      	cmp	r3, #33	; 0x21
 8006a40:	d13e      	bne.n	8006ac0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a4a:	d114      	bne.n	8006a76 <UART_Transmit_IT+0x48>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d110      	bne.n	8006a76 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a1b      	ldr	r3, [r3, #32]
 8006a58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	881b      	ldrh	r3, [r3, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a1b      	ldr	r3, [r3, #32]
 8006a6e:	1c9a      	adds	r2, r3, #2
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	621a      	str	r2, [r3, #32]
 8006a74:	e008      	b.n	8006a88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	1c59      	adds	r1, r3, #1
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	6211      	str	r1, [r2, #32]
 8006a80:	781a      	ldrb	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	4619      	mov	r1, r3
 8006a96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d10f      	bne.n	8006abc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006aaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68da      	ldr	r2, [r3, #12]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006aba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006abc:	2300      	movs	r3, #0
 8006abe:	e000      	b.n	8006ac2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006ac0:	2302      	movs	r3, #2
  }
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3714      	adds	r7, #20
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b082      	sub	sp, #8
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68da      	ldr	r2, [r3, #12]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ae4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7ff feb8 	bl	8006864 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3708      	adds	r7, #8
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b084      	sub	sp, #16
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	2b22      	cmp	r3, #34	; 0x22
 8006b10:	f040 8087 	bne.w	8006c22 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b1c:	d117      	bne.n	8006b4e <UART_Receive_IT+0x50>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d113      	bne.n	8006b4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b26:	2300      	movs	r3, #0
 8006b28:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b46:	1c9a      	adds	r2, r3, #2
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	629a      	str	r2, [r3, #40]	; 0x28
 8006b4c:	e026      	b.n	8006b9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b52:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006b54:	2300      	movs	r3, #0
 8006b56:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b60:	d007      	beq.n	8006b72 <UART_Receive_IT+0x74>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10a      	bne.n	8006b80 <UART_Receive_IT+0x82>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d106      	bne.n	8006b80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	b2da      	uxtb	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	701a      	strb	r2, [r3, #0]
 8006b7e:	e008      	b.n	8006b92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	4619      	mov	r1, r3
 8006baa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d136      	bne.n	8006c1e <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68da      	ldr	r2, [r3, #12]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f022 0220 	bic.w	r2, r2, #32
 8006bbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68da      	ldr	r2, [r3, #12]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006bce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	695a      	ldr	r2, [r3, #20]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0201 	bic.w	r2, r2, #1
 8006bde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2220      	movs	r2, #32
 8006be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d10e      	bne.n	8006c0e <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	68da      	ldr	r2, [r3, #12]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f022 0210 	bic.w	r2, r2, #16
 8006bfe:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c04:	4619      	mov	r1, r3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7ff fe40 	bl	800688c <HAL_UARTEx_RxEventCallback>
 8006c0c:	e002      	b.n	8006c14 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7fa fd62 	bl	80016d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	e002      	b.n	8006c24 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	e000      	b.n	8006c24 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006c22:	2302      	movs	r3, #2
  }
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c30:	b09f      	sub	sp, #124	; 0x7c
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	691b      	ldr	r3, [r3, #16]
 8006c3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006c40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c42:	68d9      	ldr	r1, [r3, #12]
 8006c44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	ea40 0301 	orr.w	r3, r0, r1
 8006c4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c50:	689a      	ldr	r2, [r3, #8]
 8006c52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c54:	691b      	ldr	r3, [r3, #16]
 8006c56:	431a      	orrs	r2, r3
 8006c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c5a:	695b      	ldr	r3, [r3, #20]
 8006c5c:	431a      	orrs	r2, r3
 8006c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c60:	69db      	ldr	r3, [r3, #28]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c70:	f021 010c 	bic.w	r1, r1, #12
 8006c74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c7a:	430b      	orrs	r3, r1
 8006c7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c8a:	6999      	ldr	r1, [r3, #24]
 8006c8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	ea40 0301 	orr.w	r3, r0, r1
 8006c94:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	4bc5      	ldr	r3, [pc, #788]	; (8006fb0 <UART_SetConfig+0x384>)
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d004      	beq.n	8006caa <UART_SetConfig+0x7e>
 8006ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	4bc3      	ldr	r3, [pc, #780]	; (8006fb4 <UART_SetConfig+0x388>)
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d103      	bne.n	8006cb2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006caa:	f7fd fb7b 	bl	80043a4 <HAL_RCC_GetPCLK2Freq>
 8006cae:	6778      	str	r0, [r7, #116]	; 0x74
 8006cb0:	e002      	b.n	8006cb8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cb2:	f7fd fb63 	bl	800437c <HAL_RCC_GetPCLK1Freq>
 8006cb6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cc0:	f040 80b6 	bne.w	8006e30 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006cc6:	461c      	mov	r4, r3
 8006cc8:	f04f 0500 	mov.w	r5, #0
 8006ccc:	4622      	mov	r2, r4
 8006cce:	462b      	mov	r3, r5
 8006cd0:	1891      	adds	r1, r2, r2
 8006cd2:	6439      	str	r1, [r7, #64]	; 0x40
 8006cd4:	415b      	adcs	r3, r3
 8006cd6:	647b      	str	r3, [r7, #68]	; 0x44
 8006cd8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006cdc:	1912      	adds	r2, r2, r4
 8006cde:	eb45 0303 	adc.w	r3, r5, r3
 8006ce2:	f04f 0000 	mov.w	r0, #0
 8006ce6:	f04f 0100 	mov.w	r1, #0
 8006cea:	00d9      	lsls	r1, r3, #3
 8006cec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006cf0:	00d0      	lsls	r0, r2, #3
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	1911      	adds	r1, r2, r4
 8006cf8:	6639      	str	r1, [r7, #96]	; 0x60
 8006cfa:	416b      	adcs	r3, r5
 8006cfc:	667b      	str	r3, [r7, #100]	; 0x64
 8006cfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	461a      	mov	r2, r3
 8006d04:	f04f 0300 	mov.w	r3, #0
 8006d08:	1891      	adds	r1, r2, r2
 8006d0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d0c:	415b      	adcs	r3, r3
 8006d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d14:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006d18:	f7f9 fab2 	bl	8000280 <__aeabi_uldivmod>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	460b      	mov	r3, r1
 8006d20:	4ba5      	ldr	r3, [pc, #660]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006d22:	fba3 2302 	umull	r2, r3, r3, r2
 8006d26:	095b      	lsrs	r3, r3, #5
 8006d28:	011e      	lsls	r6, r3, #4
 8006d2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d2c:	461c      	mov	r4, r3
 8006d2e:	f04f 0500 	mov.w	r5, #0
 8006d32:	4622      	mov	r2, r4
 8006d34:	462b      	mov	r3, r5
 8006d36:	1891      	adds	r1, r2, r2
 8006d38:	6339      	str	r1, [r7, #48]	; 0x30
 8006d3a:	415b      	adcs	r3, r3
 8006d3c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d3e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006d42:	1912      	adds	r2, r2, r4
 8006d44:	eb45 0303 	adc.w	r3, r5, r3
 8006d48:	f04f 0000 	mov.w	r0, #0
 8006d4c:	f04f 0100 	mov.w	r1, #0
 8006d50:	00d9      	lsls	r1, r3, #3
 8006d52:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d56:	00d0      	lsls	r0, r2, #3
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	1911      	adds	r1, r2, r4
 8006d5e:	65b9      	str	r1, [r7, #88]	; 0x58
 8006d60:	416b      	adcs	r3, r5
 8006d62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	461a      	mov	r2, r3
 8006d6a:	f04f 0300 	mov.w	r3, #0
 8006d6e:	1891      	adds	r1, r2, r2
 8006d70:	62b9      	str	r1, [r7, #40]	; 0x28
 8006d72:	415b      	adcs	r3, r3
 8006d74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d7a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006d7e:	f7f9 fa7f 	bl	8000280 <__aeabi_uldivmod>
 8006d82:	4602      	mov	r2, r0
 8006d84:	460b      	mov	r3, r1
 8006d86:	4b8c      	ldr	r3, [pc, #560]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006d88:	fba3 1302 	umull	r1, r3, r3, r2
 8006d8c:	095b      	lsrs	r3, r3, #5
 8006d8e:	2164      	movs	r1, #100	; 0x64
 8006d90:	fb01 f303 	mul.w	r3, r1, r3
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	00db      	lsls	r3, r3, #3
 8006d98:	3332      	adds	r3, #50	; 0x32
 8006d9a:	4a87      	ldr	r2, [pc, #540]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006da0:	095b      	lsrs	r3, r3, #5
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006da8:	441e      	add	r6, r3
 8006daa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006dac:	4618      	mov	r0, r3
 8006dae:	f04f 0100 	mov.w	r1, #0
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	1894      	adds	r4, r2, r2
 8006db8:	623c      	str	r4, [r7, #32]
 8006dba:	415b      	adcs	r3, r3
 8006dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8006dbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006dc2:	1812      	adds	r2, r2, r0
 8006dc4:	eb41 0303 	adc.w	r3, r1, r3
 8006dc8:	f04f 0400 	mov.w	r4, #0
 8006dcc:	f04f 0500 	mov.w	r5, #0
 8006dd0:	00dd      	lsls	r5, r3, #3
 8006dd2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006dd6:	00d4      	lsls	r4, r2, #3
 8006dd8:	4622      	mov	r2, r4
 8006dda:	462b      	mov	r3, r5
 8006ddc:	1814      	adds	r4, r2, r0
 8006dde:	653c      	str	r4, [r7, #80]	; 0x50
 8006de0:	414b      	adcs	r3, r1
 8006de2:	657b      	str	r3, [r7, #84]	; 0x54
 8006de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	461a      	mov	r2, r3
 8006dea:	f04f 0300 	mov.w	r3, #0
 8006dee:	1891      	adds	r1, r2, r2
 8006df0:	61b9      	str	r1, [r7, #24]
 8006df2:	415b      	adcs	r3, r3
 8006df4:	61fb      	str	r3, [r7, #28]
 8006df6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006dfa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006dfe:	f7f9 fa3f 	bl	8000280 <__aeabi_uldivmod>
 8006e02:	4602      	mov	r2, r0
 8006e04:	460b      	mov	r3, r1
 8006e06:	4b6c      	ldr	r3, [pc, #432]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006e08:	fba3 1302 	umull	r1, r3, r3, r2
 8006e0c:	095b      	lsrs	r3, r3, #5
 8006e0e:	2164      	movs	r1, #100	; 0x64
 8006e10:	fb01 f303 	mul.w	r3, r1, r3
 8006e14:	1ad3      	subs	r3, r2, r3
 8006e16:	00db      	lsls	r3, r3, #3
 8006e18:	3332      	adds	r3, #50	; 0x32
 8006e1a:	4a67      	ldr	r2, [pc, #412]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e20:	095b      	lsrs	r3, r3, #5
 8006e22:	f003 0207 	and.w	r2, r3, #7
 8006e26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4432      	add	r2, r6
 8006e2c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e2e:	e0b9      	b.n	8006fa4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e32:	461c      	mov	r4, r3
 8006e34:	f04f 0500 	mov.w	r5, #0
 8006e38:	4622      	mov	r2, r4
 8006e3a:	462b      	mov	r3, r5
 8006e3c:	1891      	adds	r1, r2, r2
 8006e3e:	6139      	str	r1, [r7, #16]
 8006e40:	415b      	adcs	r3, r3
 8006e42:	617b      	str	r3, [r7, #20]
 8006e44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006e48:	1912      	adds	r2, r2, r4
 8006e4a:	eb45 0303 	adc.w	r3, r5, r3
 8006e4e:	f04f 0000 	mov.w	r0, #0
 8006e52:	f04f 0100 	mov.w	r1, #0
 8006e56:	00d9      	lsls	r1, r3, #3
 8006e58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006e5c:	00d0      	lsls	r0, r2, #3
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	eb12 0804 	adds.w	r8, r2, r4
 8006e66:	eb43 0905 	adc.w	r9, r3, r5
 8006e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f04f 0100 	mov.w	r1, #0
 8006e74:	f04f 0200 	mov.w	r2, #0
 8006e78:	f04f 0300 	mov.w	r3, #0
 8006e7c:	008b      	lsls	r3, r1, #2
 8006e7e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006e82:	0082      	lsls	r2, r0, #2
 8006e84:	4640      	mov	r0, r8
 8006e86:	4649      	mov	r1, r9
 8006e88:	f7f9 f9fa 	bl	8000280 <__aeabi_uldivmod>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	460b      	mov	r3, r1
 8006e90:	4b49      	ldr	r3, [pc, #292]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006e92:	fba3 2302 	umull	r2, r3, r3, r2
 8006e96:	095b      	lsrs	r3, r3, #5
 8006e98:	011e      	lsls	r6, r3, #4
 8006e9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f04f 0100 	mov.w	r1, #0
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	1894      	adds	r4, r2, r2
 8006ea8:	60bc      	str	r4, [r7, #8]
 8006eaa:	415b      	adcs	r3, r3
 8006eac:	60fb      	str	r3, [r7, #12]
 8006eae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006eb2:	1812      	adds	r2, r2, r0
 8006eb4:	eb41 0303 	adc.w	r3, r1, r3
 8006eb8:	f04f 0400 	mov.w	r4, #0
 8006ebc:	f04f 0500 	mov.w	r5, #0
 8006ec0:	00dd      	lsls	r5, r3, #3
 8006ec2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006ec6:	00d4      	lsls	r4, r2, #3
 8006ec8:	4622      	mov	r2, r4
 8006eca:	462b      	mov	r3, r5
 8006ecc:	1814      	adds	r4, r2, r0
 8006ece:	64bc      	str	r4, [r7, #72]	; 0x48
 8006ed0:	414b      	adcs	r3, r1
 8006ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ed4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f04f 0100 	mov.w	r1, #0
 8006ede:	f04f 0200 	mov.w	r2, #0
 8006ee2:	f04f 0300 	mov.w	r3, #0
 8006ee6:	008b      	lsls	r3, r1, #2
 8006ee8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006eec:	0082      	lsls	r2, r0, #2
 8006eee:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006ef2:	f7f9 f9c5 	bl	8000280 <__aeabi_uldivmod>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4b2f      	ldr	r3, [pc, #188]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006efc:	fba3 1302 	umull	r1, r3, r3, r2
 8006f00:	095b      	lsrs	r3, r3, #5
 8006f02:	2164      	movs	r1, #100	; 0x64
 8006f04:	fb01 f303 	mul.w	r3, r1, r3
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	011b      	lsls	r3, r3, #4
 8006f0c:	3332      	adds	r3, #50	; 0x32
 8006f0e:	4a2a      	ldr	r2, [pc, #168]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006f10:	fba2 2303 	umull	r2, r3, r2, r3
 8006f14:	095b      	lsrs	r3, r3, #5
 8006f16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f1a:	441e      	add	r6, r3
 8006f1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f04f 0100 	mov.w	r1, #0
 8006f24:	4602      	mov	r2, r0
 8006f26:	460b      	mov	r3, r1
 8006f28:	1894      	adds	r4, r2, r2
 8006f2a:	603c      	str	r4, [r7, #0]
 8006f2c:	415b      	adcs	r3, r3
 8006f2e:	607b      	str	r3, [r7, #4]
 8006f30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f34:	1812      	adds	r2, r2, r0
 8006f36:	eb41 0303 	adc.w	r3, r1, r3
 8006f3a:	f04f 0400 	mov.w	r4, #0
 8006f3e:	f04f 0500 	mov.w	r5, #0
 8006f42:	00dd      	lsls	r5, r3, #3
 8006f44:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006f48:	00d4      	lsls	r4, r2, #3
 8006f4a:	4622      	mov	r2, r4
 8006f4c:	462b      	mov	r3, r5
 8006f4e:	eb12 0a00 	adds.w	sl, r2, r0
 8006f52:	eb43 0b01 	adc.w	fp, r3, r1
 8006f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f04f 0100 	mov.w	r1, #0
 8006f60:	f04f 0200 	mov.w	r2, #0
 8006f64:	f04f 0300 	mov.w	r3, #0
 8006f68:	008b      	lsls	r3, r1, #2
 8006f6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006f6e:	0082      	lsls	r2, r0, #2
 8006f70:	4650      	mov	r0, sl
 8006f72:	4659      	mov	r1, fp
 8006f74:	f7f9 f984 	bl	8000280 <__aeabi_uldivmod>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4b0e      	ldr	r3, [pc, #56]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	2164      	movs	r1, #100	; 0x64
 8006f86:	fb01 f303 	mul.w	r3, r1, r3
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	011b      	lsls	r3, r3, #4
 8006f8e:	3332      	adds	r3, #50	; 0x32
 8006f90:	4a09      	ldr	r2, [pc, #36]	; (8006fb8 <UART_SetConfig+0x38c>)
 8006f92:	fba2 2303 	umull	r2, r3, r2, r3
 8006f96:	095b      	lsrs	r3, r3, #5
 8006f98:	f003 020f 	and.w	r2, r3, #15
 8006f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4432      	add	r2, r6
 8006fa2:	609a      	str	r2, [r3, #8]
}
 8006fa4:	bf00      	nop
 8006fa6:	377c      	adds	r7, #124	; 0x7c
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fae:	bf00      	nop
 8006fb0:	40011000 	.word	0x40011000
 8006fb4:	40011400 	.word	0x40011400
 8006fb8:	51eb851f 	.word	0x51eb851f

08006fbc <__errno>:
 8006fbc:	4b01      	ldr	r3, [pc, #4]	; (8006fc4 <__errno+0x8>)
 8006fbe:	6818      	ldr	r0, [r3, #0]
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	2000003c 	.word	0x2000003c

08006fc8 <__libc_init_array>:
 8006fc8:	b570      	push	{r4, r5, r6, lr}
 8006fca:	4d0d      	ldr	r5, [pc, #52]	; (8007000 <__libc_init_array+0x38>)
 8006fcc:	4c0d      	ldr	r4, [pc, #52]	; (8007004 <__libc_init_array+0x3c>)
 8006fce:	1b64      	subs	r4, r4, r5
 8006fd0:	10a4      	asrs	r4, r4, #2
 8006fd2:	2600      	movs	r6, #0
 8006fd4:	42a6      	cmp	r6, r4
 8006fd6:	d109      	bne.n	8006fec <__libc_init_array+0x24>
 8006fd8:	4d0b      	ldr	r5, [pc, #44]	; (8007008 <__libc_init_array+0x40>)
 8006fda:	4c0c      	ldr	r4, [pc, #48]	; (800700c <__libc_init_array+0x44>)
 8006fdc:	f001 f9be 	bl	800835c <_init>
 8006fe0:	1b64      	subs	r4, r4, r5
 8006fe2:	10a4      	asrs	r4, r4, #2
 8006fe4:	2600      	movs	r6, #0
 8006fe6:	42a6      	cmp	r6, r4
 8006fe8:	d105      	bne.n	8006ff6 <__libc_init_array+0x2e>
 8006fea:	bd70      	pop	{r4, r5, r6, pc}
 8006fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff0:	4798      	blx	r3
 8006ff2:	3601      	adds	r6, #1
 8006ff4:	e7ee      	b.n	8006fd4 <__libc_init_array+0xc>
 8006ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ffa:	4798      	blx	r3
 8006ffc:	3601      	adds	r6, #1
 8006ffe:	e7f2      	b.n	8006fe6 <__libc_init_array+0x1e>
 8007000:	08008628 	.word	0x08008628
 8007004:	08008628 	.word	0x08008628
 8007008:	08008628 	.word	0x08008628
 800700c:	0800862c 	.word	0x0800862c

08007010 <memcpy>:
 8007010:	440a      	add	r2, r1
 8007012:	4291      	cmp	r1, r2
 8007014:	f100 33ff 	add.w	r3, r0, #4294967295
 8007018:	d100      	bne.n	800701c <memcpy+0xc>
 800701a:	4770      	bx	lr
 800701c:	b510      	push	{r4, lr}
 800701e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007022:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007026:	4291      	cmp	r1, r2
 8007028:	d1f9      	bne.n	800701e <memcpy+0xe>
 800702a:	bd10      	pop	{r4, pc}

0800702c <memset>:
 800702c:	4402      	add	r2, r0
 800702e:	4603      	mov	r3, r0
 8007030:	4293      	cmp	r3, r2
 8007032:	d100      	bne.n	8007036 <memset+0xa>
 8007034:	4770      	bx	lr
 8007036:	f803 1b01 	strb.w	r1, [r3], #1
 800703a:	e7f9      	b.n	8007030 <memset+0x4>

0800703c <_free_r>:
 800703c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800703e:	2900      	cmp	r1, #0
 8007040:	d048      	beq.n	80070d4 <_free_r+0x98>
 8007042:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007046:	9001      	str	r0, [sp, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	f1a1 0404 	sub.w	r4, r1, #4
 800704e:	bfb8      	it	lt
 8007050:	18e4      	addlt	r4, r4, r3
 8007052:	f000 fcb1 	bl	80079b8 <__malloc_lock>
 8007056:	4a20      	ldr	r2, [pc, #128]	; (80070d8 <_free_r+0x9c>)
 8007058:	9801      	ldr	r0, [sp, #4]
 800705a:	6813      	ldr	r3, [r2, #0]
 800705c:	4615      	mov	r5, r2
 800705e:	b933      	cbnz	r3, 800706e <_free_r+0x32>
 8007060:	6063      	str	r3, [r4, #4]
 8007062:	6014      	str	r4, [r2, #0]
 8007064:	b003      	add	sp, #12
 8007066:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800706a:	f000 bcab 	b.w	80079c4 <__malloc_unlock>
 800706e:	42a3      	cmp	r3, r4
 8007070:	d90b      	bls.n	800708a <_free_r+0x4e>
 8007072:	6821      	ldr	r1, [r4, #0]
 8007074:	1862      	adds	r2, r4, r1
 8007076:	4293      	cmp	r3, r2
 8007078:	bf04      	itt	eq
 800707a:	681a      	ldreq	r2, [r3, #0]
 800707c:	685b      	ldreq	r3, [r3, #4]
 800707e:	6063      	str	r3, [r4, #4]
 8007080:	bf04      	itt	eq
 8007082:	1852      	addeq	r2, r2, r1
 8007084:	6022      	streq	r2, [r4, #0]
 8007086:	602c      	str	r4, [r5, #0]
 8007088:	e7ec      	b.n	8007064 <_free_r+0x28>
 800708a:	461a      	mov	r2, r3
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	b10b      	cbz	r3, 8007094 <_free_r+0x58>
 8007090:	42a3      	cmp	r3, r4
 8007092:	d9fa      	bls.n	800708a <_free_r+0x4e>
 8007094:	6811      	ldr	r1, [r2, #0]
 8007096:	1855      	adds	r5, r2, r1
 8007098:	42a5      	cmp	r5, r4
 800709a:	d10b      	bne.n	80070b4 <_free_r+0x78>
 800709c:	6824      	ldr	r4, [r4, #0]
 800709e:	4421      	add	r1, r4
 80070a0:	1854      	adds	r4, r2, r1
 80070a2:	42a3      	cmp	r3, r4
 80070a4:	6011      	str	r1, [r2, #0]
 80070a6:	d1dd      	bne.n	8007064 <_free_r+0x28>
 80070a8:	681c      	ldr	r4, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	6053      	str	r3, [r2, #4]
 80070ae:	4421      	add	r1, r4
 80070b0:	6011      	str	r1, [r2, #0]
 80070b2:	e7d7      	b.n	8007064 <_free_r+0x28>
 80070b4:	d902      	bls.n	80070bc <_free_r+0x80>
 80070b6:	230c      	movs	r3, #12
 80070b8:	6003      	str	r3, [r0, #0]
 80070ba:	e7d3      	b.n	8007064 <_free_r+0x28>
 80070bc:	6825      	ldr	r5, [r4, #0]
 80070be:	1961      	adds	r1, r4, r5
 80070c0:	428b      	cmp	r3, r1
 80070c2:	bf04      	itt	eq
 80070c4:	6819      	ldreq	r1, [r3, #0]
 80070c6:	685b      	ldreq	r3, [r3, #4]
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	bf04      	itt	eq
 80070cc:	1949      	addeq	r1, r1, r5
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	6054      	str	r4, [r2, #4]
 80070d2:	e7c7      	b.n	8007064 <_free_r+0x28>
 80070d4:	b003      	add	sp, #12
 80070d6:	bd30      	pop	{r4, r5, pc}
 80070d8:	200000d8 	.word	0x200000d8

080070dc <_malloc_r>:
 80070dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070de:	1ccd      	adds	r5, r1, #3
 80070e0:	f025 0503 	bic.w	r5, r5, #3
 80070e4:	3508      	adds	r5, #8
 80070e6:	2d0c      	cmp	r5, #12
 80070e8:	bf38      	it	cc
 80070ea:	250c      	movcc	r5, #12
 80070ec:	2d00      	cmp	r5, #0
 80070ee:	4606      	mov	r6, r0
 80070f0:	db01      	blt.n	80070f6 <_malloc_r+0x1a>
 80070f2:	42a9      	cmp	r1, r5
 80070f4:	d903      	bls.n	80070fe <_malloc_r+0x22>
 80070f6:	230c      	movs	r3, #12
 80070f8:	6033      	str	r3, [r6, #0]
 80070fa:	2000      	movs	r0, #0
 80070fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070fe:	f000 fc5b 	bl	80079b8 <__malloc_lock>
 8007102:	4921      	ldr	r1, [pc, #132]	; (8007188 <_malloc_r+0xac>)
 8007104:	680a      	ldr	r2, [r1, #0]
 8007106:	4614      	mov	r4, r2
 8007108:	b99c      	cbnz	r4, 8007132 <_malloc_r+0x56>
 800710a:	4f20      	ldr	r7, [pc, #128]	; (800718c <_malloc_r+0xb0>)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	b923      	cbnz	r3, 800711a <_malloc_r+0x3e>
 8007110:	4621      	mov	r1, r4
 8007112:	4630      	mov	r0, r6
 8007114:	f000 f8ca 	bl	80072ac <_sbrk_r>
 8007118:	6038      	str	r0, [r7, #0]
 800711a:	4629      	mov	r1, r5
 800711c:	4630      	mov	r0, r6
 800711e:	f000 f8c5 	bl	80072ac <_sbrk_r>
 8007122:	1c43      	adds	r3, r0, #1
 8007124:	d123      	bne.n	800716e <_malloc_r+0x92>
 8007126:	230c      	movs	r3, #12
 8007128:	6033      	str	r3, [r6, #0]
 800712a:	4630      	mov	r0, r6
 800712c:	f000 fc4a 	bl	80079c4 <__malloc_unlock>
 8007130:	e7e3      	b.n	80070fa <_malloc_r+0x1e>
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	1b5b      	subs	r3, r3, r5
 8007136:	d417      	bmi.n	8007168 <_malloc_r+0x8c>
 8007138:	2b0b      	cmp	r3, #11
 800713a:	d903      	bls.n	8007144 <_malloc_r+0x68>
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	441c      	add	r4, r3
 8007140:	6025      	str	r5, [r4, #0]
 8007142:	e004      	b.n	800714e <_malloc_r+0x72>
 8007144:	6863      	ldr	r3, [r4, #4]
 8007146:	42a2      	cmp	r2, r4
 8007148:	bf0c      	ite	eq
 800714a:	600b      	streq	r3, [r1, #0]
 800714c:	6053      	strne	r3, [r2, #4]
 800714e:	4630      	mov	r0, r6
 8007150:	f000 fc38 	bl	80079c4 <__malloc_unlock>
 8007154:	f104 000b 	add.w	r0, r4, #11
 8007158:	1d23      	adds	r3, r4, #4
 800715a:	f020 0007 	bic.w	r0, r0, #7
 800715e:	1ac2      	subs	r2, r0, r3
 8007160:	d0cc      	beq.n	80070fc <_malloc_r+0x20>
 8007162:	1a1b      	subs	r3, r3, r0
 8007164:	50a3      	str	r3, [r4, r2]
 8007166:	e7c9      	b.n	80070fc <_malloc_r+0x20>
 8007168:	4622      	mov	r2, r4
 800716a:	6864      	ldr	r4, [r4, #4]
 800716c:	e7cc      	b.n	8007108 <_malloc_r+0x2c>
 800716e:	1cc4      	adds	r4, r0, #3
 8007170:	f024 0403 	bic.w	r4, r4, #3
 8007174:	42a0      	cmp	r0, r4
 8007176:	d0e3      	beq.n	8007140 <_malloc_r+0x64>
 8007178:	1a21      	subs	r1, r4, r0
 800717a:	4630      	mov	r0, r6
 800717c:	f000 f896 	bl	80072ac <_sbrk_r>
 8007180:	3001      	adds	r0, #1
 8007182:	d1dd      	bne.n	8007140 <_malloc_r+0x64>
 8007184:	e7cf      	b.n	8007126 <_malloc_r+0x4a>
 8007186:	bf00      	nop
 8007188:	200000d8 	.word	0x200000d8
 800718c:	200000dc 	.word	0x200000dc

08007190 <iprintf>:
 8007190:	b40f      	push	{r0, r1, r2, r3}
 8007192:	4b0a      	ldr	r3, [pc, #40]	; (80071bc <iprintf+0x2c>)
 8007194:	b513      	push	{r0, r1, r4, lr}
 8007196:	681c      	ldr	r4, [r3, #0]
 8007198:	b124      	cbz	r4, 80071a4 <iprintf+0x14>
 800719a:	69a3      	ldr	r3, [r4, #24]
 800719c:	b913      	cbnz	r3, 80071a4 <iprintf+0x14>
 800719e:	4620      	mov	r0, r4
 80071a0:	f000 faf4 	bl	800778c <__sinit>
 80071a4:	ab05      	add	r3, sp, #20
 80071a6:	9a04      	ldr	r2, [sp, #16]
 80071a8:	68a1      	ldr	r1, [r4, #8]
 80071aa:	9301      	str	r3, [sp, #4]
 80071ac:	4620      	mov	r0, r4
 80071ae:	f000 fd95 	bl	8007cdc <_vfiprintf_r>
 80071b2:	b002      	add	sp, #8
 80071b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071b8:	b004      	add	sp, #16
 80071ba:	4770      	bx	lr
 80071bc:	2000003c 	.word	0x2000003c

080071c0 <_puts_r>:
 80071c0:	b570      	push	{r4, r5, r6, lr}
 80071c2:	460e      	mov	r6, r1
 80071c4:	4605      	mov	r5, r0
 80071c6:	b118      	cbz	r0, 80071d0 <_puts_r+0x10>
 80071c8:	6983      	ldr	r3, [r0, #24]
 80071ca:	b90b      	cbnz	r3, 80071d0 <_puts_r+0x10>
 80071cc:	f000 fade 	bl	800778c <__sinit>
 80071d0:	69ab      	ldr	r3, [r5, #24]
 80071d2:	68ac      	ldr	r4, [r5, #8]
 80071d4:	b913      	cbnz	r3, 80071dc <_puts_r+0x1c>
 80071d6:	4628      	mov	r0, r5
 80071d8:	f000 fad8 	bl	800778c <__sinit>
 80071dc:	4b2c      	ldr	r3, [pc, #176]	; (8007290 <_puts_r+0xd0>)
 80071de:	429c      	cmp	r4, r3
 80071e0:	d120      	bne.n	8007224 <_puts_r+0x64>
 80071e2:	686c      	ldr	r4, [r5, #4]
 80071e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071e6:	07db      	lsls	r3, r3, #31
 80071e8:	d405      	bmi.n	80071f6 <_puts_r+0x36>
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	0598      	lsls	r0, r3, #22
 80071ee:	d402      	bmi.n	80071f6 <_puts_r+0x36>
 80071f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071f2:	f000 fb69 	bl	80078c8 <__retarget_lock_acquire_recursive>
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	0719      	lsls	r1, r3, #28
 80071fa:	d51d      	bpl.n	8007238 <_puts_r+0x78>
 80071fc:	6923      	ldr	r3, [r4, #16]
 80071fe:	b1db      	cbz	r3, 8007238 <_puts_r+0x78>
 8007200:	3e01      	subs	r6, #1
 8007202:	68a3      	ldr	r3, [r4, #8]
 8007204:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007208:	3b01      	subs	r3, #1
 800720a:	60a3      	str	r3, [r4, #8]
 800720c:	bb39      	cbnz	r1, 800725e <_puts_r+0x9e>
 800720e:	2b00      	cmp	r3, #0
 8007210:	da38      	bge.n	8007284 <_puts_r+0xc4>
 8007212:	4622      	mov	r2, r4
 8007214:	210a      	movs	r1, #10
 8007216:	4628      	mov	r0, r5
 8007218:	f000 f8bc 	bl	8007394 <__swbuf_r>
 800721c:	3001      	adds	r0, #1
 800721e:	d011      	beq.n	8007244 <_puts_r+0x84>
 8007220:	250a      	movs	r5, #10
 8007222:	e011      	b.n	8007248 <_puts_r+0x88>
 8007224:	4b1b      	ldr	r3, [pc, #108]	; (8007294 <_puts_r+0xd4>)
 8007226:	429c      	cmp	r4, r3
 8007228:	d101      	bne.n	800722e <_puts_r+0x6e>
 800722a:	68ac      	ldr	r4, [r5, #8]
 800722c:	e7da      	b.n	80071e4 <_puts_r+0x24>
 800722e:	4b1a      	ldr	r3, [pc, #104]	; (8007298 <_puts_r+0xd8>)
 8007230:	429c      	cmp	r4, r3
 8007232:	bf08      	it	eq
 8007234:	68ec      	ldreq	r4, [r5, #12]
 8007236:	e7d5      	b.n	80071e4 <_puts_r+0x24>
 8007238:	4621      	mov	r1, r4
 800723a:	4628      	mov	r0, r5
 800723c:	f000 f90e 	bl	800745c <__swsetup_r>
 8007240:	2800      	cmp	r0, #0
 8007242:	d0dd      	beq.n	8007200 <_puts_r+0x40>
 8007244:	f04f 35ff 	mov.w	r5, #4294967295
 8007248:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800724a:	07da      	lsls	r2, r3, #31
 800724c:	d405      	bmi.n	800725a <_puts_r+0x9a>
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	059b      	lsls	r3, r3, #22
 8007252:	d402      	bmi.n	800725a <_puts_r+0x9a>
 8007254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007256:	f000 fb38 	bl	80078ca <__retarget_lock_release_recursive>
 800725a:	4628      	mov	r0, r5
 800725c:	bd70      	pop	{r4, r5, r6, pc}
 800725e:	2b00      	cmp	r3, #0
 8007260:	da04      	bge.n	800726c <_puts_r+0xac>
 8007262:	69a2      	ldr	r2, [r4, #24]
 8007264:	429a      	cmp	r2, r3
 8007266:	dc06      	bgt.n	8007276 <_puts_r+0xb6>
 8007268:	290a      	cmp	r1, #10
 800726a:	d004      	beq.n	8007276 <_puts_r+0xb6>
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	6022      	str	r2, [r4, #0]
 8007272:	7019      	strb	r1, [r3, #0]
 8007274:	e7c5      	b.n	8007202 <_puts_r+0x42>
 8007276:	4622      	mov	r2, r4
 8007278:	4628      	mov	r0, r5
 800727a:	f000 f88b 	bl	8007394 <__swbuf_r>
 800727e:	3001      	adds	r0, #1
 8007280:	d1bf      	bne.n	8007202 <_puts_r+0x42>
 8007282:	e7df      	b.n	8007244 <_puts_r+0x84>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	250a      	movs	r5, #10
 8007288:	1c5a      	adds	r2, r3, #1
 800728a:	6022      	str	r2, [r4, #0]
 800728c:	701d      	strb	r5, [r3, #0]
 800728e:	e7db      	b.n	8007248 <_puts_r+0x88>
 8007290:	080085ac 	.word	0x080085ac
 8007294:	080085cc 	.word	0x080085cc
 8007298:	0800858c 	.word	0x0800858c

0800729c <puts>:
 800729c:	4b02      	ldr	r3, [pc, #8]	; (80072a8 <puts+0xc>)
 800729e:	4601      	mov	r1, r0
 80072a0:	6818      	ldr	r0, [r3, #0]
 80072a2:	f7ff bf8d 	b.w	80071c0 <_puts_r>
 80072a6:	bf00      	nop
 80072a8:	2000003c 	.word	0x2000003c

080072ac <_sbrk_r>:
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4d06      	ldr	r5, [pc, #24]	; (80072c8 <_sbrk_r+0x1c>)
 80072b0:	2300      	movs	r3, #0
 80072b2:	4604      	mov	r4, r0
 80072b4:	4608      	mov	r0, r1
 80072b6:	602b      	str	r3, [r5, #0]
 80072b8:	f7fb fd54 	bl	8002d64 <_sbrk>
 80072bc:	1c43      	adds	r3, r0, #1
 80072be:	d102      	bne.n	80072c6 <_sbrk_r+0x1a>
 80072c0:	682b      	ldr	r3, [r5, #0]
 80072c2:	b103      	cbz	r3, 80072c6 <_sbrk_r+0x1a>
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	bd38      	pop	{r3, r4, r5, pc}
 80072c8:	200005b4 	.word	0x200005b4

080072cc <siprintf>:
 80072cc:	b40e      	push	{r1, r2, r3}
 80072ce:	b500      	push	{lr}
 80072d0:	b09c      	sub	sp, #112	; 0x70
 80072d2:	ab1d      	add	r3, sp, #116	; 0x74
 80072d4:	9002      	str	r0, [sp, #8]
 80072d6:	9006      	str	r0, [sp, #24]
 80072d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072dc:	4809      	ldr	r0, [pc, #36]	; (8007304 <siprintf+0x38>)
 80072de:	9107      	str	r1, [sp, #28]
 80072e0:	9104      	str	r1, [sp, #16]
 80072e2:	4909      	ldr	r1, [pc, #36]	; (8007308 <siprintf+0x3c>)
 80072e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072e8:	9105      	str	r1, [sp, #20]
 80072ea:	6800      	ldr	r0, [r0, #0]
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	a902      	add	r1, sp, #8
 80072f0:	f000 fbca 	bl	8007a88 <_svfiprintf_r>
 80072f4:	9b02      	ldr	r3, [sp, #8]
 80072f6:	2200      	movs	r2, #0
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	b01c      	add	sp, #112	; 0x70
 80072fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007300:	b003      	add	sp, #12
 8007302:	4770      	bx	lr
 8007304:	2000003c 	.word	0x2000003c
 8007308:	ffff0208 	.word	0xffff0208

0800730c <__sread>:
 800730c:	b510      	push	{r4, lr}
 800730e:	460c      	mov	r4, r1
 8007310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007314:	f000 ffa6 	bl	8008264 <_read_r>
 8007318:	2800      	cmp	r0, #0
 800731a:	bfab      	itete	ge
 800731c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800731e:	89a3      	ldrhlt	r3, [r4, #12]
 8007320:	181b      	addge	r3, r3, r0
 8007322:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007326:	bfac      	ite	ge
 8007328:	6563      	strge	r3, [r4, #84]	; 0x54
 800732a:	81a3      	strhlt	r3, [r4, #12]
 800732c:	bd10      	pop	{r4, pc}

0800732e <__swrite>:
 800732e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007332:	461f      	mov	r7, r3
 8007334:	898b      	ldrh	r3, [r1, #12]
 8007336:	05db      	lsls	r3, r3, #23
 8007338:	4605      	mov	r5, r0
 800733a:	460c      	mov	r4, r1
 800733c:	4616      	mov	r6, r2
 800733e:	d505      	bpl.n	800734c <__swrite+0x1e>
 8007340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007344:	2302      	movs	r3, #2
 8007346:	2200      	movs	r2, #0
 8007348:	f000 fac0 	bl	80078cc <_lseek_r>
 800734c:	89a3      	ldrh	r3, [r4, #12]
 800734e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007352:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007356:	81a3      	strh	r3, [r4, #12]
 8007358:	4632      	mov	r2, r6
 800735a:	463b      	mov	r3, r7
 800735c:	4628      	mov	r0, r5
 800735e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007362:	f000 b869 	b.w	8007438 <_write_r>

08007366 <__sseek>:
 8007366:	b510      	push	{r4, lr}
 8007368:	460c      	mov	r4, r1
 800736a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800736e:	f000 faad 	bl	80078cc <_lseek_r>
 8007372:	1c43      	adds	r3, r0, #1
 8007374:	89a3      	ldrh	r3, [r4, #12]
 8007376:	bf15      	itete	ne
 8007378:	6560      	strne	r0, [r4, #84]	; 0x54
 800737a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800737e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007382:	81a3      	strheq	r3, [r4, #12]
 8007384:	bf18      	it	ne
 8007386:	81a3      	strhne	r3, [r4, #12]
 8007388:	bd10      	pop	{r4, pc}

0800738a <__sclose>:
 800738a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800738e:	f000 b8d3 	b.w	8007538 <_close_r>
	...

08007394 <__swbuf_r>:
 8007394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007396:	460e      	mov	r6, r1
 8007398:	4614      	mov	r4, r2
 800739a:	4605      	mov	r5, r0
 800739c:	b118      	cbz	r0, 80073a6 <__swbuf_r+0x12>
 800739e:	6983      	ldr	r3, [r0, #24]
 80073a0:	b90b      	cbnz	r3, 80073a6 <__swbuf_r+0x12>
 80073a2:	f000 f9f3 	bl	800778c <__sinit>
 80073a6:	4b21      	ldr	r3, [pc, #132]	; (800742c <__swbuf_r+0x98>)
 80073a8:	429c      	cmp	r4, r3
 80073aa:	d12b      	bne.n	8007404 <__swbuf_r+0x70>
 80073ac:	686c      	ldr	r4, [r5, #4]
 80073ae:	69a3      	ldr	r3, [r4, #24]
 80073b0:	60a3      	str	r3, [r4, #8]
 80073b2:	89a3      	ldrh	r3, [r4, #12]
 80073b4:	071a      	lsls	r2, r3, #28
 80073b6:	d52f      	bpl.n	8007418 <__swbuf_r+0x84>
 80073b8:	6923      	ldr	r3, [r4, #16]
 80073ba:	b36b      	cbz	r3, 8007418 <__swbuf_r+0x84>
 80073bc:	6923      	ldr	r3, [r4, #16]
 80073be:	6820      	ldr	r0, [r4, #0]
 80073c0:	1ac0      	subs	r0, r0, r3
 80073c2:	6963      	ldr	r3, [r4, #20]
 80073c4:	b2f6      	uxtb	r6, r6
 80073c6:	4283      	cmp	r3, r0
 80073c8:	4637      	mov	r7, r6
 80073ca:	dc04      	bgt.n	80073d6 <__swbuf_r+0x42>
 80073cc:	4621      	mov	r1, r4
 80073ce:	4628      	mov	r0, r5
 80073d0:	f000 f948 	bl	8007664 <_fflush_r>
 80073d4:	bb30      	cbnz	r0, 8007424 <__swbuf_r+0x90>
 80073d6:	68a3      	ldr	r3, [r4, #8]
 80073d8:	3b01      	subs	r3, #1
 80073da:	60a3      	str	r3, [r4, #8]
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	1c5a      	adds	r2, r3, #1
 80073e0:	6022      	str	r2, [r4, #0]
 80073e2:	701e      	strb	r6, [r3, #0]
 80073e4:	6963      	ldr	r3, [r4, #20]
 80073e6:	3001      	adds	r0, #1
 80073e8:	4283      	cmp	r3, r0
 80073ea:	d004      	beq.n	80073f6 <__swbuf_r+0x62>
 80073ec:	89a3      	ldrh	r3, [r4, #12]
 80073ee:	07db      	lsls	r3, r3, #31
 80073f0:	d506      	bpl.n	8007400 <__swbuf_r+0x6c>
 80073f2:	2e0a      	cmp	r6, #10
 80073f4:	d104      	bne.n	8007400 <__swbuf_r+0x6c>
 80073f6:	4621      	mov	r1, r4
 80073f8:	4628      	mov	r0, r5
 80073fa:	f000 f933 	bl	8007664 <_fflush_r>
 80073fe:	b988      	cbnz	r0, 8007424 <__swbuf_r+0x90>
 8007400:	4638      	mov	r0, r7
 8007402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007404:	4b0a      	ldr	r3, [pc, #40]	; (8007430 <__swbuf_r+0x9c>)
 8007406:	429c      	cmp	r4, r3
 8007408:	d101      	bne.n	800740e <__swbuf_r+0x7a>
 800740a:	68ac      	ldr	r4, [r5, #8]
 800740c:	e7cf      	b.n	80073ae <__swbuf_r+0x1a>
 800740e:	4b09      	ldr	r3, [pc, #36]	; (8007434 <__swbuf_r+0xa0>)
 8007410:	429c      	cmp	r4, r3
 8007412:	bf08      	it	eq
 8007414:	68ec      	ldreq	r4, [r5, #12]
 8007416:	e7ca      	b.n	80073ae <__swbuf_r+0x1a>
 8007418:	4621      	mov	r1, r4
 800741a:	4628      	mov	r0, r5
 800741c:	f000 f81e 	bl	800745c <__swsetup_r>
 8007420:	2800      	cmp	r0, #0
 8007422:	d0cb      	beq.n	80073bc <__swbuf_r+0x28>
 8007424:	f04f 37ff 	mov.w	r7, #4294967295
 8007428:	e7ea      	b.n	8007400 <__swbuf_r+0x6c>
 800742a:	bf00      	nop
 800742c:	080085ac 	.word	0x080085ac
 8007430:	080085cc 	.word	0x080085cc
 8007434:	0800858c 	.word	0x0800858c

08007438 <_write_r>:
 8007438:	b538      	push	{r3, r4, r5, lr}
 800743a:	4d07      	ldr	r5, [pc, #28]	; (8007458 <_write_r+0x20>)
 800743c:	4604      	mov	r4, r0
 800743e:	4608      	mov	r0, r1
 8007440:	4611      	mov	r1, r2
 8007442:	2200      	movs	r2, #0
 8007444:	602a      	str	r2, [r5, #0]
 8007446:	461a      	mov	r2, r3
 8007448:	f7fa fa54 	bl	80018f4 <_write>
 800744c:	1c43      	adds	r3, r0, #1
 800744e:	d102      	bne.n	8007456 <_write_r+0x1e>
 8007450:	682b      	ldr	r3, [r5, #0]
 8007452:	b103      	cbz	r3, 8007456 <_write_r+0x1e>
 8007454:	6023      	str	r3, [r4, #0]
 8007456:	bd38      	pop	{r3, r4, r5, pc}
 8007458:	200005b4 	.word	0x200005b4

0800745c <__swsetup_r>:
 800745c:	4b32      	ldr	r3, [pc, #200]	; (8007528 <__swsetup_r+0xcc>)
 800745e:	b570      	push	{r4, r5, r6, lr}
 8007460:	681d      	ldr	r5, [r3, #0]
 8007462:	4606      	mov	r6, r0
 8007464:	460c      	mov	r4, r1
 8007466:	b125      	cbz	r5, 8007472 <__swsetup_r+0x16>
 8007468:	69ab      	ldr	r3, [r5, #24]
 800746a:	b913      	cbnz	r3, 8007472 <__swsetup_r+0x16>
 800746c:	4628      	mov	r0, r5
 800746e:	f000 f98d 	bl	800778c <__sinit>
 8007472:	4b2e      	ldr	r3, [pc, #184]	; (800752c <__swsetup_r+0xd0>)
 8007474:	429c      	cmp	r4, r3
 8007476:	d10f      	bne.n	8007498 <__swsetup_r+0x3c>
 8007478:	686c      	ldr	r4, [r5, #4]
 800747a:	89a3      	ldrh	r3, [r4, #12]
 800747c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007480:	0719      	lsls	r1, r3, #28
 8007482:	d42c      	bmi.n	80074de <__swsetup_r+0x82>
 8007484:	06dd      	lsls	r5, r3, #27
 8007486:	d411      	bmi.n	80074ac <__swsetup_r+0x50>
 8007488:	2309      	movs	r3, #9
 800748a:	6033      	str	r3, [r6, #0]
 800748c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007490:	81a3      	strh	r3, [r4, #12]
 8007492:	f04f 30ff 	mov.w	r0, #4294967295
 8007496:	e03e      	b.n	8007516 <__swsetup_r+0xba>
 8007498:	4b25      	ldr	r3, [pc, #148]	; (8007530 <__swsetup_r+0xd4>)
 800749a:	429c      	cmp	r4, r3
 800749c:	d101      	bne.n	80074a2 <__swsetup_r+0x46>
 800749e:	68ac      	ldr	r4, [r5, #8]
 80074a0:	e7eb      	b.n	800747a <__swsetup_r+0x1e>
 80074a2:	4b24      	ldr	r3, [pc, #144]	; (8007534 <__swsetup_r+0xd8>)
 80074a4:	429c      	cmp	r4, r3
 80074a6:	bf08      	it	eq
 80074a8:	68ec      	ldreq	r4, [r5, #12]
 80074aa:	e7e6      	b.n	800747a <__swsetup_r+0x1e>
 80074ac:	0758      	lsls	r0, r3, #29
 80074ae:	d512      	bpl.n	80074d6 <__swsetup_r+0x7a>
 80074b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074b2:	b141      	cbz	r1, 80074c6 <__swsetup_r+0x6a>
 80074b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074b8:	4299      	cmp	r1, r3
 80074ba:	d002      	beq.n	80074c2 <__swsetup_r+0x66>
 80074bc:	4630      	mov	r0, r6
 80074be:	f7ff fdbd 	bl	800703c <_free_r>
 80074c2:	2300      	movs	r3, #0
 80074c4:	6363      	str	r3, [r4, #52]	; 0x34
 80074c6:	89a3      	ldrh	r3, [r4, #12]
 80074c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80074cc:	81a3      	strh	r3, [r4, #12]
 80074ce:	2300      	movs	r3, #0
 80074d0:	6063      	str	r3, [r4, #4]
 80074d2:	6923      	ldr	r3, [r4, #16]
 80074d4:	6023      	str	r3, [r4, #0]
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	f043 0308 	orr.w	r3, r3, #8
 80074dc:	81a3      	strh	r3, [r4, #12]
 80074de:	6923      	ldr	r3, [r4, #16]
 80074e0:	b94b      	cbnz	r3, 80074f6 <__swsetup_r+0x9a>
 80074e2:	89a3      	ldrh	r3, [r4, #12]
 80074e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80074e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074ec:	d003      	beq.n	80074f6 <__swsetup_r+0x9a>
 80074ee:	4621      	mov	r1, r4
 80074f0:	4630      	mov	r0, r6
 80074f2:	f000 fa21 	bl	8007938 <__smakebuf_r>
 80074f6:	89a0      	ldrh	r0, [r4, #12]
 80074f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80074fc:	f010 0301 	ands.w	r3, r0, #1
 8007500:	d00a      	beq.n	8007518 <__swsetup_r+0xbc>
 8007502:	2300      	movs	r3, #0
 8007504:	60a3      	str	r3, [r4, #8]
 8007506:	6963      	ldr	r3, [r4, #20]
 8007508:	425b      	negs	r3, r3
 800750a:	61a3      	str	r3, [r4, #24]
 800750c:	6923      	ldr	r3, [r4, #16]
 800750e:	b943      	cbnz	r3, 8007522 <__swsetup_r+0xc6>
 8007510:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007514:	d1ba      	bne.n	800748c <__swsetup_r+0x30>
 8007516:	bd70      	pop	{r4, r5, r6, pc}
 8007518:	0781      	lsls	r1, r0, #30
 800751a:	bf58      	it	pl
 800751c:	6963      	ldrpl	r3, [r4, #20]
 800751e:	60a3      	str	r3, [r4, #8]
 8007520:	e7f4      	b.n	800750c <__swsetup_r+0xb0>
 8007522:	2000      	movs	r0, #0
 8007524:	e7f7      	b.n	8007516 <__swsetup_r+0xba>
 8007526:	bf00      	nop
 8007528:	2000003c 	.word	0x2000003c
 800752c:	080085ac 	.word	0x080085ac
 8007530:	080085cc 	.word	0x080085cc
 8007534:	0800858c 	.word	0x0800858c

08007538 <_close_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	4d06      	ldr	r5, [pc, #24]	; (8007554 <_close_r+0x1c>)
 800753c:	2300      	movs	r3, #0
 800753e:	4604      	mov	r4, r0
 8007540:	4608      	mov	r0, r1
 8007542:	602b      	str	r3, [r5, #0]
 8007544:	f7fb fbd9 	bl	8002cfa <_close>
 8007548:	1c43      	adds	r3, r0, #1
 800754a:	d102      	bne.n	8007552 <_close_r+0x1a>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	b103      	cbz	r3, 8007552 <_close_r+0x1a>
 8007550:	6023      	str	r3, [r4, #0]
 8007552:	bd38      	pop	{r3, r4, r5, pc}
 8007554:	200005b4 	.word	0x200005b4

08007558 <__sflush_r>:
 8007558:	898a      	ldrh	r2, [r1, #12]
 800755a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800755e:	4605      	mov	r5, r0
 8007560:	0710      	lsls	r0, r2, #28
 8007562:	460c      	mov	r4, r1
 8007564:	d458      	bmi.n	8007618 <__sflush_r+0xc0>
 8007566:	684b      	ldr	r3, [r1, #4]
 8007568:	2b00      	cmp	r3, #0
 800756a:	dc05      	bgt.n	8007578 <__sflush_r+0x20>
 800756c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800756e:	2b00      	cmp	r3, #0
 8007570:	dc02      	bgt.n	8007578 <__sflush_r+0x20>
 8007572:	2000      	movs	r0, #0
 8007574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007578:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800757a:	2e00      	cmp	r6, #0
 800757c:	d0f9      	beq.n	8007572 <__sflush_r+0x1a>
 800757e:	2300      	movs	r3, #0
 8007580:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007584:	682f      	ldr	r7, [r5, #0]
 8007586:	602b      	str	r3, [r5, #0]
 8007588:	d032      	beq.n	80075f0 <__sflush_r+0x98>
 800758a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800758c:	89a3      	ldrh	r3, [r4, #12]
 800758e:	075a      	lsls	r2, r3, #29
 8007590:	d505      	bpl.n	800759e <__sflush_r+0x46>
 8007592:	6863      	ldr	r3, [r4, #4]
 8007594:	1ac0      	subs	r0, r0, r3
 8007596:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007598:	b10b      	cbz	r3, 800759e <__sflush_r+0x46>
 800759a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800759c:	1ac0      	subs	r0, r0, r3
 800759e:	2300      	movs	r3, #0
 80075a0:	4602      	mov	r2, r0
 80075a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075a4:	6a21      	ldr	r1, [r4, #32]
 80075a6:	4628      	mov	r0, r5
 80075a8:	47b0      	blx	r6
 80075aa:	1c43      	adds	r3, r0, #1
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	d106      	bne.n	80075be <__sflush_r+0x66>
 80075b0:	6829      	ldr	r1, [r5, #0]
 80075b2:	291d      	cmp	r1, #29
 80075b4:	d82c      	bhi.n	8007610 <__sflush_r+0xb8>
 80075b6:	4a2a      	ldr	r2, [pc, #168]	; (8007660 <__sflush_r+0x108>)
 80075b8:	40ca      	lsrs	r2, r1
 80075ba:	07d6      	lsls	r6, r2, #31
 80075bc:	d528      	bpl.n	8007610 <__sflush_r+0xb8>
 80075be:	2200      	movs	r2, #0
 80075c0:	6062      	str	r2, [r4, #4]
 80075c2:	04d9      	lsls	r1, r3, #19
 80075c4:	6922      	ldr	r2, [r4, #16]
 80075c6:	6022      	str	r2, [r4, #0]
 80075c8:	d504      	bpl.n	80075d4 <__sflush_r+0x7c>
 80075ca:	1c42      	adds	r2, r0, #1
 80075cc:	d101      	bne.n	80075d2 <__sflush_r+0x7a>
 80075ce:	682b      	ldr	r3, [r5, #0]
 80075d0:	b903      	cbnz	r3, 80075d4 <__sflush_r+0x7c>
 80075d2:	6560      	str	r0, [r4, #84]	; 0x54
 80075d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075d6:	602f      	str	r7, [r5, #0]
 80075d8:	2900      	cmp	r1, #0
 80075da:	d0ca      	beq.n	8007572 <__sflush_r+0x1a>
 80075dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075e0:	4299      	cmp	r1, r3
 80075e2:	d002      	beq.n	80075ea <__sflush_r+0x92>
 80075e4:	4628      	mov	r0, r5
 80075e6:	f7ff fd29 	bl	800703c <_free_r>
 80075ea:	2000      	movs	r0, #0
 80075ec:	6360      	str	r0, [r4, #52]	; 0x34
 80075ee:	e7c1      	b.n	8007574 <__sflush_r+0x1c>
 80075f0:	6a21      	ldr	r1, [r4, #32]
 80075f2:	2301      	movs	r3, #1
 80075f4:	4628      	mov	r0, r5
 80075f6:	47b0      	blx	r6
 80075f8:	1c41      	adds	r1, r0, #1
 80075fa:	d1c7      	bne.n	800758c <__sflush_r+0x34>
 80075fc:	682b      	ldr	r3, [r5, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0c4      	beq.n	800758c <__sflush_r+0x34>
 8007602:	2b1d      	cmp	r3, #29
 8007604:	d001      	beq.n	800760a <__sflush_r+0xb2>
 8007606:	2b16      	cmp	r3, #22
 8007608:	d101      	bne.n	800760e <__sflush_r+0xb6>
 800760a:	602f      	str	r7, [r5, #0]
 800760c:	e7b1      	b.n	8007572 <__sflush_r+0x1a>
 800760e:	89a3      	ldrh	r3, [r4, #12]
 8007610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007614:	81a3      	strh	r3, [r4, #12]
 8007616:	e7ad      	b.n	8007574 <__sflush_r+0x1c>
 8007618:	690f      	ldr	r7, [r1, #16]
 800761a:	2f00      	cmp	r7, #0
 800761c:	d0a9      	beq.n	8007572 <__sflush_r+0x1a>
 800761e:	0793      	lsls	r3, r2, #30
 8007620:	680e      	ldr	r6, [r1, #0]
 8007622:	bf08      	it	eq
 8007624:	694b      	ldreq	r3, [r1, #20]
 8007626:	600f      	str	r7, [r1, #0]
 8007628:	bf18      	it	ne
 800762a:	2300      	movne	r3, #0
 800762c:	eba6 0807 	sub.w	r8, r6, r7
 8007630:	608b      	str	r3, [r1, #8]
 8007632:	f1b8 0f00 	cmp.w	r8, #0
 8007636:	dd9c      	ble.n	8007572 <__sflush_r+0x1a>
 8007638:	6a21      	ldr	r1, [r4, #32]
 800763a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800763c:	4643      	mov	r3, r8
 800763e:	463a      	mov	r2, r7
 8007640:	4628      	mov	r0, r5
 8007642:	47b0      	blx	r6
 8007644:	2800      	cmp	r0, #0
 8007646:	dc06      	bgt.n	8007656 <__sflush_r+0xfe>
 8007648:	89a3      	ldrh	r3, [r4, #12]
 800764a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800764e:	81a3      	strh	r3, [r4, #12]
 8007650:	f04f 30ff 	mov.w	r0, #4294967295
 8007654:	e78e      	b.n	8007574 <__sflush_r+0x1c>
 8007656:	4407      	add	r7, r0
 8007658:	eba8 0800 	sub.w	r8, r8, r0
 800765c:	e7e9      	b.n	8007632 <__sflush_r+0xda>
 800765e:	bf00      	nop
 8007660:	20400001 	.word	0x20400001

08007664 <_fflush_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	690b      	ldr	r3, [r1, #16]
 8007668:	4605      	mov	r5, r0
 800766a:	460c      	mov	r4, r1
 800766c:	b913      	cbnz	r3, 8007674 <_fflush_r+0x10>
 800766e:	2500      	movs	r5, #0
 8007670:	4628      	mov	r0, r5
 8007672:	bd38      	pop	{r3, r4, r5, pc}
 8007674:	b118      	cbz	r0, 800767e <_fflush_r+0x1a>
 8007676:	6983      	ldr	r3, [r0, #24]
 8007678:	b90b      	cbnz	r3, 800767e <_fflush_r+0x1a>
 800767a:	f000 f887 	bl	800778c <__sinit>
 800767e:	4b14      	ldr	r3, [pc, #80]	; (80076d0 <_fflush_r+0x6c>)
 8007680:	429c      	cmp	r4, r3
 8007682:	d11b      	bne.n	80076bc <_fflush_r+0x58>
 8007684:	686c      	ldr	r4, [r5, #4]
 8007686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0ef      	beq.n	800766e <_fflush_r+0xa>
 800768e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007690:	07d0      	lsls	r0, r2, #31
 8007692:	d404      	bmi.n	800769e <_fflush_r+0x3a>
 8007694:	0599      	lsls	r1, r3, #22
 8007696:	d402      	bmi.n	800769e <_fflush_r+0x3a>
 8007698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800769a:	f000 f915 	bl	80078c8 <__retarget_lock_acquire_recursive>
 800769e:	4628      	mov	r0, r5
 80076a0:	4621      	mov	r1, r4
 80076a2:	f7ff ff59 	bl	8007558 <__sflush_r>
 80076a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076a8:	07da      	lsls	r2, r3, #31
 80076aa:	4605      	mov	r5, r0
 80076ac:	d4e0      	bmi.n	8007670 <_fflush_r+0xc>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	059b      	lsls	r3, r3, #22
 80076b2:	d4dd      	bmi.n	8007670 <_fflush_r+0xc>
 80076b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076b6:	f000 f908 	bl	80078ca <__retarget_lock_release_recursive>
 80076ba:	e7d9      	b.n	8007670 <_fflush_r+0xc>
 80076bc:	4b05      	ldr	r3, [pc, #20]	; (80076d4 <_fflush_r+0x70>)
 80076be:	429c      	cmp	r4, r3
 80076c0:	d101      	bne.n	80076c6 <_fflush_r+0x62>
 80076c2:	68ac      	ldr	r4, [r5, #8]
 80076c4:	e7df      	b.n	8007686 <_fflush_r+0x22>
 80076c6:	4b04      	ldr	r3, [pc, #16]	; (80076d8 <_fflush_r+0x74>)
 80076c8:	429c      	cmp	r4, r3
 80076ca:	bf08      	it	eq
 80076cc:	68ec      	ldreq	r4, [r5, #12]
 80076ce:	e7da      	b.n	8007686 <_fflush_r+0x22>
 80076d0:	080085ac 	.word	0x080085ac
 80076d4:	080085cc 	.word	0x080085cc
 80076d8:	0800858c 	.word	0x0800858c

080076dc <std>:
 80076dc:	2300      	movs	r3, #0
 80076de:	b510      	push	{r4, lr}
 80076e0:	4604      	mov	r4, r0
 80076e2:	e9c0 3300 	strd	r3, r3, [r0]
 80076e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076ea:	6083      	str	r3, [r0, #8]
 80076ec:	8181      	strh	r1, [r0, #12]
 80076ee:	6643      	str	r3, [r0, #100]	; 0x64
 80076f0:	81c2      	strh	r2, [r0, #14]
 80076f2:	6183      	str	r3, [r0, #24]
 80076f4:	4619      	mov	r1, r3
 80076f6:	2208      	movs	r2, #8
 80076f8:	305c      	adds	r0, #92	; 0x5c
 80076fa:	f7ff fc97 	bl	800702c <memset>
 80076fe:	4b05      	ldr	r3, [pc, #20]	; (8007714 <std+0x38>)
 8007700:	6263      	str	r3, [r4, #36]	; 0x24
 8007702:	4b05      	ldr	r3, [pc, #20]	; (8007718 <std+0x3c>)
 8007704:	62a3      	str	r3, [r4, #40]	; 0x28
 8007706:	4b05      	ldr	r3, [pc, #20]	; (800771c <std+0x40>)
 8007708:	62e3      	str	r3, [r4, #44]	; 0x2c
 800770a:	4b05      	ldr	r3, [pc, #20]	; (8007720 <std+0x44>)
 800770c:	6224      	str	r4, [r4, #32]
 800770e:	6323      	str	r3, [r4, #48]	; 0x30
 8007710:	bd10      	pop	{r4, pc}
 8007712:	bf00      	nop
 8007714:	0800730d 	.word	0x0800730d
 8007718:	0800732f 	.word	0x0800732f
 800771c:	08007367 	.word	0x08007367
 8007720:	0800738b 	.word	0x0800738b

08007724 <_cleanup_r>:
 8007724:	4901      	ldr	r1, [pc, #4]	; (800772c <_cleanup_r+0x8>)
 8007726:	f000 b8af 	b.w	8007888 <_fwalk_reent>
 800772a:	bf00      	nop
 800772c:	08007665 	.word	0x08007665

08007730 <__sfmoreglue>:
 8007730:	b570      	push	{r4, r5, r6, lr}
 8007732:	1e4a      	subs	r2, r1, #1
 8007734:	2568      	movs	r5, #104	; 0x68
 8007736:	4355      	muls	r5, r2
 8007738:	460e      	mov	r6, r1
 800773a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800773e:	f7ff fccd 	bl	80070dc <_malloc_r>
 8007742:	4604      	mov	r4, r0
 8007744:	b140      	cbz	r0, 8007758 <__sfmoreglue+0x28>
 8007746:	2100      	movs	r1, #0
 8007748:	e9c0 1600 	strd	r1, r6, [r0]
 800774c:	300c      	adds	r0, #12
 800774e:	60a0      	str	r0, [r4, #8]
 8007750:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007754:	f7ff fc6a 	bl	800702c <memset>
 8007758:	4620      	mov	r0, r4
 800775a:	bd70      	pop	{r4, r5, r6, pc}

0800775c <__sfp_lock_acquire>:
 800775c:	4801      	ldr	r0, [pc, #4]	; (8007764 <__sfp_lock_acquire+0x8>)
 800775e:	f000 b8b3 	b.w	80078c8 <__retarget_lock_acquire_recursive>
 8007762:	bf00      	nop
 8007764:	200005b0 	.word	0x200005b0

08007768 <__sfp_lock_release>:
 8007768:	4801      	ldr	r0, [pc, #4]	; (8007770 <__sfp_lock_release+0x8>)
 800776a:	f000 b8ae 	b.w	80078ca <__retarget_lock_release_recursive>
 800776e:	bf00      	nop
 8007770:	200005b0 	.word	0x200005b0

08007774 <__sinit_lock_acquire>:
 8007774:	4801      	ldr	r0, [pc, #4]	; (800777c <__sinit_lock_acquire+0x8>)
 8007776:	f000 b8a7 	b.w	80078c8 <__retarget_lock_acquire_recursive>
 800777a:	bf00      	nop
 800777c:	200005ab 	.word	0x200005ab

08007780 <__sinit_lock_release>:
 8007780:	4801      	ldr	r0, [pc, #4]	; (8007788 <__sinit_lock_release+0x8>)
 8007782:	f000 b8a2 	b.w	80078ca <__retarget_lock_release_recursive>
 8007786:	bf00      	nop
 8007788:	200005ab 	.word	0x200005ab

0800778c <__sinit>:
 800778c:	b510      	push	{r4, lr}
 800778e:	4604      	mov	r4, r0
 8007790:	f7ff fff0 	bl	8007774 <__sinit_lock_acquire>
 8007794:	69a3      	ldr	r3, [r4, #24]
 8007796:	b11b      	cbz	r3, 80077a0 <__sinit+0x14>
 8007798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800779c:	f7ff bff0 	b.w	8007780 <__sinit_lock_release>
 80077a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80077a4:	6523      	str	r3, [r4, #80]	; 0x50
 80077a6:	4b13      	ldr	r3, [pc, #76]	; (80077f4 <__sinit+0x68>)
 80077a8:	4a13      	ldr	r2, [pc, #76]	; (80077f8 <__sinit+0x6c>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80077ae:	42a3      	cmp	r3, r4
 80077b0:	bf04      	itt	eq
 80077b2:	2301      	moveq	r3, #1
 80077b4:	61a3      	streq	r3, [r4, #24]
 80077b6:	4620      	mov	r0, r4
 80077b8:	f000 f820 	bl	80077fc <__sfp>
 80077bc:	6060      	str	r0, [r4, #4]
 80077be:	4620      	mov	r0, r4
 80077c0:	f000 f81c 	bl	80077fc <__sfp>
 80077c4:	60a0      	str	r0, [r4, #8]
 80077c6:	4620      	mov	r0, r4
 80077c8:	f000 f818 	bl	80077fc <__sfp>
 80077cc:	2200      	movs	r2, #0
 80077ce:	60e0      	str	r0, [r4, #12]
 80077d0:	2104      	movs	r1, #4
 80077d2:	6860      	ldr	r0, [r4, #4]
 80077d4:	f7ff ff82 	bl	80076dc <std>
 80077d8:	68a0      	ldr	r0, [r4, #8]
 80077da:	2201      	movs	r2, #1
 80077dc:	2109      	movs	r1, #9
 80077de:	f7ff ff7d 	bl	80076dc <std>
 80077e2:	68e0      	ldr	r0, [r4, #12]
 80077e4:	2202      	movs	r2, #2
 80077e6:	2112      	movs	r1, #18
 80077e8:	f7ff ff78 	bl	80076dc <std>
 80077ec:	2301      	movs	r3, #1
 80077ee:	61a3      	str	r3, [r4, #24]
 80077f0:	e7d2      	b.n	8007798 <__sinit+0xc>
 80077f2:	bf00      	nop
 80077f4:	08008588 	.word	0x08008588
 80077f8:	08007725 	.word	0x08007725

080077fc <__sfp>:
 80077fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077fe:	4607      	mov	r7, r0
 8007800:	f7ff ffac 	bl	800775c <__sfp_lock_acquire>
 8007804:	4b1e      	ldr	r3, [pc, #120]	; (8007880 <__sfp+0x84>)
 8007806:	681e      	ldr	r6, [r3, #0]
 8007808:	69b3      	ldr	r3, [r6, #24]
 800780a:	b913      	cbnz	r3, 8007812 <__sfp+0x16>
 800780c:	4630      	mov	r0, r6
 800780e:	f7ff ffbd 	bl	800778c <__sinit>
 8007812:	3648      	adds	r6, #72	; 0x48
 8007814:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007818:	3b01      	subs	r3, #1
 800781a:	d503      	bpl.n	8007824 <__sfp+0x28>
 800781c:	6833      	ldr	r3, [r6, #0]
 800781e:	b30b      	cbz	r3, 8007864 <__sfp+0x68>
 8007820:	6836      	ldr	r6, [r6, #0]
 8007822:	e7f7      	b.n	8007814 <__sfp+0x18>
 8007824:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007828:	b9d5      	cbnz	r5, 8007860 <__sfp+0x64>
 800782a:	4b16      	ldr	r3, [pc, #88]	; (8007884 <__sfp+0x88>)
 800782c:	60e3      	str	r3, [r4, #12]
 800782e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007832:	6665      	str	r5, [r4, #100]	; 0x64
 8007834:	f000 f847 	bl	80078c6 <__retarget_lock_init_recursive>
 8007838:	f7ff ff96 	bl	8007768 <__sfp_lock_release>
 800783c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007840:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007844:	6025      	str	r5, [r4, #0]
 8007846:	61a5      	str	r5, [r4, #24]
 8007848:	2208      	movs	r2, #8
 800784a:	4629      	mov	r1, r5
 800784c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007850:	f7ff fbec 	bl	800702c <memset>
 8007854:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007858:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800785c:	4620      	mov	r0, r4
 800785e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007860:	3468      	adds	r4, #104	; 0x68
 8007862:	e7d9      	b.n	8007818 <__sfp+0x1c>
 8007864:	2104      	movs	r1, #4
 8007866:	4638      	mov	r0, r7
 8007868:	f7ff ff62 	bl	8007730 <__sfmoreglue>
 800786c:	4604      	mov	r4, r0
 800786e:	6030      	str	r0, [r6, #0]
 8007870:	2800      	cmp	r0, #0
 8007872:	d1d5      	bne.n	8007820 <__sfp+0x24>
 8007874:	f7ff ff78 	bl	8007768 <__sfp_lock_release>
 8007878:	230c      	movs	r3, #12
 800787a:	603b      	str	r3, [r7, #0]
 800787c:	e7ee      	b.n	800785c <__sfp+0x60>
 800787e:	bf00      	nop
 8007880:	08008588 	.word	0x08008588
 8007884:	ffff0001 	.word	0xffff0001

08007888 <_fwalk_reent>:
 8007888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800788c:	4606      	mov	r6, r0
 800788e:	4688      	mov	r8, r1
 8007890:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007894:	2700      	movs	r7, #0
 8007896:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800789a:	f1b9 0901 	subs.w	r9, r9, #1
 800789e:	d505      	bpl.n	80078ac <_fwalk_reent+0x24>
 80078a0:	6824      	ldr	r4, [r4, #0]
 80078a2:	2c00      	cmp	r4, #0
 80078a4:	d1f7      	bne.n	8007896 <_fwalk_reent+0xe>
 80078a6:	4638      	mov	r0, r7
 80078a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ac:	89ab      	ldrh	r3, [r5, #12]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d907      	bls.n	80078c2 <_fwalk_reent+0x3a>
 80078b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078b6:	3301      	adds	r3, #1
 80078b8:	d003      	beq.n	80078c2 <_fwalk_reent+0x3a>
 80078ba:	4629      	mov	r1, r5
 80078bc:	4630      	mov	r0, r6
 80078be:	47c0      	blx	r8
 80078c0:	4307      	orrs	r7, r0
 80078c2:	3568      	adds	r5, #104	; 0x68
 80078c4:	e7e9      	b.n	800789a <_fwalk_reent+0x12>

080078c6 <__retarget_lock_init_recursive>:
 80078c6:	4770      	bx	lr

080078c8 <__retarget_lock_acquire_recursive>:
 80078c8:	4770      	bx	lr

080078ca <__retarget_lock_release_recursive>:
 80078ca:	4770      	bx	lr

080078cc <_lseek_r>:
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	4d07      	ldr	r5, [pc, #28]	; (80078ec <_lseek_r+0x20>)
 80078d0:	4604      	mov	r4, r0
 80078d2:	4608      	mov	r0, r1
 80078d4:	4611      	mov	r1, r2
 80078d6:	2200      	movs	r2, #0
 80078d8:	602a      	str	r2, [r5, #0]
 80078da:	461a      	mov	r2, r3
 80078dc:	f7fb fa34 	bl	8002d48 <_lseek>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d102      	bne.n	80078ea <_lseek_r+0x1e>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	b103      	cbz	r3, 80078ea <_lseek_r+0x1e>
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	200005b4 	.word	0x200005b4

080078f0 <__swhatbuf_r>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	460e      	mov	r6, r1
 80078f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078f8:	2900      	cmp	r1, #0
 80078fa:	b096      	sub	sp, #88	; 0x58
 80078fc:	4614      	mov	r4, r2
 80078fe:	461d      	mov	r5, r3
 8007900:	da07      	bge.n	8007912 <__swhatbuf_r+0x22>
 8007902:	2300      	movs	r3, #0
 8007904:	602b      	str	r3, [r5, #0]
 8007906:	89b3      	ldrh	r3, [r6, #12]
 8007908:	061a      	lsls	r2, r3, #24
 800790a:	d410      	bmi.n	800792e <__swhatbuf_r+0x3e>
 800790c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007910:	e00e      	b.n	8007930 <__swhatbuf_r+0x40>
 8007912:	466a      	mov	r2, sp
 8007914:	f000 fcb8 	bl	8008288 <_fstat_r>
 8007918:	2800      	cmp	r0, #0
 800791a:	dbf2      	blt.n	8007902 <__swhatbuf_r+0x12>
 800791c:	9a01      	ldr	r2, [sp, #4]
 800791e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007922:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007926:	425a      	negs	r2, r3
 8007928:	415a      	adcs	r2, r3
 800792a:	602a      	str	r2, [r5, #0]
 800792c:	e7ee      	b.n	800790c <__swhatbuf_r+0x1c>
 800792e:	2340      	movs	r3, #64	; 0x40
 8007930:	2000      	movs	r0, #0
 8007932:	6023      	str	r3, [r4, #0]
 8007934:	b016      	add	sp, #88	; 0x58
 8007936:	bd70      	pop	{r4, r5, r6, pc}

08007938 <__smakebuf_r>:
 8007938:	898b      	ldrh	r3, [r1, #12]
 800793a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800793c:	079d      	lsls	r5, r3, #30
 800793e:	4606      	mov	r6, r0
 8007940:	460c      	mov	r4, r1
 8007942:	d507      	bpl.n	8007954 <__smakebuf_r+0x1c>
 8007944:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	6123      	str	r3, [r4, #16]
 800794c:	2301      	movs	r3, #1
 800794e:	6163      	str	r3, [r4, #20]
 8007950:	b002      	add	sp, #8
 8007952:	bd70      	pop	{r4, r5, r6, pc}
 8007954:	ab01      	add	r3, sp, #4
 8007956:	466a      	mov	r2, sp
 8007958:	f7ff ffca 	bl	80078f0 <__swhatbuf_r>
 800795c:	9900      	ldr	r1, [sp, #0]
 800795e:	4605      	mov	r5, r0
 8007960:	4630      	mov	r0, r6
 8007962:	f7ff fbbb 	bl	80070dc <_malloc_r>
 8007966:	b948      	cbnz	r0, 800797c <__smakebuf_r+0x44>
 8007968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796c:	059a      	lsls	r2, r3, #22
 800796e:	d4ef      	bmi.n	8007950 <__smakebuf_r+0x18>
 8007970:	f023 0303 	bic.w	r3, r3, #3
 8007974:	f043 0302 	orr.w	r3, r3, #2
 8007978:	81a3      	strh	r3, [r4, #12]
 800797a:	e7e3      	b.n	8007944 <__smakebuf_r+0xc>
 800797c:	4b0d      	ldr	r3, [pc, #52]	; (80079b4 <__smakebuf_r+0x7c>)
 800797e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	6020      	str	r0, [r4, #0]
 8007984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007988:	81a3      	strh	r3, [r4, #12]
 800798a:	9b00      	ldr	r3, [sp, #0]
 800798c:	6163      	str	r3, [r4, #20]
 800798e:	9b01      	ldr	r3, [sp, #4]
 8007990:	6120      	str	r0, [r4, #16]
 8007992:	b15b      	cbz	r3, 80079ac <__smakebuf_r+0x74>
 8007994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007998:	4630      	mov	r0, r6
 800799a:	f000 fc87 	bl	80082ac <_isatty_r>
 800799e:	b128      	cbz	r0, 80079ac <__smakebuf_r+0x74>
 80079a0:	89a3      	ldrh	r3, [r4, #12]
 80079a2:	f023 0303 	bic.w	r3, r3, #3
 80079a6:	f043 0301 	orr.w	r3, r3, #1
 80079aa:	81a3      	strh	r3, [r4, #12]
 80079ac:	89a0      	ldrh	r0, [r4, #12]
 80079ae:	4305      	orrs	r5, r0
 80079b0:	81a5      	strh	r5, [r4, #12]
 80079b2:	e7cd      	b.n	8007950 <__smakebuf_r+0x18>
 80079b4:	08007725 	.word	0x08007725

080079b8 <__malloc_lock>:
 80079b8:	4801      	ldr	r0, [pc, #4]	; (80079c0 <__malloc_lock+0x8>)
 80079ba:	f7ff bf85 	b.w	80078c8 <__retarget_lock_acquire_recursive>
 80079be:	bf00      	nop
 80079c0:	200005ac 	.word	0x200005ac

080079c4 <__malloc_unlock>:
 80079c4:	4801      	ldr	r0, [pc, #4]	; (80079cc <__malloc_unlock+0x8>)
 80079c6:	f7ff bf80 	b.w	80078ca <__retarget_lock_release_recursive>
 80079ca:	bf00      	nop
 80079cc:	200005ac 	.word	0x200005ac

080079d0 <__ssputs_r>:
 80079d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d4:	688e      	ldr	r6, [r1, #8]
 80079d6:	429e      	cmp	r6, r3
 80079d8:	4682      	mov	sl, r0
 80079da:	460c      	mov	r4, r1
 80079dc:	4690      	mov	r8, r2
 80079de:	461f      	mov	r7, r3
 80079e0:	d838      	bhi.n	8007a54 <__ssputs_r+0x84>
 80079e2:	898a      	ldrh	r2, [r1, #12]
 80079e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079e8:	d032      	beq.n	8007a50 <__ssputs_r+0x80>
 80079ea:	6825      	ldr	r5, [r4, #0]
 80079ec:	6909      	ldr	r1, [r1, #16]
 80079ee:	eba5 0901 	sub.w	r9, r5, r1
 80079f2:	6965      	ldr	r5, [r4, #20]
 80079f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079fc:	3301      	adds	r3, #1
 80079fe:	444b      	add	r3, r9
 8007a00:	106d      	asrs	r5, r5, #1
 8007a02:	429d      	cmp	r5, r3
 8007a04:	bf38      	it	cc
 8007a06:	461d      	movcc	r5, r3
 8007a08:	0553      	lsls	r3, r2, #21
 8007a0a:	d531      	bpl.n	8007a70 <__ssputs_r+0xa0>
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	f7ff fb65 	bl	80070dc <_malloc_r>
 8007a12:	4606      	mov	r6, r0
 8007a14:	b950      	cbnz	r0, 8007a2c <__ssputs_r+0x5c>
 8007a16:	230c      	movs	r3, #12
 8007a18:	f8ca 3000 	str.w	r3, [sl]
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a22:	81a3      	strh	r3, [r4, #12]
 8007a24:	f04f 30ff 	mov.w	r0, #4294967295
 8007a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a2c:	6921      	ldr	r1, [r4, #16]
 8007a2e:	464a      	mov	r2, r9
 8007a30:	f7ff faee 	bl	8007010 <memcpy>
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a3e:	81a3      	strh	r3, [r4, #12]
 8007a40:	6126      	str	r6, [r4, #16]
 8007a42:	6165      	str	r5, [r4, #20]
 8007a44:	444e      	add	r6, r9
 8007a46:	eba5 0509 	sub.w	r5, r5, r9
 8007a4a:	6026      	str	r6, [r4, #0]
 8007a4c:	60a5      	str	r5, [r4, #8]
 8007a4e:	463e      	mov	r6, r7
 8007a50:	42be      	cmp	r6, r7
 8007a52:	d900      	bls.n	8007a56 <__ssputs_r+0x86>
 8007a54:	463e      	mov	r6, r7
 8007a56:	4632      	mov	r2, r6
 8007a58:	6820      	ldr	r0, [r4, #0]
 8007a5a:	4641      	mov	r1, r8
 8007a5c:	f000 fc36 	bl	80082cc <memmove>
 8007a60:	68a3      	ldr	r3, [r4, #8]
 8007a62:	6822      	ldr	r2, [r4, #0]
 8007a64:	1b9b      	subs	r3, r3, r6
 8007a66:	4432      	add	r2, r6
 8007a68:	60a3      	str	r3, [r4, #8]
 8007a6a:	6022      	str	r2, [r4, #0]
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	e7db      	b.n	8007a28 <__ssputs_r+0x58>
 8007a70:	462a      	mov	r2, r5
 8007a72:	f000 fc45 	bl	8008300 <_realloc_r>
 8007a76:	4606      	mov	r6, r0
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d1e1      	bne.n	8007a40 <__ssputs_r+0x70>
 8007a7c:	6921      	ldr	r1, [r4, #16]
 8007a7e:	4650      	mov	r0, sl
 8007a80:	f7ff fadc 	bl	800703c <_free_r>
 8007a84:	e7c7      	b.n	8007a16 <__ssputs_r+0x46>
	...

08007a88 <_svfiprintf_r>:
 8007a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a8c:	4698      	mov	r8, r3
 8007a8e:	898b      	ldrh	r3, [r1, #12]
 8007a90:	061b      	lsls	r3, r3, #24
 8007a92:	b09d      	sub	sp, #116	; 0x74
 8007a94:	4607      	mov	r7, r0
 8007a96:	460d      	mov	r5, r1
 8007a98:	4614      	mov	r4, r2
 8007a9a:	d50e      	bpl.n	8007aba <_svfiprintf_r+0x32>
 8007a9c:	690b      	ldr	r3, [r1, #16]
 8007a9e:	b963      	cbnz	r3, 8007aba <_svfiprintf_r+0x32>
 8007aa0:	2140      	movs	r1, #64	; 0x40
 8007aa2:	f7ff fb1b 	bl	80070dc <_malloc_r>
 8007aa6:	6028      	str	r0, [r5, #0]
 8007aa8:	6128      	str	r0, [r5, #16]
 8007aaa:	b920      	cbnz	r0, 8007ab6 <_svfiprintf_r+0x2e>
 8007aac:	230c      	movs	r3, #12
 8007aae:	603b      	str	r3, [r7, #0]
 8007ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab4:	e0d1      	b.n	8007c5a <_svfiprintf_r+0x1d2>
 8007ab6:	2340      	movs	r3, #64	; 0x40
 8007ab8:	616b      	str	r3, [r5, #20]
 8007aba:	2300      	movs	r3, #0
 8007abc:	9309      	str	r3, [sp, #36]	; 0x24
 8007abe:	2320      	movs	r3, #32
 8007ac0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ac4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ac8:	2330      	movs	r3, #48	; 0x30
 8007aca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007c74 <_svfiprintf_r+0x1ec>
 8007ace:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ad2:	f04f 0901 	mov.w	r9, #1
 8007ad6:	4623      	mov	r3, r4
 8007ad8:	469a      	mov	sl, r3
 8007ada:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ade:	b10a      	cbz	r2, 8007ae4 <_svfiprintf_r+0x5c>
 8007ae0:	2a25      	cmp	r2, #37	; 0x25
 8007ae2:	d1f9      	bne.n	8007ad8 <_svfiprintf_r+0x50>
 8007ae4:	ebba 0b04 	subs.w	fp, sl, r4
 8007ae8:	d00b      	beq.n	8007b02 <_svfiprintf_r+0x7a>
 8007aea:	465b      	mov	r3, fp
 8007aec:	4622      	mov	r2, r4
 8007aee:	4629      	mov	r1, r5
 8007af0:	4638      	mov	r0, r7
 8007af2:	f7ff ff6d 	bl	80079d0 <__ssputs_r>
 8007af6:	3001      	adds	r0, #1
 8007af8:	f000 80aa 	beq.w	8007c50 <_svfiprintf_r+0x1c8>
 8007afc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007afe:	445a      	add	r2, fp
 8007b00:	9209      	str	r2, [sp, #36]	; 0x24
 8007b02:	f89a 3000 	ldrb.w	r3, [sl]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	f000 80a2 	beq.w	8007c50 <_svfiprintf_r+0x1c8>
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b16:	f10a 0a01 	add.w	sl, sl, #1
 8007b1a:	9304      	str	r3, [sp, #16]
 8007b1c:	9307      	str	r3, [sp, #28]
 8007b1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b22:	931a      	str	r3, [sp, #104]	; 0x68
 8007b24:	4654      	mov	r4, sl
 8007b26:	2205      	movs	r2, #5
 8007b28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b2c:	4851      	ldr	r0, [pc, #324]	; (8007c74 <_svfiprintf_r+0x1ec>)
 8007b2e:	f7f8 fb57 	bl	80001e0 <memchr>
 8007b32:	9a04      	ldr	r2, [sp, #16]
 8007b34:	b9d8      	cbnz	r0, 8007b6e <_svfiprintf_r+0xe6>
 8007b36:	06d0      	lsls	r0, r2, #27
 8007b38:	bf44      	itt	mi
 8007b3a:	2320      	movmi	r3, #32
 8007b3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b40:	0711      	lsls	r1, r2, #28
 8007b42:	bf44      	itt	mi
 8007b44:	232b      	movmi	r3, #43	; 0x2b
 8007b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b4a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b4e:	2b2a      	cmp	r3, #42	; 0x2a
 8007b50:	d015      	beq.n	8007b7e <_svfiprintf_r+0xf6>
 8007b52:	9a07      	ldr	r2, [sp, #28]
 8007b54:	4654      	mov	r4, sl
 8007b56:	2000      	movs	r0, #0
 8007b58:	f04f 0c0a 	mov.w	ip, #10
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b62:	3b30      	subs	r3, #48	; 0x30
 8007b64:	2b09      	cmp	r3, #9
 8007b66:	d94e      	bls.n	8007c06 <_svfiprintf_r+0x17e>
 8007b68:	b1b0      	cbz	r0, 8007b98 <_svfiprintf_r+0x110>
 8007b6a:	9207      	str	r2, [sp, #28]
 8007b6c:	e014      	b.n	8007b98 <_svfiprintf_r+0x110>
 8007b6e:	eba0 0308 	sub.w	r3, r0, r8
 8007b72:	fa09 f303 	lsl.w	r3, r9, r3
 8007b76:	4313      	orrs	r3, r2
 8007b78:	9304      	str	r3, [sp, #16]
 8007b7a:	46a2      	mov	sl, r4
 8007b7c:	e7d2      	b.n	8007b24 <_svfiprintf_r+0x9c>
 8007b7e:	9b03      	ldr	r3, [sp, #12]
 8007b80:	1d19      	adds	r1, r3, #4
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	9103      	str	r1, [sp, #12]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	bfbb      	ittet	lt
 8007b8a:	425b      	neglt	r3, r3
 8007b8c:	f042 0202 	orrlt.w	r2, r2, #2
 8007b90:	9307      	strge	r3, [sp, #28]
 8007b92:	9307      	strlt	r3, [sp, #28]
 8007b94:	bfb8      	it	lt
 8007b96:	9204      	strlt	r2, [sp, #16]
 8007b98:	7823      	ldrb	r3, [r4, #0]
 8007b9a:	2b2e      	cmp	r3, #46	; 0x2e
 8007b9c:	d10c      	bne.n	8007bb8 <_svfiprintf_r+0x130>
 8007b9e:	7863      	ldrb	r3, [r4, #1]
 8007ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ba2:	d135      	bne.n	8007c10 <_svfiprintf_r+0x188>
 8007ba4:	9b03      	ldr	r3, [sp, #12]
 8007ba6:	1d1a      	adds	r2, r3, #4
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	9203      	str	r2, [sp, #12]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	bfb8      	it	lt
 8007bb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bb4:	3402      	adds	r4, #2
 8007bb6:	9305      	str	r3, [sp, #20]
 8007bb8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007c84 <_svfiprintf_r+0x1fc>
 8007bbc:	7821      	ldrb	r1, [r4, #0]
 8007bbe:	2203      	movs	r2, #3
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	f7f8 fb0d 	bl	80001e0 <memchr>
 8007bc6:	b140      	cbz	r0, 8007bda <_svfiprintf_r+0x152>
 8007bc8:	2340      	movs	r3, #64	; 0x40
 8007bca:	eba0 000a 	sub.w	r0, r0, sl
 8007bce:	fa03 f000 	lsl.w	r0, r3, r0
 8007bd2:	9b04      	ldr	r3, [sp, #16]
 8007bd4:	4303      	orrs	r3, r0
 8007bd6:	3401      	adds	r4, #1
 8007bd8:	9304      	str	r3, [sp, #16]
 8007bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bde:	4826      	ldr	r0, [pc, #152]	; (8007c78 <_svfiprintf_r+0x1f0>)
 8007be0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007be4:	2206      	movs	r2, #6
 8007be6:	f7f8 fafb 	bl	80001e0 <memchr>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d038      	beq.n	8007c60 <_svfiprintf_r+0x1d8>
 8007bee:	4b23      	ldr	r3, [pc, #140]	; (8007c7c <_svfiprintf_r+0x1f4>)
 8007bf0:	bb1b      	cbnz	r3, 8007c3a <_svfiprintf_r+0x1b2>
 8007bf2:	9b03      	ldr	r3, [sp, #12]
 8007bf4:	3307      	adds	r3, #7
 8007bf6:	f023 0307 	bic.w	r3, r3, #7
 8007bfa:	3308      	adds	r3, #8
 8007bfc:	9303      	str	r3, [sp, #12]
 8007bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c00:	4433      	add	r3, r6
 8007c02:	9309      	str	r3, [sp, #36]	; 0x24
 8007c04:	e767      	b.n	8007ad6 <_svfiprintf_r+0x4e>
 8007c06:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c0a:	460c      	mov	r4, r1
 8007c0c:	2001      	movs	r0, #1
 8007c0e:	e7a5      	b.n	8007b5c <_svfiprintf_r+0xd4>
 8007c10:	2300      	movs	r3, #0
 8007c12:	3401      	adds	r4, #1
 8007c14:	9305      	str	r3, [sp, #20]
 8007c16:	4619      	mov	r1, r3
 8007c18:	f04f 0c0a 	mov.w	ip, #10
 8007c1c:	4620      	mov	r0, r4
 8007c1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c22:	3a30      	subs	r2, #48	; 0x30
 8007c24:	2a09      	cmp	r2, #9
 8007c26:	d903      	bls.n	8007c30 <_svfiprintf_r+0x1a8>
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d0c5      	beq.n	8007bb8 <_svfiprintf_r+0x130>
 8007c2c:	9105      	str	r1, [sp, #20]
 8007c2e:	e7c3      	b.n	8007bb8 <_svfiprintf_r+0x130>
 8007c30:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c34:	4604      	mov	r4, r0
 8007c36:	2301      	movs	r3, #1
 8007c38:	e7f0      	b.n	8007c1c <_svfiprintf_r+0x194>
 8007c3a:	ab03      	add	r3, sp, #12
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	462a      	mov	r2, r5
 8007c40:	4b0f      	ldr	r3, [pc, #60]	; (8007c80 <_svfiprintf_r+0x1f8>)
 8007c42:	a904      	add	r1, sp, #16
 8007c44:	4638      	mov	r0, r7
 8007c46:	f3af 8000 	nop.w
 8007c4a:	1c42      	adds	r2, r0, #1
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	d1d6      	bne.n	8007bfe <_svfiprintf_r+0x176>
 8007c50:	89ab      	ldrh	r3, [r5, #12]
 8007c52:	065b      	lsls	r3, r3, #25
 8007c54:	f53f af2c 	bmi.w	8007ab0 <_svfiprintf_r+0x28>
 8007c58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c5a:	b01d      	add	sp, #116	; 0x74
 8007c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c60:	ab03      	add	r3, sp, #12
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	462a      	mov	r2, r5
 8007c66:	4b06      	ldr	r3, [pc, #24]	; (8007c80 <_svfiprintf_r+0x1f8>)
 8007c68:	a904      	add	r1, sp, #16
 8007c6a:	4638      	mov	r0, r7
 8007c6c:	f000 f9d4 	bl	8008018 <_printf_i>
 8007c70:	e7eb      	b.n	8007c4a <_svfiprintf_r+0x1c2>
 8007c72:	bf00      	nop
 8007c74:	080085ec 	.word	0x080085ec
 8007c78:	080085f6 	.word	0x080085f6
 8007c7c:	00000000 	.word	0x00000000
 8007c80:	080079d1 	.word	0x080079d1
 8007c84:	080085f2 	.word	0x080085f2

08007c88 <__sfputc_r>:
 8007c88:	6893      	ldr	r3, [r2, #8]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	b410      	push	{r4}
 8007c90:	6093      	str	r3, [r2, #8]
 8007c92:	da08      	bge.n	8007ca6 <__sfputc_r+0x1e>
 8007c94:	6994      	ldr	r4, [r2, #24]
 8007c96:	42a3      	cmp	r3, r4
 8007c98:	db01      	blt.n	8007c9e <__sfputc_r+0x16>
 8007c9a:	290a      	cmp	r1, #10
 8007c9c:	d103      	bne.n	8007ca6 <__sfputc_r+0x1e>
 8007c9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ca2:	f7ff bb77 	b.w	8007394 <__swbuf_r>
 8007ca6:	6813      	ldr	r3, [r2, #0]
 8007ca8:	1c58      	adds	r0, r3, #1
 8007caa:	6010      	str	r0, [r2, #0]
 8007cac:	7019      	strb	r1, [r3, #0]
 8007cae:	4608      	mov	r0, r1
 8007cb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <__sfputs_r>:
 8007cb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb8:	4606      	mov	r6, r0
 8007cba:	460f      	mov	r7, r1
 8007cbc:	4614      	mov	r4, r2
 8007cbe:	18d5      	adds	r5, r2, r3
 8007cc0:	42ac      	cmp	r4, r5
 8007cc2:	d101      	bne.n	8007cc8 <__sfputs_r+0x12>
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	e007      	b.n	8007cd8 <__sfputs_r+0x22>
 8007cc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ccc:	463a      	mov	r2, r7
 8007cce:	4630      	mov	r0, r6
 8007cd0:	f7ff ffda 	bl	8007c88 <__sfputc_r>
 8007cd4:	1c43      	adds	r3, r0, #1
 8007cd6:	d1f3      	bne.n	8007cc0 <__sfputs_r+0xa>
 8007cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cdc <_vfiprintf_r>:
 8007cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce0:	460d      	mov	r5, r1
 8007ce2:	b09d      	sub	sp, #116	; 0x74
 8007ce4:	4614      	mov	r4, r2
 8007ce6:	4698      	mov	r8, r3
 8007ce8:	4606      	mov	r6, r0
 8007cea:	b118      	cbz	r0, 8007cf4 <_vfiprintf_r+0x18>
 8007cec:	6983      	ldr	r3, [r0, #24]
 8007cee:	b90b      	cbnz	r3, 8007cf4 <_vfiprintf_r+0x18>
 8007cf0:	f7ff fd4c 	bl	800778c <__sinit>
 8007cf4:	4b89      	ldr	r3, [pc, #548]	; (8007f1c <_vfiprintf_r+0x240>)
 8007cf6:	429d      	cmp	r5, r3
 8007cf8:	d11b      	bne.n	8007d32 <_vfiprintf_r+0x56>
 8007cfa:	6875      	ldr	r5, [r6, #4]
 8007cfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cfe:	07d9      	lsls	r1, r3, #31
 8007d00:	d405      	bmi.n	8007d0e <_vfiprintf_r+0x32>
 8007d02:	89ab      	ldrh	r3, [r5, #12]
 8007d04:	059a      	lsls	r2, r3, #22
 8007d06:	d402      	bmi.n	8007d0e <_vfiprintf_r+0x32>
 8007d08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d0a:	f7ff fddd 	bl	80078c8 <__retarget_lock_acquire_recursive>
 8007d0e:	89ab      	ldrh	r3, [r5, #12]
 8007d10:	071b      	lsls	r3, r3, #28
 8007d12:	d501      	bpl.n	8007d18 <_vfiprintf_r+0x3c>
 8007d14:	692b      	ldr	r3, [r5, #16]
 8007d16:	b9eb      	cbnz	r3, 8007d54 <_vfiprintf_r+0x78>
 8007d18:	4629      	mov	r1, r5
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f7ff fb9e 	bl	800745c <__swsetup_r>
 8007d20:	b1c0      	cbz	r0, 8007d54 <_vfiprintf_r+0x78>
 8007d22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d24:	07dc      	lsls	r4, r3, #31
 8007d26:	d50e      	bpl.n	8007d46 <_vfiprintf_r+0x6a>
 8007d28:	f04f 30ff 	mov.w	r0, #4294967295
 8007d2c:	b01d      	add	sp, #116	; 0x74
 8007d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d32:	4b7b      	ldr	r3, [pc, #492]	; (8007f20 <_vfiprintf_r+0x244>)
 8007d34:	429d      	cmp	r5, r3
 8007d36:	d101      	bne.n	8007d3c <_vfiprintf_r+0x60>
 8007d38:	68b5      	ldr	r5, [r6, #8]
 8007d3a:	e7df      	b.n	8007cfc <_vfiprintf_r+0x20>
 8007d3c:	4b79      	ldr	r3, [pc, #484]	; (8007f24 <_vfiprintf_r+0x248>)
 8007d3e:	429d      	cmp	r5, r3
 8007d40:	bf08      	it	eq
 8007d42:	68f5      	ldreq	r5, [r6, #12]
 8007d44:	e7da      	b.n	8007cfc <_vfiprintf_r+0x20>
 8007d46:	89ab      	ldrh	r3, [r5, #12]
 8007d48:	0598      	lsls	r0, r3, #22
 8007d4a:	d4ed      	bmi.n	8007d28 <_vfiprintf_r+0x4c>
 8007d4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d4e:	f7ff fdbc 	bl	80078ca <__retarget_lock_release_recursive>
 8007d52:	e7e9      	b.n	8007d28 <_vfiprintf_r+0x4c>
 8007d54:	2300      	movs	r3, #0
 8007d56:	9309      	str	r3, [sp, #36]	; 0x24
 8007d58:	2320      	movs	r3, #32
 8007d5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d62:	2330      	movs	r3, #48	; 0x30
 8007d64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007f28 <_vfiprintf_r+0x24c>
 8007d68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d6c:	f04f 0901 	mov.w	r9, #1
 8007d70:	4623      	mov	r3, r4
 8007d72:	469a      	mov	sl, r3
 8007d74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d78:	b10a      	cbz	r2, 8007d7e <_vfiprintf_r+0xa2>
 8007d7a:	2a25      	cmp	r2, #37	; 0x25
 8007d7c:	d1f9      	bne.n	8007d72 <_vfiprintf_r+0x96>
 8007d7e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d82:	d00b      	beq.n	8007d9c <_vfiprintf_r+0xc0>
 8007d84:	465b      	mov	r3, fp
 8007d86:	4622      	mov	r2, r4
 8007d88:	4629      	mov	r1, r5
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ff93 	bl	8007cb6 <__sfputs_r>
 8007d90:	3001      	adds	r0, #1
 8007d92:	f000 80aa 	beq.w	8007eea <_vfiprintf_r+0x20e>
 8007d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d98:	445a      	add	r2, fp
 8007d9a:	9209      	str	r2, [sp, #36]	; 0x24
 8007d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f000 80a2 	beq.w	8007eea <_vfiprintf_r+0x20e>
 8007da6:	2300      	movs	r3, #0
 8007da8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007db0:	f10a 0a01 	add.w	sl, sl, #1
 8007db4:	9304      	str	r3, [sp, #16]
 8007db6:	9307      	str	r3, [sp, #28]
 8007db8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007dbc:	931a      	str	r3, [sp, #104]	; 0x68
 8007dbe:	4654      	mov	r4, sl
 8007dc0:	2205      	movs	r2, #5
 8007dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc6:	4858      	ldr	r0, [pc, #352]	; (8007f28 <_vfiprintf_r+0x24c>)
 8007dc8:	f7f8 fa0a 	bl	80001e0 <memchr>
 8007dcc:	9a04      	ldr	r2, [sp, #16]
 8007dce:	b9d8      	cbnz	r0, 8007e08 <_vfiprintf_r+0x12c>
 8007dd0:	06d1      	lsls	r1, r2, #27
 8007dd2:	bf44      	itt	mi
 8007dd4:	2320      	movmi	r3, #32
 8007dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dda:	0713      	lsls	r3, r2, #28
 8007ddc:	bf44      	itt	mi
 8007dde:	232b      	movmi	r3, #43	; 0x2b
 8007de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007de4:	f89a 3000 	ldrb.w	r3, [sl]
 8007de8:	2b2a      	cmp	r3, #42	; 0x2a
 8007dea:	d015      	beq.n	8007e18 <_vfiprintf_r+0x13c>
 8007dec:	9a07      	ldr	r2, [sp, #28]
 8007dee:	4654      	mov	r4, sl
 8007df0:	2000      	movs	r0, #0
 8007df2:	f04f 0c0a 	mov.w	ip, #10
 8007df6:	4621      	mov	r1, r4
 8007df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dfc:	3b30      	subs	r3, #48	; 0x30
 8007dfe:	2b09      	cmp	r3, #9
 8007e00:	d94e      	bls.n	8007ea0 <_vfiprintf_r+0x1c4>
 8007e02:	b1b0      	cbz	r0, 8007e32 <_vfiprintf_r+0x156>
 8007e04:	9207      	str	r2, [sp, #28]
 8007e06:	e014      	b.n	8007e32 <_vfiprintf_r+0x156>
 8007e08:	eba0 0308 	sub.w	r3, r0, r8
 8007e0c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e10:	4313      	orrs	r3, r2
 8007e12:	9304      	str	r3, [sp, #16]
 8007e14:	46a2      	mov	sl, r4
 8007e16:	e7d2      	b.n	8007dbe <_vfiprintf_r+0xe2>
 8007e18:	9b03      	ldr	r3, [sp, #12]
 8007e1a:	1d19      	adds	r1, r3, #4
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	9103      	str	r1, [sp, #12]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	bfbb      	ittet	lt
 8007e24:	425b      	neglt	r3, r3
 8007e26:	f042 0202 	orrlt.w	r2, r2, #2
 8007e2a:	9307      	strge	r3, [sp, #28]
 8007e2c:	9307      	strlt	r3, [sp, #28]
 8007e2e:	bfb8      	it	lt
 8007e30:	9204      	strlt	r2, [sp, #16]
 8007e32:	7823      	ldrb	r3, [r4, #0]
 8007e34:	2b2e      	cmp	r3, #46	; 0x2e
 8007e36:	d10c      	bne.n	8007e52 <_vfiprintf_r+0x176>
 8007e38:	7863      	ldrb	r3, [r4, #1]
 8007e3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e3c:	d135      	bne.n	8007eaa <_vfiprintf_r+0x1ce>
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	1d1a      	adds	r2, r3, #4
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	9203      	str	r2, [sp, #12]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	bfb8      	it	lt
 8007e4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e4e:	3402      	adds	r4, #2
 8007e50:	9305      	str	r3, [sp, #20]
 8007e52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007f38 <_vfiprintf_r+0x25c>
 8007e56:	7821      	ldrb	r1, [r4, #0]
 8007e58:	2203      	movs	r2, #3
 8007e5a:	4650      	mov	r0, sl
 8007e5c:	f7f8 f9c0 	bl	80001e0 <memchr>
 8007e60:	b140      	cbz	r0, 8007e74 <_vfiprintf_r+0x198>
 8007e62:	2340      	movs	r3, #64	; 0x40
 8007e64:	eba0 000a 	sub.w	r0, r0, sl
 8007e68:	fa03 f000 	lsl.w	r0, r3, r0
 8007e6c:	9b04      	ldr	r3, [sp, #16]
 8007e6e:	4303      	orrs	r3, r0
 8007e70:	3401      	adds	r4, #1
 8007e72:	9304      	str	r3, [sp, #16]
 8007e74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e78:	482c      	ldr	r0, [pc, #176]	; (8007f2c <_vfiprintf_r+0x250>)
 8007e7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e7e:	2206      	movs	r2, #6
 8007e80:	f7f8 f9ae 	bl	80001e0 <memchr>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d03f      	beq.n	8007f08 <_vfiprintf_r+0x22c>
 8007e88:	4b29      	ldr	r3, [pc, #164]	; (8007f30 <_vfiprintf_r+0x254>)
 8007e8a:	bb1b      	cbnz	r3, 8007ed4 <_vfiprintf_r+0x1f8>
 8007e8c:	9b03      	ldr	r3, [sp, #12]
 8007e8e:	3307      	adds	r3, #7
 8007e90:	f023 0307 	bic.w	r3, r3, #7
 8007e94:	3308      	adds	r3, #8
 8007e96:	9303      	str	r3, [sp, #12]
 8007e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e9a:	443b      	add	r3, r7
 8007e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e9e:	e767      	b.n	8007d70 <_vfiprintf_r+0x94>
 8007ea0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	2001      	movs	r0, #1
 8007ea8:	e7a5      	b.n	8007df6 <_vfiprintf_r+0x11a>
 8007eaa:	2300      	movs	r3, #0
 8007eac:	3401      	adds	r4, #1
 8007eae:	9305      	str	r3, [sp, #20]
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	f04f 0c0a 	mov.w	ip, #10
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ebc:	3a30      	subs	r2, #48	; 0x30
 8007ebe:	2a09      	cmp	r2, #9
 8007ec0:	d903      	bls.n	8007eca <_vfiprintf_r+0x1ee>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0c5      	beq.n	8007e52 <_vfiprintf_r+0x176>
 8007ec6:	9105      	str	r1, [sp, #20]
 8007ec8:	e7c3      	b.n	8007e52 <_vfiprintf_r+0x176>
 8007eca:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ece:	4604      	mov	r4, r0
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e7f0      	b.n	8007eb6 <_vfiprintf_r+0x1da>
 8007ed4:	ab03      	add	r3, sp, #12
 8007ed6:	9300      	str	r3, [sp, #0]
 8007ed8:	462a      	mov	r2, r5
 8007eda:	4b16      	ldr	r3, [pc, #88]	; (8007f34 <_vfiprintf_r+0x258>)
 8007edc:	a904      	add	r1, sp, #16
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f3af 8000 	nop.w
 8007ee4:	4607      	mov	r7, r0
 8007ee6:	1c78      	adds	r0, r7, #1
 8007ee8:	d1d6      	bne.n	8007e98 <_vfiprintf_r+0x1bc>
 8007eea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007eec:	07d9      	lsls	r1, r3, #31
 8007eee:	d405      	bmi.n	8007efc <_vfiprintf_r+0x220>
 8007ef0:	89ab      	ldrh	r3, [r5, #12]
 8007ef2:	059a      	lsls	r2, r3, #22
 8007ef4:	d402      	bmi.n	8007efc <_vfiprintf_r+0x220>
 8007ef6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ef8:	f7ff fce7 	bl	80078ca <__retarget_lock_release_recursive>
 8007efc:	89ab      	ldrh	r3, [r5, #12]
 8007efe:	065b      	lsls	r3, r3, #25
 8007f00:	f53f af12 	bmi.w	8007d28 <_vfiprintf_r+0x4c>
 8007f04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f06:	e711      	b.n	8007d2c <_vfiprintf_r+0x50>
 8007f08:	ab03      	add	r3, sp, #12
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	462a      	mov	r2, r5
 8007f0e:	4b09      	ldr	r3, [pc, #36]	; (8007f34 <_vfiprintf_r+0x258>)
 8007f10:	a904      	add	r1, sp, #16
 8007f12:	4630      	mov	r0, r6
 8007f14:	f000 f880 	bl	8008018 <_printf_i>
 8007f18:	e7e4      	b.n	8007ee4 <_vfiprintf_r+0x208>
 8007f1a:	bf00      	nop
 8007f1c:	080085ac 	.word	0x080085ac
 8007f20:	080085cc 	.word	0x080085cc
 8007f24:	0800858c 	.word	0x0800858c
 8007f28:	080085ec 	.word	0x080085ec
 8007f2c:	080085f6 	.word	0x080085f6
 8007f30:	00000000 	.word	0x00000000
 8007f34:	08007cb7 	.word	0x08007cb7
 8007f38:	080085f2 	.word	0x080085f2

08007f3c <_printf_common>:
 8007f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f40:	4616      	mov	r6, r2
 8007f42:	4699      	mov	r9, r3
 8007f44:	688a      	ldr	r2, [r1, #8]
 8007f46:	690b      	ldr	r3, [r1, #16]
 8007f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	bfb8      	it	lt
 8007f50:	4613      	movlt	r3, r2
 8007f52:	6033      	str	r3, [r6, #0]
 8007f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f58:	4607      	mov	r7, r0
 8007f5a:	460c      	mov	r4, r1
 8007f5c:	b10a      	cbz	r2, 8007f62 <_printf_common+0x26>
 8007f5e:	3301      	adds	r3, #1
 8007f60:	6033      	str	r3, [r6, #0]
 8007f62:	6823      	ldr	r3, [r4, #0]
 8007f64:	0699      	lsls	r1, r3, #26
 8007f66:	bf42      	ittt	mi
 8007f68:	6833      	ldrmi	r3, [r6, #0]
 8007f6a:	3302      	addmi	r3, #2
 8007f6c:	6033      	strmi	r3, [r6, #0]
 8007f6e:	6825      	ldr	r5, [r4, #0]
 8007f70:	f015 0506 	ands.w	r5, r5, #6
 8007f74:	d106      	bne.n	8007f84 <_printf_common+0x48>
 8007f76:	f104 0a19 	add.w	sl, r4, #25
 8007f7a:	68e3      	ldr	r3, [r4, #12]
 8007f7c:	6832      	ldr	r2, [r6, #0]
 8007f7e:	1a9b      	subs	r3, r3, r2
 8007f80:	42ab      	cmp	r3, r5
 8007f82:	dc26      	bgt.n	8007fd2 <_printf_common+0x96>
 8007f84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f88:	1e13      	subs	r3, r2, #0
 8007f8a:	6822      	ldr	r2, [r4, #0]
 8007f8c:	bf18      	it	ne
 8007f8e:	2301      	movne	r3, #1
 8007f90:	0692      	lsls	r2, r2, #26
 8007f92:	d42b      	bmi.n	8007fec <_printf_common+0xb0>
 8007f94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f98:	4649      	mov	r1, r9
 8007f9a:	4638      	mov	r0, r7
 8007f9c:	47c0      	blx	r8
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	d01e      	beq.n	8007fe0 <_printf_common+0xa4>
 8007fa2:	6823      	ldr	r3, [r4, #0]
 8007fa4:	68e5      	ldr	r5, [r4, #12]
 8007fa6:	6832      	ldr	r2, [r6, #0]
 8007fa8:	f003 0306 	and.w	r3, r3, #6
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	bf08      	it	eq
 8007fb0:	1aad      	subeq	r5, r5, r2
 8007fb2:	68a3      	ldr	r3, [r4, #8]
 8007fb4:	6922      	ldr	r2, [r4, #16]
 8007fb6:	bf0c      	ite	eq
 8007fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fbc:	2500      	movne	r5, #0
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	bfc4      	itt	gt
 8007fc2:	1a9b      	subgt	r3, r3, r2
 8007fc4:	18ed      	addgt	r5, r5, r3
 8007fc6:	2600      	movs	r6, #0
 8007fc8:	341a      	adds	r4, #26
 8007fca:	42b5      	cmp	r5, r6
 8007fcc:	d11a      	bne.n	8008004 <_printf_common+0xc8>
 8007fce:	2000      	movs	r0, #0
 8007fd0:	e008      	b.n	8007fe4 <_printf_common+0xa8>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	4652      	mov	r2, sl
 8007fd6:	4649      	mov	r1, r9
 8007fd8:	4638      	mov	r0, r7
 8007fda:	47c0      	blx	r8
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d103      	bne.n	8007fe8 <_printf_common+0xac>
 8007fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fe8:	3501      	adds	r5, #1
 8007fea:	e7c6      	b.n	8007f7a <_printf_common+0x3e>
 8007fec:	18e1      	adds	r1, r4, r3
 8007fee:	1c5a      	adds	r2, r3, #1
 8007ff0:	2030      	movs	r0, #48	; 0x30
 8007ff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ff6:	4422      	add	r2, r4
 8007ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ffc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008000:	3302      	adds	r3, #2
 8008002:	e7c7      	b.n	8007f94 <_printf_common+0x58>
 8008004:	2301      	movs	r3, #1
 8008006:	4622      	mov	r2, r4
 8008008:	4649      	mov	r1, r9
 800800a:	4638      	mov	r0, r7
 800800c:	47c0      	blx	r8
 800800e:	3001      	adds	r0, #1
 8008010:	d0e6      	beq.n	8007fe0 <_printf_common+0xa4>
 8008012:	3601      	adds	r6, #1
 8008014:	e7d9      	b.n	8007fca <_printf_common+0x8e>
	...

08008018 <_printf_i>:
 8008018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800801c:	460c      	mov	r4, r1
 800801e:	4691      	mov	r9, r2
 8008020:	7e27      	ldrb	r7, [r4, #24]
 8008022:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008024:	2f78      	cmp	r7, #120	; 0x78
 8008026:	4680      	mov	r8, r0
 8008028:	469a      	mov	sl, r3
 800802a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800802e:	d807      	bhi.n	8008040 <_printf_i+0x28>
 8008030:	2f62      	cmp	r7, #98	; 0x62
 8008032:	d80a      	bhi.n	800804a <_printf_i+0x32>
 8008034:	2f00      	cmp	r7, #0
 8008036:	f000 80d8 	beq.w	80081ea <_printf_i+0x1d2>
 800803a:	2f58      	cmp	r7, #88	; 0x58
 800803c:	f000 80a3 	beq.w	8008186 <_printf_i+0x16e>
 8008040:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008048:	e03a      	b.n	80080c0 <_printf_i+0xa8>
 800804a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800804e:	2b15      	cmp	r3, #21
 8008050:	d8f6      	bhi.n	8008040 <_printf_i+0x28>
 8008052:	a001      	add	r0, pc, #4	; (adr r0, 8008058 <_printf_i+0x40>)
 8008054:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008058:	080080b1 	.word	0x080080b1
 800805c:	080080c5 	.word	0x080080c5
 8008060:	08008041 	.word	0x08008041
 8008064:	08008041 	.word	0x08008041
 8008068:	08008041 	.word	0x08008041
 800806c:	08008041 	.word	0x08008041
 8008070:	080080c5 	.word	0x080080c5
 8008074:	08008041 	.word	0x08008041
 8008078:	08008041 	.word	0x08008041
 800807c:	08008041 	.word	0x08008041
 8008080:	08008041 	.word	0x08008041
 8008084:	080081d1 	.word	0x080081d1
 8008088:	080080f5 	.word	0x080080f5
 800808c:	080081b3 	.word	0x080081b3
 8008090:	08008041 	.word	0x08008041
 8008094:	08008041 	.word	0x08008041
 8008098:	080081f3 	.word	0x080081f3
 800809c:	08008041 	.word	0x08008041
 80080a0:	080080f5 	.word	0x080080f5
 80080a4:	08008041 	.word	0x08008041
 80080a8:	08008041 	.word	0x08008041
 80080ac:	080081bb 	.word	0x080081bb
 80080b0:	680b      	ldr	r3, [r1, #0]
 80080b2:	1d1a      	adds	r2, r3, #4
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	600a      	str	r2, [r1, #0]
 80080b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80080bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080c0:	2301      	movs	r3, #1
 80080c2:	e0a3      	b.n	800820c <_printf_i+0x1f4>
 80080c4:	6825      	ldr	r5, [r4, #0]
 80080c6:	6808      	ldr	r0, [r1, #0]
 80080c8:	062e      	lsls	r6, r5, #24
 80080ca:	f100 0304 	add.w	r3, r0, #4
 80080ce:	d50a      	bpl.n	80080e6 <_printf_i+0xce>
 80080d0:	6805      	ldr	r5, [r0, #0]
 80080d2:	600b      	str	r3, [r1, #0]
 80080d4:	2d00      	cmp	r5, #0
 80080d6:	da03      	bge.n	80080e0 <_printf_i+0xc8>
 80080d8:	232d      	movs	r3, #45	; 0x2d
 80080da:	426d      	negs	r5, r5
 80080dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080e0:	485e      	ldr	r0, [pc, #376]	; (800825c <_printf_i+0x244>)
 80080e2:	230a      	movs	r3, #10
 80080e4:	e019      	b.n	800811a <_printf_i+0x102>
 80080e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80080ea:	6805      	ldr	r5, [r0, #0]
 80080ec:	600b      	str	r3, [r1, #0]
 80080ee:	bf18      	it	ne
 80080f0:	b22d      	sxthne	r5, r5
 80080f2:	e7ef      	b.n	80080d4 <_printf_i+0xbc>
 80080f4:	680b      	ldr	r3, [r1, #0]
 80080f6:	6825      	ldr	r5, [r4, #0]
 80080f8:	1d18      	adds	r0, r3, #4
 80080fa:	6008      	str	r0, [r1, #0]
 80080fc:	0628      	lsls	r0, r5, #24
 80080fe:	d501      	bpl.n	8008104 <_printf_i+0xec>
 8008100:	681d      	ldr	r5, [r3, #0]
 8008102:	e002      	b.n	800810a <_printf_i+0xf2>
 8008104:	0669      	lsls	r1, r5, #25
 8008106:	d5fb      	bpl.n	8008100 <_printf_i+0xe8>
 8008108:	881d      	ldrh	r5, [r3, #0]
 800810a:	4854      	ldr	r0, [pc, #336]	; (800825c <_printf_i+0x244>)
 800810c:	2f6f      	cmp	r7, #111	; 0x6f
 800810e:	bf0c      	ite	eq
 8008110:	2308      	moveq	r3, #8
 8008112:	230a      	movne	r3, #10
 8008114:	2100      	movs	r1, #0
 8008116:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800811a:	6866      	ldr	r6, [r4, #4]
 800811c:	60a6      	str	r6, [r4, #8]
 800811e:	2e00      	cmp	r6, #0
 8008120:	bfa2      	ittt	ge
 8008122:	6821      	ldrge	r1, [r4, #0]
 8008124:	f021 0104 	bicge.w	r1, r1, #4
 8008128:	6021      	strge	r1, [r4, #0]
 800812a:	b90d      	cbnz	r5, 8008130 <_printf_i+0x118>
 800812c:	2e00      	cmp	r6, #0
 800812e:	d04d      	beq.n	80081cc <_printf_i+0x1b4>
 8008130:	4616      	mov	r6, r2
 8008132:	fbb5 f1f3 	udiv	r1, r5, r3
 8008136:	fb03 5711 	mls	r7, r3, r1, r5
 800813a:	5dc7      	ldrb	r7, [r0, r7]
 800813c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008140:	462f      	mov	r7, r5
 8008142:	42bb      	cmp	r3, r7
 8008144:	460d      	mov	r5, r1
 8008146:	d9f4      	bls.n	8008132 <_printf_i+0x11a>
 8008148:	2b08      	cmp	r3, #8
 800814a:	d10b      	bne.n	8008164 <_printf_i+0x14c>
 800814c:	6823      	ldr	r3, [r4, #0]
 800814e:	07df      	lsls	r7, r3, #31
 8008150:	d508      	bpl.n	8008164 <_printf_i+0x14c>
 8008152:	6923      	ldr	r3, [r4, #16]
 8008154:	6861      	ldr	r1, [r4, #4]
 8008156:	4299      	cmp	r1, r3
 8008158:	bfde      	ittt	le
 800815a:	2330      	movle	r3, #48	; 0x30
 800815c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008160:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008164:	1b92      	subs	r2, r2, r6
 8008166:	6122      	str	r2, [r4, #16]
 8008168:	f8cd a000 	str.w	sl, [sp]
 800816c:	464b      	mov	r3, r9
 800816e:	aa03      	add	r2, sp, #12
 8008170:	4621      	mov	r1, r4
 8008172:	4640      	mov	r0, r8
 8008174:	f7ff fee2 	bl	8007f3c <_printf_common>
 8008178:	3001      	adds	r0, #1
 800817a:	d14c      	bne.n	8008216 <_printf_i+0x1fe>
 800817c:	f04f 30ff 	mov.w	r0, #4294967295
 8008180:	b004      	add	sp, #16
 8008182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008186:	4835      	ldr	r0, [pc, #212]	; (800825c <_printf_i+0x244>)
 8008188:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	680e      	ldr	r6, [r1, #0]
 8008190:	061f      	lsls	r7, r3, #24
 8008192:	f856 5b04 	ldr.w	r5, [r6], #4
 8008196:	600e      	str	r6, [r1, #0]
 8008198:	d514      	bpl.n	80081c4 <_printf_i+0x1ac>
 800819a:	07d9      	lsls	r1, r3, #31
 800819c:	bf44      	itt	mi
 800819e:	f043 0320 	orrmi.w	r3, r3, #32
 80081a2:	6023      	strmi	r3, [r4, #0]
 80081a4:	b91d      	cbnz	r5, 80081ae <_printf_i+0x196>
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	f023 0320 	bic.w	r3, r3, #32
 80081ac:	6023      	str	r3, [r4, #0]
 80081ae:	2310      	movs	r3, #16
 80081b0:	e7b0      	b.n	8008114 <_printf_i+0xfc>
 80081b2:	6823      	ldr	r3, [r4, #0]
 80081b4:	f043 0320 	orr.w	r3, r3, #32
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	2378      	movs	r3, #120	; 0x78
 80081bc:	4828      	ldr	r0, [pc, #160]	; (8008260 <_printf_i+0x248>)
 80081be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081c2:	e7e3      	b.n	800818c <_printf_i+0x174>
 80081c4:	065e      	lsls	r6, r3, #25
 80081c6:	bf48      	it	mi
 80081c8:	b2ad      	uxthmi	r5, r5
 80081ca:	e7e6      	b.n	800819a <_printf_i+0x182>
 80081cc:	4616      	mov	r6, r2
 80081ce:	e7bb      	b.n	8008148 <_printf_i+0x130>
 80081d0:	680b      	ldr	r3, [r1, #0]
 80081d2:	6826      	ldr	r6, [r4, #0]
 80081d4:	6960      	ldr	r0, [r4, #20]
 80081d6:	1d1d      	adds	r5, r3, #4
 80081d8:	600d      	str	r5, [r1, #0]
 80081da:	0635      	lsls	r5, r6, #24
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	d501      	bpl.n	80081e4 <_printf_i+0x1cc>
 80081e0:	6018      	str	r0, [r3, #0]
 80081e2:	e002      	b.n	80081ea <_printf_i+0x1d2>
 80081e4:	0671      	lsls	r1, r6, #25
 80081e6:	d5fb      	bpl.n	80081e0 <_printf_i+0x1c8>
 80081e8:	8018      	strh	r0, [r3, #0]
 80081ea:	2300      	movs	r3, #0
 80081ec:	6123      	str	r3, [r4, #16]
 80081ee:	4616      	mov	r6, r2
 80081f0:	e7ba      	b.n	8008168 <_printf_i+0x150>
 80081f2:	680b      	ldr	r3, [r1, #0]
 80081f4:	1d1a      	adds	r2, r3, #4
 80081f6:	600a      	str	r2, [r1, #0]
 80081f8:	681e      	ldr	r6, [r3, #0]
 80081fa:	6862      	ldr	r2, [r4, #4]
 80081fc:	2100      	movs	r1, #0
 80081fe:	4630      	mov	r0, r6
 8008200:	f7f7 ffee 	bl	80001e0 <memchr>
 8008204:	b108      	cbz	r0, 800820a <_printf_i+0x1f2>
 8008206:	1b80      	subs	r0, r0, r6
 8008208:	6060      	str	r0, [r4, #4]
 800820a:	6863      	ldr	r3, [r4, #4]
 800820c:	6123      	str	r3, [r4, #16]
 800820e:	2300      	movs	r3, #0
 8008210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008214:	e7a8      	b.n	8008168 <_printf_i+0x150>
 8008216:	6923      	ldr	r3, [r4, #16]
 8008218:	4632      	mov	r2, r6
 800821a:	4649      	mov	r1, r9
 800821c:	4640      	mov	r0, r8
 800821e:	47d0      	blx	sl
 8008220:	3001      	adds	r0, #1
 8008222:	d0ab      	beq.n	800817c <_printf_i+0x164>
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	079b      	lsls	r3, r3, #30
 8008228:	d413      	bmi.n	8008252 <_printf_i+0x23a>
 800822a:	68e0      	ldr	r0, [r4, #12]
 800822c:	9b03      	ldr	r3, [sp, #12]
 800822e:	4298      	cmp	r0, r3
 8008230:	bfb8      	it	lt
 8008232:	4618      	movlt	r0, r3
 8008234:	e7a4      	b.n	8008180 <_printf_i+0x168>
 8008236:	2301      	movs	r3, #1
 8008238:	4632      	mov	r2, r6
 800823a:	4649      	mov	r1, r9
 800823c:	4640      	mov	r0, r8
 800823e:	47d0      	blx	sl
 8008240:	3001      	adds	r0, #1
 8008242:	d09b      	beq.n	800817c <_printf_i+0x164>
 8008244:	3501      	adds	r5, #1
 8008246:	68e3      	ldr	r3, [r4, #12]
 8008248:	9903      	ldr	r1, [sp, #12]
 800824a:	1a5b      	subs	r3, r3, r1
 800824c:	42ab      	cmp	r3, r5
 800824e:	dcf2      	bgt.n	8008236 <_printf_i+0x21e>
 8008250:	e7eb      	b.n	800822a <_printf_i+0x212>
 8008252:	2500      	movs	r5, #0
 8008254:	f104 0619 	add.w	r6, r4, #25
 8008258:	e7f5      	b.n	8008246 <_printf_i+0x22e>
 800825a:	bf00      	nop
 800825c:	080085fd 	.word	0x080085fd
 8008260:	0800860e 	.word	0x0800860e

08008264 <_read_r>:
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4d07      	ldr	r5, [pc, #28]	; (8008284 <_read_r+0x20>)
 8008268:	4604      	mov	r4, r0
 800826a:	4608      	mov	r0, r1
 800826c:	4611      	mov	r1, r2
 800826e:	2200      	movs	r2, #0
 8008270:	602a      	str	r2, [r5, #0]
 8008272:	461a      	mov	r2, r3
 8008274:	f7fa fd24 	bl	8002cc0 <_read>
 8008278:	1c43      	adds	r3, r0, #1
 800827a:	d102      	bne.n	8008282 <_read_r+0x1e>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	b103      	cbz	r3, 8008282 <_read_r+0x1e>
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	200005b4 	.word	0x200005b4

08008288 <_fstat_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	4d07      	ldr	r5, [pc, #28]	; (80082a8 <_fstat_r+0x20>)
 800828c:	2300      	movs	r3, #0
 800828e:	4604      	mov	r4, r0
 8008290:	4608      	mov	r0, r1
 8008292:	4611      	mov	r1, r2
 8008294:	602b      	str	r3, [r5, #0]
 8008296:	f7fa fd3c 	bl	8002d12 <_fstat>
 800829a:	1c43      	adds	r3, r0, #1
 800829c:	d102      	bne.n	80082a4 <_fstat_r+0x1c>
 800829e:	682b      	ldr	r3, [r5, #0]
 80082a0:	b103      	cbz	r3, 80082a4 <_fstat_r+0x1c>
 80082a2:	6023      	str	r3, [r4, #0]
 80082a4:	bd38      	pop	{r3, r4, r5, pc}
 80082a6:	bf00      	nop
 80082a8:	200005b4 	.word	0x200005b4

080082ac <_isatty_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4d06      	ldr	r5, [pc, #24]	; (80082c8 <_isatty_r+0x1c>)
 80082b0:	2300      	movs	r3, #0
 80082b2:	4604      	mov	r4, r0
 80082b4:	4608      	mov	r0, r1
 80082b6:	602b      	str	r3, [r5, #0]
 80082b8:	f7fa fd3b 	bl	8002d32 <_isatty>
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	d102      	bne.n	80082c6 <_isatty_r+0x1a>
 80082c0:	682b      	ldr	r3, [r5, #0]
 80082c2:	b103      	cbz	r3, 80082c6 <_isatty_r+0x1a>
 80082c4:	6023      	str	r3, [r4, #0]
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	200005b4 	.word	0x200005b4

080082cc <memmove>:
 80082cc:	4288      	cmp	r0, r1
 80082ce:	b510      	push	{r4, lr}
 80082d0:	eb01 0402 	add.w	r4, r1, r2
 80082d4:	d902      	bls.n	80082dc <memmove+0x10>
 80082d6:	4284      	cmp	r4, r0
 80082d8:	4623      	mov	r3, r4
 80082da:	d807      	bhi.n	80082ec <memmove+0x20>
 80082dc:	1e43      	subs	r3, r0, #1
 80082de:	42a1      	cmp	r1, r4
 80082e0:	d008      	beq.n	80082f4 <memmove+0x28>
 80082e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082ea:	e7f8      	b.n	80082de <memmove+0x12>
 80082ec:	4402      	add	r2, r0
 80082ee:	4601      	mov	r1, r0
 80082f0:	428a      	cmp	r2, r1
 80082f2:	d100      	bne.n	80082f6 <memmove+0x2a>
 80082f4:	bd10      	pop	{r4, pc}
 80082f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082fe:	e7f7      	b.n	80082f0 <memmove+0x24>

08008300 <_realloc_r>:
 8008300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008302:	4607      	mov	r7, r0
 8008304:	4614      	mov	r4, r2
 8008306:	460e      	mov	r6, r1
 8008308:	b921      	cbnz	r1, 8008314 <_realloc_r+0x14>
 800830a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800830e:	4611      	mov	r1, r2
 8008310:	f7fe bee4 	b.w	80070dc <_malloc_r>
 8008314:	b922      	cbnz	r2, 8008320 <_realloc_r+0x20>
 8008316:	f7fe fe91 	bl	800703c <_free_r>
 800831a:	4625      	mov	r5, r4
 800831c:	4628      	mov	r0, r5
 800831e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008320:	f000 f814 	bl	800834c <_malloc_usable_size_r>
 8008324:	42a0      	cmp	r0, r4
 8008326:	d20f      	bcs.n	8008348 <_realloc_r+0x48>
 8008328:	4621      	mov	r1, r4
 800832a:	4638      	mov	r0, r7
 800832c:	f7fe fed6 	bl	80070dc <_malloc_r>
 8008330:	4605      	mov	r5, r0
 8008332:	2800      	cmp	r0, #0
 8008334:	d0f2      	beq.n	800831c <_realloc_r+0x1c>
 8008336:	4631      	mov	r1, r6
 8008338:	4622      	mov	r2, r4
 800833a:	f7fe fe69 	bl	8007010 <memcpy>
 800833e:	4631      	mov	r1, r6
 8008340:	4638      	mov	r0, r7
 8008342:	f7fe fe7b 	bl	800703c <_free_r>
 8008346:	e7e9      	b.n	800831c <_realloc_r+0x1c>
 8008348:	4635      	mov	r5, r6
 800834a:	e7e7      	b.n	800831c <_realloc_r+0x1c>

0800834c <_malloc_usable_size_r>:
 800834c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008350:	1f18      	subs	r0, r3, #4
 8008352:	2b00      	cmp	r3, #0
 8008354:	bfbc      	itt	lt
 8008356:	580b      	ldrlt	r3, [r1, r0]
 8008358:	18c0      	addlt	r0, r0, r3
 800835a:	4770      	bx	lr

0800835c <_init>:
 800835c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835e:	bf00      	nop
 8008360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008362:	bc08      	pop	{r3}
 8008364:	469e      	mov	lr, r3
 8008366:	4770      	bx	lr

08008368 <_fini>:
 8008368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836a:	bf00      	nop
 800836c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800836e:	bc08      	pop	{r3}
 8008370:	469e      	mov	lr, r3
 8008372:	4770      	bx	lr
