Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Nov  4 11:54:39 2021
| Host         : UTCLAB-L00 running 64-bit Linux Mint 19 Tara
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |              46 |           19 |
| No           | Yes                   | No                     |             113 |           29 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              44 |           20 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------+-------------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------+-------------------------+------------------+----------------+
|  pgen1/slowclk      |                             | BTN_IBUF[0]             |                1 |              1 |
|  pgen1/slowclk      | pgen1/out1                  | d2/pulses_reg[3]_P      |                1 |              1 |
|  d2/pulses_reg[3]_P |                             | BTN_IBUF[0]             |                1 |              1 |
|  p1/bsy_reg[0]      |                             | BTN_IBUF[0]             |                1 |              1 |
|  p1/bsy_reg[0]      | dbgu1/u1/txline_i_1_n_0     | BTN_IBUF[0]             |                1 |              1 |
| ~je_OBUF_BUFG[5]    | dbgu1/gen1/bsy_reg          | BTN_IBUF[0]             |                1 |              1 |
|  je_OBUF_BUFG[5]    |                             |                         |                2 |              2 |
|  LD_OBUF_BUFG[0]    |                             | BTN_IBUF[0]             |                1 |              3 |
| ~je_OBUF_BUFG[5]    |                             | BTN_IBUF[0]             |                2 |              3 |
|  LD_OBUF_BUFG[0]    | cpu1/pc[3]_i_1_n_0          | BTN_IBUF[0]             |                1 |              4 |
|  LD_OBUF_BUFG[0]    | cpu1/mem_data_w[3]_i_1_n_0  |                         |                1 |              4 |
|  LD_OBUF_BUFG[0]    | cpu1/mem_address[3]_i_1_n_0 |                         |                1 |              4 |
| ~je_OBUF_BUFG[5]    | dbgu1/u1/E[0]               | BTN_IBUF[0]             |                3 |              4 |
|  pgen1/slowclk      |                             | d2/pulses_reg[1]_0      |                1 |              4 |
|  LD_OBUF_BUFG[0]    | cpu1/r1[3]_i_1_n_0          | BTN_IBUF[0]             |                2 |              4 |
|  LD_OBUF_BUFG[0]    | cpu1/r0[3]_i_1_n_0          | BTN_IBUF[0]             |                1 |              4 |
|  CLK_IN_IBUF_BUFG   |                             |                         |                4 |              4 |
|  p1/bsy_reg[0]      | dbgu1/u1/state[3]_i_1_n_0   | BTN_IBUF[0]             |                1 |              4 |
| ~je_OBUF_BUFG[5]    | dbgu1/gen1/E[0]             | BTN_IBUF[0]             |                3 |              7 |
| ~je_OBUF_BUFG[5]    | dbgu1/u1/p_out_reg[0][0]    | BTN_IBUF[0]             |                4 |              7 |
|  p1/bsy_reg[0]      | dbgu1/u1/p_2_out[0]         | BTN_IBUF[0]             |                2 |              7 |
|  LD_OBUF_BUFG[0]    | cpu1/opcode                 |                         |                3 |              8 |
|  je_OBUF_BUFG[5]    | d2/LD_OBUF[0]               | BTN_IBUF[2]             |                8 |             32 |
|  je_OBUF_BUFG[5]    | d1/btn1_d                   | BTN_IBUF[1]             |                8 |             32 |
|  CLK_IN_IBUF_BUFG   |                             | p1/counter_b[0]_i_1_n_0 |                8 |             32 |
|  CLK_IN_IBUF_BUFG   |                             | p1/clear                |                8 |             32 |
|  CLK_IN_IBUF_BUFG   |                             | p1/counter_c[0]_i_1_n_0 |                8 |             32 |
|  je_OBUF_BUFG[5]    |                             | BTN_IBUF[0]             |               17 |             50 |
+---------------------+-----------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     9 |
| 7      |                     3 |
| 8      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


