<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="xilinx.com" name="ac701" display_name="Artix-7 AC701 Evaluation Platform" url="www.xilinx.com/ac701" preset_file="preset.xml">
  <images>
    <image name="ac701_board.jpg" display_name="AC701 BOARD" sub_type="board">
      <description>AC701 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.1</revision>
  </compatible_board_revisions>
  <file_version>1.2</file_version>
  <description>Artix-7 AC701 Evaluation Platform</description>
  <components>
    <component name="part0" display_name="Artix-7 AC701 Evaluation Platform" type="fpga" part_name="xc7a200tfbg676-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/ac701">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
          <description>DDR3 board interface, it can use MIG IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="dip_switches_tri_i_0"/> 
                <pin_map port_index="1" component_pin="dip_switches_tri_i_1"/> 
                <pin_map port_index="2" component_pin="dip_switches_tri_i_2"/> 
                <pin_map port_index="3" component_pin="dip_switches_tri_i_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="lcd_7bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_7bits" preset_proc="lcd_7bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="lcd_7bits_tri_o" dir="out" left="6" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="lcd_7bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="lcd_7bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="lcd_7bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="lcd_7bits_tri_o_3"/> 
                <pin_map port_index="4" component_pin="lcd_7bits_tri_o_4"/> 
                <pin_map port_index="5" component_pin="lcd_7bits_tri_o_5"/> 
                <pin_map port_index="6" component_pin="lcd_7bits_tri_o_6"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="led_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_4bits" preset_proc="led_4bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_io:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO" physical_port="mdio_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_reset_out">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
                <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="RESET" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RESET"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>
        <interface mode="master" name="rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="rgmii" preset_proc="rgmii_preset">
          <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TD" physical_port="rgmii_td" dir="out" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="rgmii_td_0"/> 
                <pin_map port_index="1" component_pin="rgmii_td_1"/> 
                <pin_map port_index="2" component_pin="rgmii_td_2"/> 
                <pin_map port_index="3" component_pin="rgmii_td_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="rgmii_tx_ctl"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXC" physical_port="rgmii_txc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="rgmii_txc"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RD" physical_port="rgmii_rd" dir="in" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="rgmii_rd_0"/> 
                <pin_map port_index="1" component_pin="rgmii_rd_1"/> 
                <pin_map port_index="2" component_pin="rgmii_rd_2"/> 
                <pin_map port_index="3" component_pin="rgmii_rd_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CTL" physical_port="rgmii_rx_ctl" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="rgmii_rx_ctl"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXC" physical_port="rgmii_rxc" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="rgmii_rxc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rotary_switch" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rotary_switch" preset_proc="rotary_switch_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="rotary_inca_push_incb_tri_i" dir="in" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="rotary_inca_push_incb_tri_i_0"/> 
                <pin_map port_index="1" component_pin="rotary_inca_push_incb_tri_i_1"/> 
                <pin_map port_index="2" component_pin="rotary_inca_push_incb_tri_i_2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp" preset_proc="sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="sfp_mgt_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sfp_mgt_clk0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sfp_mgt_clk0p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_mgt_clk0p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sfp_mgt_clk0n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_mgt_clk0n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>
        <interface mode="slave" name="sfp_mgt_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sfp_mgt_clk1">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sfp_mgt_clk1p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_mgt_clk1p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sfp_mgt_clk1n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_mgt_clk1n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp" preset_proc="sfp_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y0" />
          </parameters>
        </interface>
        <interface mode="master" name="sma_lvds" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma_lvds" preset_proc="sma_lvds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_lvds_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_lvds_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_lvds_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_lvds_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sma" preset_proc="sma_sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y3" />
          </parameters>
        </interface>
        <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma" preset_proc="sma_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y3" />
          </parameters>
        </interface>
        <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i_0"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="SYSCLK_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="SYSCLK_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_N"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT8JTF12864HZ-1G6G1" vendor="Micron" spec_url="www.micron.com/memory">
      <description>1 GB DDR3 memory SODIMM </description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>
    <component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA04H1SBD" vendor="Mouser" spec_url="www.mouser.com">
      <description>DIP Switches 3 to 0</description>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="lcd_7bits" display_name="LCD" type="chip" sub_type="lcd" major_group="General Purpose Input or Output">
      <description>A 2-line by 16-character display </description>
    </component>
    <component name="led_4bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 3 to 0, Active High</description>
    </component>
    <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="rgmii" display_name="rgmii mode">
          <interfaces>
            <interface name="rgmii"/>
            <interface name="mdio_mdc"/>
            <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sfp" display_name="PHY using SFP" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sfp</description>
      <component_modes>
        <component_mode name="sfp_with_sfp_mgt_clock0" display_name="sfp using sfp_mgt_clock0">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sfp_mgt_clk0" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sfp_mgt_clock1" display_name="sfp using sfp_mgt_clock1">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sfp_mgt_clk1" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sfp_mgt_clock0" display_name="sfp_sgmii using sfp_mgt_clock0">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sfp_mgt_clk0" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sfp_mgt_clock1" display_name="sfp_sgmii using sfp_mgt_clock1">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sfp_mgt_clk1" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sma" display_name="PHY using SMA" type="chip" sub_type="sma" major_group="Ethernet Configurations" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>PHY outside the board connected through sma</description>
      <component_modes>
        <component_mode name="sma_sfp_with_sfp_mgt_clock0" display_name="sma_sfp using sfp_mgt_clock0">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sfp_mgt_clk0" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sfp_with_sfp_mgt_clock1" display_name="sma_sfp using sfp_mgt_clock1">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sfp_mgt_clk1" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sfp_mgt_clock0" display_name="sma_sgmii using sfp_mgt_clock0">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sfp_mgt_clk0" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sfp_mgt_clock1" display_name="sma_sgmii using sfp_mgt_clock1">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sfp_mgt_clk1" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>	    
    <component name="phy_sma_lvds" display_name="PHY using SMA in LVDS mode" type="chip" sub_type="sma" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sma in lvds mode</description>
      <component_modes>
        <component_mode name="sma_lvds" display_name="sma lvds mode">
          <interfaces>
            <interface name="sma_lvds"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>	    
    <component name="mdio_io" display_name="MDIO IO" type="chip" sub_type="ethernet" major_group="">
      <description>MDIO_IO</description>
    </component>
    <component name="phy_reset_out" display_name="PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>PHY RESET OUT</description>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="rgmii" display_name="RGMII" type="chip" sub_type="ethernet" major_group="Ethernet Configurations"/>
    <component name="rotary_switch" display_name="Rotary switch" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="EVQ-WK4001" vendor="Panasonic" spec_url="www.panasonic.com">
      <description>Edge Drive Jog Encoder Rotary Switch, INCB, PUSH, INCA, Active High</description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>
    <component name="sfp" display_name="SFP" type="chip" sub_type="ethernet" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
    </component>
    <component name="sfp_mgt_clk0" display_name="SFP MGT Clock0" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>SFP MGT clock 0</description>
    </component>
    <component name="sfp_mgt_clk1" display_name="SFP MGT Clock1" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>SFP MGT clock 1</description>
    </component>
    <component name="sfp_sgmii" display_name="SFP SGMII" type="chip" sub_type="ethernet" major_group="Ethernet Configurations">
      <description>SFP SGMII</description>
    </component>
    <component name="sma_lvds" display_name="SMA LVDS" type="chip" sub_type="ethernet" major_group="Ethernet Configurations">
      <description>SMA LVDS</description>
    </component>
    <component name="sma_sfp" display_name="SMA SFP" type="chip" sub_type="ethernet" major_group="Ethernet Configurations">
      <description>SMA SFP</description>
    </component>
    <component name="sma_sgmii" display_name="SMA SGMII" type="chip" sub_type="ethernet" major_group="Ethernet Configurations">
      <description>SMA SGMII</description>
    </component>
    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q256A13ESF40G" vendor="Micron">
      <description>256 MB of nonvolatile storage that can be used for configuration or data storage</description>
    </component>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT9102AI" vendor="Si Time" spec_url="www.sitime.com">
      <description>2.5V LVDS differential 200 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_lcd_7bits" component1="part0" component2="lcd_7bits">
      <connection_map name="part0_lcd_7bits_1" c1_st_index="7" c1_end_index="13" c2_st_index="0" c2_end_index="6"/>
    </connection>
    <connection name="part0_led_4bits" component1="part0" component2="led_4bits">
      <connection_map name="part0_led_4bits_1" c1_st_index="14" c1_end_index="17" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_mdio_io" component1="part0" component2="mdio_io">
      <connection_map name="part0_mdio_io_1" c1_st_index="18" c1_end_index="19" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
      <connection_map name="part0_phy_reset_out_1" c1_st_index="20" c1_end_index="20" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" c1_st_index="21" c1_end_index="25" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="26" c1_end_index="26" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_rgmii" component1="part0" component2="rgmii">
      <connection_map name="part0_rgmii_1" c1_st_index="27" c1_end_index="38" c2_st_index="0" c2_end_index="11"/>
    </connection>
    <connection name="part0_rotary_switch" component1="part0" component2="rotary_switch">
      <connection_map name="part0_rotary_switch_1" c1_st_index="39" c1_end_index="41" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" c1_st_index="42" c1_end_index="43" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sfp" component1="part0" component2="sfp">
      <connection_map name="part0_sfp_1" c1_st_index="48" c1_end_index="51" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sfp_mgt_clk0" component1="part0" component2="sfp_mgt_clk0">
      <connection_map name="part0_sfp_mgt_clk0_1" c1_st_index="44" c1_end_index="45" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sfp_mgt_clk1" component1="part0" component2="sfp_mgt_clk1">
      <connection_map name="part0_sfp_mgt_clk1_1" c1_st_index="46" c1_end_index="47" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sfp_sgmii" component1="part0" component2="sfp_sgmii">
      <connection_map name="part0_sfp_sgmii_1" c1_st_index="48" c1_end_index="51" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_lvds" component1="part0" component2="sma_lvds">
      <connection_map name="part0_sma_lvds_1" c1_st_index="52" c1_end_index="55" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_sfp" component1="part0" component2="sma_sfp">
      <connection_map name="part0_sma_sfp_1" c1_st_index="56" c1_end_index="59" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_sgmii" component1="part0" component2="sma_sgmii">
      <connection_map name="part0_sma_sgmii_1" c1_st_index="56" c1_end_index="59" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" c1_st_index="60" c1_end_index="64" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="65" c1_end_index="66" c2_st_index="0" c2_end_index="1"/>
    </connection>
  </connections>
</board>
