###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:19 2022
#  Design:            Integrator
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.181
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.819
  Arrival Time                 25.898
  Slack Time                    0.079
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.921 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.921 | 
     | Delay2_reg_reg[0][4]/Q  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.898 |  25.898 |   25.819 | 
     | Delay2_reg_reg[0][4]/D  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.000 |  25.898 |   25.819 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.079 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.079 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.181
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.819
  Arrival Time                 25.899
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.920 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.920 | 
     | Delay2_reg_reg[0][6]/Q  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.819 | 
     | Delay2_reg_reg[0][6]/D  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.819 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.080 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.080 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.181
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.819
  Arrival Time                 25.899
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.920 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.920 | 
     | Delay2_reg_reg[0][16]/Q  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.819 | 
     | Delay2_reg_reg[0][16]/D  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.819 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.080 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.080 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.181
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.819
  Arrival Time                 25.899
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.920 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.920 | 
     | Delay2_reg_reg[0][8]/Q  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.819 | 
     | Delay2_reg_reg[0][8]/D  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.819 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.080 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.080 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.181
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.819
  Arrival Time                 25.899
  Slack Time                    0.081
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.919 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.919 | 
     | Delay2_reg_reg[0][5]/Q  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.819 | 
     | Delay2_reg_reg[0][5]/D  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.819 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.081 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.081 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.181
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.819
  Arrival Time                 25.899
  Slack Time                    0.081
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.919 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.919 | 
     | Delay2_reg_reg[0][7]/Q  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.819 | 
     | Delay2_reg_reg[0][7]/D  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.819 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.081 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.081 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.900
  Slack Time                    0.081
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.919 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.919 | 
     | Delay2_reg_reg[0][3]/Q  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.900 |  25.900 |   25.818 | 
     | Delay2_reg_reg[0][3]/D  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.000 |  25.900 |   25.818 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.081 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.081 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.900
  Slack Time                    0.082
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.918 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.918 | 
     | Delay2_reg_reg[0][15]/Q  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.900 |  25.900 |   25.818 | 
     | Delay2_reg_reg[0][15]/D  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.000 |  25.900 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.082 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.082 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.900
  Slack Time                    0.082
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.918 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.918 | 
     | Delay2_reg_reg[0][18]/Q  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.900 |  25.900 |   25.818 | 
     | Delay2_reg_reg[0][18]/D  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.000 |  25.900 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.082 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.082 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.901
  Slack Time                    0.083
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.917 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.917 | 
     | Delay2_reg_reg[0][21]/Q  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.901 |  25.901 |   25.818 | 
     | Delay2_reg_reg[0][21]/D  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.000 |  25.901 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.083 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.083 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay_out1_reg[20]/CN 
Endpoint:   Delay_out1_reg[20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.903
  Slack Time                    0.084
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   24.916 | 
     | Delay_out1_reg[20]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.916 | 
     | Delay_out1_reg[20]/Q  |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.902 |  25.903 |   25.818 | 
     | Delay_out1_reg[20]/D  |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.000 |  25.903 |   25.818 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |   25.084 | 
     | Delay_out1_reg[20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.084 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.903
  Slack Time                    0.084
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.916 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.916 | 
     | Delay2_reg_reg[0][19]/Q  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.903 |  25.903 |   25.818 | 
     | Delay2_reg_reg[0][19]/D  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.000 |  25.903 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.084 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.084 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.903
  Slack Time                    0.085
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.915 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.915 | 
     | Delay2_reg_reg[0][17]/Q  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.904 |  25.903 |   25.818 | 
     | Delay2_reg_reg[0][17]/D  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.000 |  25.903 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.085 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.085 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.905
  Slack Time                    0.087
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.913 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.913 | 
     | Delay2_reg_reg[0][20]/Q  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.905 |  25.905 |   25.818 | 
     | Delay2_reg_reg[0][20]/D  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.000 |  25.905 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.087 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.087 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.905
  Slack Time                    0.087
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.913 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.913 | 
     | Delay2_reg_reg[0][12]/Q  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.905 |  25.905 |   25.818 | 
     | Delay2_reg_reg[0][12]/D  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.000 |  25.905 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.087 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.087 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.906
  Slack Time                    0.088
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.912 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.912 | 
     | Delay2_reg_reg[0][2]/Q  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.906 |  25.906 |   25.818 | 
     | Delay2_reg_reg[0][2]/D  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.000 |  25.906 |   25.818 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.088 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.088 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.906
  Slack Time                    0.088
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.912 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.912 | 
     | Delay2_reg_reg[0][13]/Q  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.906 |  25.906 |   25.818 | 
     | Delay2_reg_reg[0][13]/D  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.000 |  25.906 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.088 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.088 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.906
  Slack Time                    0.088
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.912 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.912 | 
     | Delay2_reg_reg[0][10]/Q  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.906 |  25.906 |   25.818 | 
     | Delay2_reg_reg[0][10]/D  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.000 |  25.906 |   25.818 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.088 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.088 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.818
  Arrival Time                 25.908
  Slack Time                    0.090
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.910 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.910 | 
     | Delay2_reg_reg[0][0]/Q  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.908 |  25.908 |   25.818 | 
     | Delay2_reg_reg[0][0]/D  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.000 |  25.908 |   25.818 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.090 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.090 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[1][4]/CN 
Endpoint:   Delay2_reg_reg[1][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.804
  Arrival Time                 25.898
  Slack Time                    0.094
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.906 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.906 | 
     | Delay2_reg_reg[0][4]/Q  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.898 |  25.898 |   25.804 | 
     | Delay2_reg_reg[1][4]/SD |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.000 |  25.898 |   25.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.094 | 
     | Delay2_reg_reg[1][4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.094 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.817
  Arrival Time                 25.912
  Slack Time                    0.094
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.906 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.906 | 
     | Delay2_reg_reg[0][11]/Q  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.912 |  25.912 |   25.817 | 
     | Delay2_reg_reg[0][11]/D  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.000 |  25.912 |   25.817 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.094 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.094 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[1][6]/CN 
Endpoint:   Delay2_reg_reg[1][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.804
  Arrival Time                 25.899
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][6]/Q  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.804 | 
     | Delay2_reg_reg[1][6]/SD |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.095 | 
     | Delay2_reg_reg[1][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.095 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[1][8]/CN 
Endpoint:   Delay2_reg_reg[1][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.804
  Arrival Time                 25.899
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][8]/Q  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.804 | 
     | Delay2_reg_reg[1][8]/SD |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.095 | 
     | Delay2_reg_reg[1][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.095 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay2_reg_reg[1][16]/CN 
Endpoint:   Delay2_reg_reg[1][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.804
  Arrival Time                 25.899
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][16]/Q  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.804 | 
     | Delay2_reg_reg[1][16]/SD |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.804 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.095 | 
     | Delay2_reg_reg[1][16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.095 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.817
  Arrival Time                 25.913
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][14]/Q  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.913 |  25.913 |   25.817 | 
     | Delay2_reg_reg[0][14]/D  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.000 |  25.913 |   25.817 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.095 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.095 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay2_reg_reg[1][5]/CN 
Endpoint:   Delay2_reg_reg[1][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.804
  Arrival Time                 25.899
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.905 | 
     | Delay2_reg_reg[0][5]/Q  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.804 | 
     | Delay2_reg_reg[1][5]/SD |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.095 | 
     | Delay2_reg_reg[1][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.095 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay2_reg_reg[1][7]/CN 
Endpoint:   Delay2_reg_reg[1][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.804
  Arrival Time                 25.899
  Slack Time                    0.096
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.904 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.904 | 
     | Delay2_reg_reg[0][7]/Q  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.899 |  25.899 |   25.804 | 
     | Delay2_reg_reg[1][7]/SD |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.000 |  25.899 |   25.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.096 | 
     | Delay2_reg_reg[1][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.096 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay2_reg_reg[1][3]/CN 
Endpoint:   Delay2_reg_reg[1][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.900
  Slack Time                    0.096
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.904 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.904 | 
     | Delay2_reg_reg[0][3]/Q  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.900 |  25.900 |   25.803 | 
     | Delay2_reg_reg[1][3]/SD |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.000 |  25.900 |   25.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.096 | 
     | Delay2_reg_reg[1][3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.096 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay2_reg_reg[1][15]/CN 
Endpoint:   Delay2_reg_reg[1][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.900
  Slack Time                    0.097
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][15]/Q  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.900 |  25.900 |   25.803 | 
     | Delay2_reg_reg[1][15]/SD |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.000 |  25.900 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.097 | 
     | Delay2_reg_reg[1][15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.097 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.817
  Arrival Time                 25.914
  Slack Time                    0.097
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][1]/Q  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.914 |  25.914 |   25.817 | 
     | Delay2_reg_reg[0][1]/D  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.000 |  25.914 |   25.817 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.097 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.097 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay2_reg_reg[1][18]/CN 
Endpoint:   Delay2_reg_reg[1][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.900
  Slack Time                    0.097
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][18]/Q  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.900 |  25.900 |   25.803 | 
     | Delay2_reg_reg[1][18]/SD |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.000 |  25.900 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.097 | 
     | Delay2_reg_reg[1][18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.097 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay2_reg_reg[1][21]/CN 
Endpoint:   Delay2_reg_reg[1][21]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.901
  Slack Time                    0.097
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.903 | 
     | Delay2_reg_reg[0][21]/Q  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.901 |  25.901 |   25.803 | 
     | Delay2_reg_reg[1][21]/SD |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.000 |  25.901 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.097 | 
     | Delay2_reg_reg[1][21]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.097 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q   (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.903
  Slack Time                    0.099
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   24.901 | 
     | Delay_out1_reg[20]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.901 | 
     | Delay_out1_reg[20]/Q   |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.902 |  25.903 |   25.803 | 
     | Delay1_out1_reg[20]/SD |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.000 |  25.903 |   25.803 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |   25.099 | 
     | Delay1_out1_reg[20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.099 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay2_reg_reg[1][19]/CN 
Endpoint:   Delay2_reg_reg[1][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.903
  Slack Time                    0.099
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.901 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.901 | 
     | Delay2_reg_reg[0][19]/Q  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.903 |  25.903 |   25.803 | 
     | Delay2_reg_reg[1][19]/SD |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.000 |  25.903 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.099 | 
     | Delay2_reg_reg[1][19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.099 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay2_reg_reg[1][17]/CN 
Endpoint:   Delay2_reg_reg[1][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.903
  Slack Time                    0.100
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.900 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.900 | 
     | Delay2_reg_reg[0][17]/Q  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.904 |  25.903 |   25.803 | 
     | Delay2_reg_reg[1][17]/SD |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.000 |  25.903 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.100 | 
     | Delay2_reg_reg[1][17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.100 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay2_reg_reg[1][20]/CN 
Endpoint:   Delay2_reg_reg[1][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.905
  Slack Time                    0.102
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.898 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.898 | 
     | Delay2_reg_reg[0][20]/Q  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.905 |  25.905 |   25.803 | 
     | Delay2_reg_reg[1][20]/SD |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.000 |  25.905 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.102 | 
     | Delay2_reg_reg[1][20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.102 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay2_reg_reg[1][12]/CN 
Endpoint:   Delay2_reg_reg[1][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.905
  Slack Time                    0.102
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.898 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.898 | 
     | Delay2_reg_reg[0][12]/Q  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.905 |  25.905 |   25.803 | 
     | Delay2_reg_reg[1][12]/SD |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.000 |  25.905 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.102 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.102 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay2_reg_reg[1][2]/CN 
Endpoint:   Delay2_reg_reg[1][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.906
  Slack Time                    0.102
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.898 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.898 | 
     | Delay2_reg_reg[0][2]/Q  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.906 |  25.906 |   25.803 | 
     | Delay2_reg_reg[1][2]/SD |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.000 |  25.906 |   25.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.102 | 
     | Delay2_reg_reg[1][2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.102 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay2_reg_reg[1][13]/CN 
Endpoint:   Delay2_reg_reg[1][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.906
  Slack Time                    0.103
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.897 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.897 | 
     | Delay2_reg_reg[0][13]/Q  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.906 |  25.906 |   25.803 | 
     | Delay2_reg_reg[1][13]/SD |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.000 |  25.906 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.103 | 
     | Delay2_reg_reg[1][13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay2_reg_reg[1][10]/CN 
Endpoint:   Delay2_reg_reg[1][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.906
  Slack Time                    0.103
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.897 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.897 | 
     | Delay2_reg_reg[0][10]/Q  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.906 |  25.906 |   25.803 | 
     | Delay2_reg_reg[1][10]/SD |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.000 |  25.906 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.103 | 
     | Delay2_reg_reg[1][10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.908
  Slack Time                    0.105
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.895 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.895 | 
     | Delay2_reg_reg[0][0]/Q  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.908 |  25.908 |   25.803 | 
     | Delay2_reg_reg[1][0]/SD |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.000 |  25.908 |   25.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.105 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.105 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[1][11]/CN 
Endpoint:   Delay2_reg_reg[1][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.912
  Slack Time                    0.109
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.891 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.891 | 
     | Delay2_reg_reg[0][11]/Q  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.912 |  25.912 |   25.803 | 
     | Delay2_reg_reg[1][11]/SD |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.000 |  25.912 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.109 | 
     | Delay2_reg_reg[1][11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.109 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[1][14]/CN 
Endpoint:   Delay2_reg_reg[1][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.803
  Arrival Time                 25.913
  Slack Time                    0.110
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.890 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk                    | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.890 | 
     | Delay2_reg_reg[0][14]/Q  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.913 |  25.913 |   25.803 | 
     | Delay2_reg_reg[1][14]/SD |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.000 |  25.913 |   25.803 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.110 | 
     | Delay2_reg_reg[1][14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.110 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay2_reg_reg[1][1]/CN 
Endpoint:   Delay2_reg_reg[1][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.198
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.802
  Arrival Time                 25.914
  Slack Time                    0.112
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.888 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.888 | 
     | Delay2_reg_reg[0][1]/Q  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.914 |  25.914 |   25.802 | 
     | Delay2_reg_reg[1][1]/SD |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.000 |  25.914 |   25.802 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.112 | 
     | Delay2_reg_reg[1][1]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.112 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.184
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.816
  Arrival Time                 25.928
  Slack Time                    0.112
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.888 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.888 | 
     | Delay2_reg_reg[0][9]/Q  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.928 |  25.928 |   25.816 | 
     | Delay2_reg_reg[0][9]/D  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.000 |  25.928 |   25.816 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.112 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.112 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[1][9]/CN 
Endpoint:   Delay2_reg_reg[1][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.199
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.801
  Arrival Time                 25.928
  Slack Time                    0.127
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.873 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk                   | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.873 | 
     | Delay2_reg_reg[0][9]/Q  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.928 |  25.928 |   25.801 | 
     | Delay2_reg_reg[1][9]/SD |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.000 |  25.928 |   25.801 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.127 | 
     | Delay2_reg_reg[1][9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.127 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.185
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.815
  Arrival Time                 25.944
  Slack Time                    0.129
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   24.871 | 
     | Delay1_out1_reg[20]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.871 | 
     | Delay1_out1_reg[20]/Q  |   ^   | Delay1_out1[20] | SDFFRQ_5VX1 | 0.944 |  25.944 |   25.815 | 
     | Delay1_out1_reg[20]/D  |   ^   | Delay1_out1[20] | SDFFRQ_5VX1 | 0.000 |  25.944 |   25.815 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |   25.129 | 
     | Delay1_out1_reg[20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.129 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.187
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.813
  Arrival Time                 25.965
  Slack Time                    0.151
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                |             |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk            |             |       |  25.000 |   24.849 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.849 | 
     | Delay2_reg_reg[1][0]/Q  |   ^   | Delay2_out1[0] | SDFFRQ_5VX1 | 0.965 |  25.965 |   25.813 | 
     | Delay2_reg_reg[1][0]/D  |   ^   | Delay2_out1[0] | SDFFRQ_5VX1 | 0.000 |  25.965 |   25.813 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   25.151 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.151 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay_out1_reg[9]/CN 
Endpoint:   Delay_out1_reg[9]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.187
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.813
  Arrival Time                 25.973
  Slack Time                    0.160
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   24.840 | 
     | Delay_out1_reg[9]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.840 | 
     | Delay_out1_reg[9]/Q  |   ^   | Delay_out1[9] | SDFFRQ_5VX1 | 0.973 |  25.973 |   25.813 | 
     | Delay_out1_reg[9]/D  |   ^   | Delay_out1[9] | SDFFRQ_5VX1 | 0.000 |  25.973 |   25.813 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |   25.160 | 
     | Delay_out1_reg[9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.160 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[1][12]/CN 
Endpoint:   Delay2_reg_reg[1][12]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[1][12]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
+ Hold                         -0.188
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                25.812
  Arrival Time                 25.982
  Slack Time                    0.170
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk             |             |       |  25.000 |   24.830 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   24.830 | 
     | Delay2_reg_reg[1][12]/Q  |   ^   | Delay2_out1[12] | SDFFRQ_5VX1 | 0.982 |  25.982 |   25.812 | 
     | Delay2_reg_reg[1][12]/D  |   ^   | Delay2_out1[12] | SDFFRQ_5VX1 | 0.000 |  25.982 |   25.812 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   25.170 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   25.170 | 
     +-------------------------------------------------------------------------------------+ 

