$date
	Sat Oct 22 23:31:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#405902
b1000 &
b1000 %
1$
b1000 !
1"
#405903
0"
#405906
b100 &
b100 %
#405910
b10 &
b10 %
#405914
b1 &
b1 %
1#
#405918
b0 &
0#
b0 %
0$
#1399309
b1 !
1"
#1399310
b1 &
b1 %
1$
#1399311
0"
#1399314
1#
#1399318
b0 &
0#
b0 %
0$
#2413006
b1101 &
b1101 %
1$
b1101 !
1"
#2413007
0"
#2413010
b101000 &
b101000 %
#2413014
b10100 &
b10100 %
#2413018
b1010 &
b1010 %
#2413022
b101 &
b101 %
#2413026
b10000 &
b10000 %
#2413030
b1000 &
b1000 %
#2413034
b100 &
b100 %
#2413038
b10 &
b10 %
#2413042
b1 &
b1 %
1#
#2413046
b0 &
0#
b0 %
0$
#4500012
