--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Nov 21 22:57:48 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     font_test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets pixel_tick]
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.617ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \textElement1/fontRom/mux_82  (from pixel_tick +)
   Destination:    FD1S3IX    CD             \textElement1/pixel_44  (to pixel_tick +)

   Delay:                   9.223ns  (69.0% logic, 31.0% route), 5 logic levels.

 Constraint Details:

      9.223ns data_path \textElement1/fontRom/mux_82 to \textElement1/pixel_44 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.617ns

 Path Details: \textElement1/fontRom/mux_82 to \textElement1/pixel_44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \textElement1/fontRom/mux_82 (from pixel_tick)
Route         1   e 0.941                                  \textElement1/n1186
LUT4        ---     0.493              C to Z              \textElement1/bitPosition[1]_bdd_3_lut_1824
Route         1   e 0.020                                  \textElement1/n3611
MUXL5       ---     0.233           BLUT to Z              \textElement1/i1822
Route         1   e 0.020                                  \textElement1/n3612
MUXL5       ---     0.233             D1 to Z              \textElement1/i1828
Route         1   e 0.941                                  \textElement1/n3616
LUT4        ---     0.493              B to Z              \textElement1/i1712_3_lut
Route         1   e 0.941                                  \textElement1/pixel_N_282
                  --------
                    9.223  (69.0% logic, 31.0% route), 5 logic levels.


Passed:  The following path meets requirements by 990.617ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \textElement1/fontRom/mux_82  (from pixel_tick +)
   Destination:    FD1S3IX    CD             \textElement1/pixel_44  (to pixel_tick +)

   Delay:                   9.223ns  (69.0% logic, 31.0% route), 5 logic levels.

 Constraint Details:

      9.223ns data_path \textElement1/fontRom/mux_82 to \textElement1/pixel_44 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.617ns

 Path Details: \textElement1/fontRom/mux_82 to \textElement1/pixel_44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \textElement1/fontRom/mux_82 (from pixel_tick)
Route         1   e 0.941                                  \textElement1/n1189
LUT4        ---     0.493              B to Z              \textElement1/bitPosition[1]_bdd_3_lut_1821
Route         1   e 0.020                                  \textElement1/n3610
MUXL5       ---     0.233           ALUT to Z              \textElement1/i1822
Route         1   e 0.020                                  \textElement1/n3612
MUXL5       ---     0.233             D1 to Z              \textElement1/i1828
Route         1   e 0.941                                  \textElement1/n3616
LUT4        ---     0.493              B to Z              \textElement1/i1712_3_lut
Route         1   e 0.941                                  \textElement1/pixel_N_282
                  --------
                    9.223  (69.0% logic, 31.0% route), 5 logic levels.


Passed:  The following path meets requirements by 990.617ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \textElement1/fontRom/mux_82  (from pixel_tick +)
   Destination:    FD1S3IX    CD             \textElement1/pixel_44  (to pixel_tick +)

   Delay:                   9.223ns  (69.0% logic, 31.0% route), 5 logic levels.

 Constraint Details:

      9.223ns data_path \textElement1/fontRom/mux_82 to \textElement1/pixel_44 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.617ns

 Path Details: \textElement1/fontRom/mux_82 to \textElement1/pixel_44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \textElement1/fontRom/mux_82 (from pixel_tick)
Route         1   e 0.941                                  \textElement1/n1184
LUT4        ---     0.493              B to Z              \textElement1/i1699_3_lut
Route         1   e 0.020                                  \textElement1/n3511
MUXL5       ---     0.233           ALUT to Z              \textElement1/i1706
Route         1   e 0.020                                  \textElement1/n3518
MUXL5       ---     0.233             D0 to Z              \textElement1/i1710
Route         1   e 0.941                                  \textElement1/n3522
LUT4        ---     0.493              A to Z              \textElement1/i1712_3_lut
Route         1   e 0.941                                  \textElement1/pixel_N_282
                  --------
                    9.223  (69.0% logic, 31.0% route), 5 logic levels.

Report: 9.383 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets ext_clk_c]
            2015 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.255ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \memory_test_unit/address__292_293__i12  (from ext_clk_c +)
   Destination:    FD1P3AX    D              \memory_test_unit/data_239__i31  (to ext_clk_c +)

   Delay:                  11.585ns  (49.2% logic, 50.8% route), 21 logic levels.

 Constraint Details:

     11.585ns data_path \memory_test_unit/address__292_293__i12 to \memory_test_unit/data_239__i31 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 988.255ns

 Path Details: \memory_test_unit/address__292_293__i12 to \memory_test_unit/data_239__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \memory_test_unit/address__292_293__i12 (from ext_clk_c)
Route         8   e 1.598                                  \memory_test_unit/tmp3[3]
LUT4        ---     0.493              C to Z              \memory_test_unit/i10_4_lut
Route         1   e 0.941                                  \memory_test_unit/n28
LUT4        ---     0.493              C to Z              \memory_test_unit/i16_4_lut
Route         1   e 0.941                                  \memory_test_unit/n34
LUT4        ---     0.493              B to Z              \memory_test_unit/i17_4_lut
Route         2   e 1.141                                  \memory_test_unit/n3000
A1_TO_FCO   ---     0.827           A[2] to COUT           \memory_test_unit/data_239_add_4_1
Route         1   e 0.020                                  \memory_test_unit/n3184
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_3
Route         1   e 0.020                                  \memory_test_unit/n3185
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_5
Route         1   e 0.020                                  \memory_test_unit/n3186
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_7
Route         1   e 0.020                                  \memory_test_unit/n3187
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_9
Route         1   e 0.020                                  \memory_test_unit/n3188
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_11
Route         1   e 0.020                                  \memory_test_unit/n3189
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_13
Route         1   e 0.020                                  \memory_test_unit/n3190
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_15
Route         1   e 0.020                                  \memory_test_unit/n3191
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_17
Route         1   e 0.020                                  \memory_test_unit/n3192
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_19
Route         1   e 0.020                                  \memory_test_unit/n3193
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_21
Route         1   e 0.020                                  \memory_test_unit/n3194
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_23
Route         1   e 0.020                                  \memory_test_unit/n3195
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_25
Route         1   e 0.020                                  \memory_test_unit/n3196
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_27
Route         1   e 0.020                                  \memory_test_unit/n3197
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_29
Route         1   e 0.020                                  \memory_test_unit/n3198
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_31
Route         1   e 0.020                                  \memory_test_unit/n3199
FCI_TO_F    ---     0.598            CIN to S[2]           \memory_test_unit/data_239_add_4_33
Route         1   e 0.941                                  \memory_test_unit/n134
                  --------
                   11.585  (49.2% logic, 50.8% route), 21 logic levels.


Passed:  The following path meets requirements by 988.255ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \memory_test_unit/address__292_293__i6  (from ext_clk_c +)
   Destination:    FD1P3AX    D              \memory_test_unit/data_239__i31  (to ext_clk_c +)

   Delay:                  11.585ns  (49.2% logic, 50.8% route), 21 logic levels.

 Constraint Details:

     11.585ns data_path \memory_test_unit/address__292_293__i6 to \memory_test_unit/data_239__i31 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 988.255ns

 Path Details: \memory_test_unit/address__292_293__i6 to \memory_test_unit/data_239__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \memory_test_unit/address__292_293__i6 (from ext_clk_c)
Route         8   e 1.598                                  \memory_test_unit/tmp4[1]
LUT4        ---     0.493              B to Z              \memory_test_unit/i10_4_lut
Route         1   e 0.941                                  \memory_test_unit/n28
LUT4        ---     0.493              C to Z              \memory_test_unit/i16_4_lut
Route         1   e 0.941                                  \memory_test_unit/n34
LUT4        ---     0.493              B to Z              \memory_test_unit/i17_4_lut
Route         2   e 1.141                                  \memory_test_unit/n3000
A1_TO_FCO   ---     0.827           A[2] to COUT           \memory_test_unit/data_239_add_4_1
Route         1   e 0.020                                  \memory_test_unit/n3184
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_3
Route         1   e 0.020                                  \memory_test_unit/n3185
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_5
Route         1   e 0.020                                  \memory_test_unit/n3186
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_7
Route         1   e 0.020                                  \memory_test_unit/n3187
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_9
Route         1   e 0.020                                  \memory_test_unit/n3188
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_11
Route         1   e 0.020                                  \memory_test_unit/n3189
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_13
Route         1   e 0.020                                  \memory_test_unit/n3190
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_15
Route         1   e 0.020                                  \memory_test_unit/n3191
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_17
Route         1   e 0.020                                  \memory_test_unit/n3192
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_19
Route         1   e 0.020                                  \memory_test_unit/n3193
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_21
Route         1   e 0.020                                  \memory_test_unit/n3194
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_23
Route         1   e 0.020                                  \memory_test_unit/n3195
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_25
Route         1   e 0.020                                  \memory_test_unit/n3196
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_27
Route         1   e 0.020                                  \memory_test_unit/n3197
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_29
Route         1   e 0.020                                  \memory_test_unit/n3198
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_31
Route         1   e 0.020                                  \memory_test_unit/n3199
FCI_TO_F    ---     0.598            CIN to S[2]           \memory_test_unit/data_239_add_4_33
Route         1   e 0.941                                  \memory_test_unit/n134
                  --------
                   11.585  (49.2% logic, 50.8% route), 21 logic levels.


Passed:  The following path meets requirements by 988.255ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \memory_test_unit/address__292_293__i7  (from ext_clk_c +)
   Destination:    FD1P3AX    D              \memory_test_unit/data_239__i31  (to ext_clk_c +)

   Delay:                  11.585ns  (49.2% logic, 50.8% route), 21 logic levels.

 Constraint Details:

     11.585ns data_path \memory_test_unit/address__292_293__i7 to \memory_test_unit/data_239__i31 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 988.255ns

 Path Details: \memory_test_unit/address__292_293__i7 to \memory_test_unit/data_239__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \memory_test_unit/address__292_293__i7 (from ext_clk_c)
Route         8   e 1.598                                  \memory_test_unit/tmp4[2]
LUT4        ---     0.493              B to Z              \memory_test_unit/i13_4_lut
Route         1   e 0.941                                  \memory_test_unit/n31
LUT4        ---     0.493              A to Z              \memory_test_unit/i16_4_lut
Route         1   e 0.941                                  \memory_test_unit/n34
LUT4        ---     0.493              B to Z              \memory_test_unit/i17_4_lut
Route         2   e 1.141                                  \memory_test_unit/n3000
A1_TO_FCO   ---     0.827           A[2] to COUT           \memory_test_unit/data_239_add_4_1
Route         1   e 0.020                                  \memory_test_unit/n3184
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_3
Route         1   e 0.020                                  \memory_test_unit/n3185
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_5
Route         1   e 0.020                                  \memory_test_unit/n3186
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_7
Route         1   e 0.020                                  \memory_test_unit/n3187
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_9
Route         1   e 0.020                                  \memory_test_unit/n3188
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_11
Route         1   e 0.020                                  \memory_test_unit/n3189
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_13
Route         1   e 0.020                                  \memory_test_unit/n3190
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_15
Route         1   e 0.020                                  \memory_test_unit/n3191
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_17
Route         1   e 0.020                                  \memory_test_unit/n3192
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_19
Route         1   e 0.020                                  \memory_test_unit/n3193
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_21
Route         1   e 0.020                                  \memory_test_unit/n3194
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_23
Route         1   e 0.020                                  \memory_test_unit/n3195
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_25
Route         1   e 0.020                                  \memory_test_unit/n3196
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_27
Route         1   e 0.020                                  \memory_test_unit/n3197
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_29
Route         1   e 0.020                                  \memory_test_unit/n3198
FCI_TO_FCO  ---     0.157            CIN to COUT           \memory_test_unit/data_239_add_4_31
Route         1   e 0.020                                  \memory_test_unit/n3199
FCI_TO_F    ---     0.598            CIN to S[2]           \memory_test_unit/data_239_add_4_33
Route         1   e 0.941                                  \memory_test_unit/n134
                  --------
                   11.585  (49.2% logic, 50.8% route), 21 logic levels.

Report: 11.745 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets pixel_tick]              |  1000.000 ns|     9.383 ns|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets ext_clk_c]               |  1000.000 ns|    11.745 ns|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3037 paths, 250 nets, and 608 connections (49.0% coverage)


Peak memory: 116211712 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
