<stg><name>kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body41.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body41.i:0 %indvar_flatten_load = load i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body41.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body41.i:2 %icmp_ln27 = icmp_eq  i5 %indvar_flatten_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body41.i:3 %add_ln27_1 = add i5 %indvar_flatten_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body41.i:4 %br_ln27 = br i1 %icmp_ln27, void %for.cond.cleanup40.i, void %for.body83.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.cond.cleanup40.i:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup40.i:5 %icmp_ln28 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.cond.cleanup40.i:6 %select_ln27 = select i1 %icmp_ln28, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
for.cond.cleanup40.i:11 %j_cast = zext i3 %select_ln27

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup40.i:12 %zext_ln1273 = zext i3 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup40.i:13 %P_init_V_addr = getelementptr i32 %P_init_V, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="P_init_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup40.i:14 %add_ln1273 = add i4 %zext_ln1273, i4 4

]]></Node>
<StgValue><ssdm name="add_ln1273"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:15 %zext_ln1273_8 = zext i4 %add_ln1273

]]></Node>
<StgValue><ssdm name="zext_ln1273_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup40.i:16 %P_init_V_addr_1 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln1273_8

]]></Node>
<StgValue><ssdm name="P_init_V_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:30 %P_init_V_load = load i4 %P_init_V_addr

]]></Node>
<StgValue><ssdm name="P_init_V_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:35 %P_init_V_load_1 = load i4 %P_init_V_addr_1

]]></Node>
<StgValue><ssdm name="P_init_V_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup40.i:60 %store_ln28 = store i5 %add_ln27_1, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.cond.cleanup40.i:1 %i_1_load = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup40.i:2 %add_ln27 = add i3 %i_1_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.cond.cleanup40.i:7 %select_ln27_1 = select i1 %icmp_ln28, i3 %add_ln27, i3 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="3">
<![CDATA[
for.cond.cleanup40.i:8 %trunc_ln29 = trunc i3 %select_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.cond.cleanup40.i:17 %tmp_14_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln27

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:18 %zext_ln1273_9 = zext i4 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="zext_ln1273_9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup40.i:19 %P_init_V_addr_2 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln1273_9

]]></Node>
<StgValue><ssdm name="P_init_V_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup40.i:20 %xor_ln1273 = xor i3 %select_ln27, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln1273"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup40.i:21 %sext_ln1273 = sext i3 %xor_ln1273

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:22 %zext_ln1273_10 = zext i4 %sext_ln1273

]]></Node>
<StgValue><ssdm name="zext_ln1273_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup40.i:23 %P_init_V_addr_3 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln1273_10

]]></Node>
<StgValue><ssdm name="P_init_V_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.cond.cleanup40.i:28 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 65536, i32 0, i32 0, i32 0, i2 %trunc_ln29

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:30 %P_init_V_load = load i4 %P_init_V_addr

]]></Node>
<StgValue><ssdm name="P_init_V_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.cond.cleanup40.i:33 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 65536, i32 0, i32 0, i2 %trunc_ln29

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:35 %P_init_V_load_1 = load i4 %P_init_V_addr_1

]]></Node>
<StgValue><ssdm name="P_init_V_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:43 %P_init_V_load_2 = load i4 %P_init_V_addr_2

]]></Node>
<StgValue><ssdm name="P_init_V_load_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:51 %P_init_V_load_3 = load i4 %P_init_V_addr_3

]]></Node>
<StgValue><ssdm name="P_init_V_load_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup40.i:59 %add_ln28 = add i3 %select_ln27, i3 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup40.i:61 %store_ln28 = store i3 %select_ln27_1, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup40.i:62 %store_ln28 = store i3 %add_ln28, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.cond.cleanup40.i:9 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup40.i:24 %add_ln29 = add i4 %tmp_s, i4 %zext_ln1273

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:29 %zext_ln1273_4 = zext i32 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:31 %sext_ln1273_3 = sext i32 %P_init_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:32 %mul_ln1273 = mul i48 %sext_ln1273_3, i48 %zext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:34 %zext_ln1273_5 = zext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln1273_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:36 %sext_ln1273_4 = sext i32 %P_init_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:37 %mul_ln1273_3 = mul i48 %sext_ln1273_4, i48 %zext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1273_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.cond.cleanup40.i:41 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 65536, i32 0, i32 65536, i32 0, i2 %trunc_ln29

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:43 %P_init_V_load_2 = load i4 %P_init_V_addr_2

]]></Node>
<StgValue><ssdm name="P_init_V_load_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.cond.cleanup40.i:49 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 65536, i32 0, i32 65536, i2 %trunc_ln29

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:51 %P_init_V_load_3 = load i4 %P_init_V_addr_3

]]></Node>
<StgValue><ssdm name="P_init_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:32 %mul_ln1273 = mul i48 %sext_ln1273_3, i48 %zext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:37 %mul_ln1273_3 = mul i48 %sext_ln1273_4, i48 %zext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1273_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup40.i:38 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln1273, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:42 %zext_ln1273_6 = zext i32 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln1273_6"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:44 %sext_ln1273_5 = sext i32 %P_init_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:45 %mul_ln1273_4 = mul i48 %sext_ln1273_5, i48 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="mul_ln1273_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:50 %zext_ln1273_7 = zext i32 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1273_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup40.i:52 %sext_ln1273_6 = sext i32 %P_init_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_6"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:53 %mul_ln1273_5 = mul i48 %sext_ln1273_6, i48 %zext_ln1273_7

]]></Node>
<StgValue><ssdm name="mul_ln1273_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.cond.cleanup40.i:39 %shl_ln838_7 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln838_7"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:40 %add_ln1347_3 = add i48 %shl_ln838_7, i48 %mul_ln1273_3

]]></Node>
<StgValue><ssdm name="add_ln1347_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:45 %mul_ln1273_4 = mul i48 %sext_ln1273_5, i48 %zext_ln1273_6

]]></Node>
<StgValue><ssdm name="mul_ln1273_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup40.i:46 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_3, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:53 %mul_ln1273_5 = mul i48 %sext_ln1273_6, i48 %zext_ln1273_7

]]></Node>
<StgValue><ssdm name="mul_ln1273_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
for.body83.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.cond.cleanup40.i:47 %shl_ln838_8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_9, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln838_8"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:48 %add_ln1347 = add i48 %shl_ln838_8, i48 %mul_ln1273_4

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup40.i:54 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.cond.cleanup40.i:55 %shl_ln838_9 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_10, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln838_9"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup40.i:56 %add_ln1347_4 = add i48 %shl_ln838_9, i48 %mul_ln1273_5

]]></Node>
<StgValue><ssdm name="add_ln1347_4"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup40.i:57 %trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_4, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond.cleanup40.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_3_VITIS_LOOP_28_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond.cleanup40.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond.cleanup40.i:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.cond.cleanup40.i:25 %zext_ln29 = zext i4 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup40.i:26 %P_prior_V_addr = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="P_prior_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond.cleanup40.i:27 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.cond.cleanup40.i:58 %store_ln1420 = store i32 %trunc_ln818_s, i4 %P_prior_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1420"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup40.i:63 %br_ln28 = br void %for.body41.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
