Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 15:43:15 2025
| Host         : DESKTOP-T2K4A01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file phys_opt_report_timing_summary_0.rpt -pb phys_opt_report_timing_summary_0.pb -rpx phys_opt_report_timing_summary_0.rpx
| Design       : GPPU
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 48          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning           Missing input or output delay               17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: FC/PRECLOCK_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_div2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.711        0.000                      0                  506        0.086        0.000                      0                  506        9.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.711        0.000                      0                  506        0.086        0.000                      0                  506        9.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.904ns (22.179%)  route 3.172ns (77.821%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.365     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  uart_inst/rx_clock_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.379     4.945 r  uart_inst/rx_clock_count_reg[13]/Q
                         net (fo=5, estimated)        0.824     5.769    uart_inst/rx_clock_count_reg_n_0_[13]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.105     5.874 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, estimated)        0.776     6.650    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.105     6.755 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, estimated)        0.621     7.376    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.481 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, estimated)       0.412     7.893    uart_inst/rx_bit_index[2]_i_2_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.105     7.998 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, estimated)        0.114     8.112    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.105     8.217 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, estimated)        0.425     8.642    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDPE                                         r  uart_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.256    24.302    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDPE                                         r  uart_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.222    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X42Y36         FDPE (Setup_fdpe_C_CE)      -0.136    24.352    uart_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 15.711    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.904ns (22.179%)  route 3.172ns (77.821%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.365     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  uart_inst/rx_clock_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.379     4.945 r  uart_inst/rx_clock_count_reg[13]/Q
                         net (fo=5, estimated)        0.824     5.769    uart_inst/rx_clock_count_reg_n_0_[13]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.105     5.874 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, estimated)        0.776     6.650    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.105     6.755 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, estimated)        0.621     7.376    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.481 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, estimated)       0.412     7.893    uart_inst/rx_bit_index[2]_i_2_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.105     7.998 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, estimated)        0.114     8.112    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.105     8.217 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, estimated)        0.425     8.642    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.256    24.302    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.222    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X42Y36         FDCE (Setup_fdce_C_CE)      -0.136    24.352    uart_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 15.711    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.904ns (22.179%)  route 3.172ns (77.821%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.365     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  uart_inst/rx_clock_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.379     4.945 r  uart_inst/rx_clock_count_reg[13]/Q
                         net (fo=5, estimated)        0.824     5.769    uart_inst/rx_clock_count_reg_n_0_[13]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.105     5.874 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, estimated)        0.776     6.650    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.105     6.755 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, estimated)        0.621     7.376    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.481 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, estimated)       0.412     7.893    uart_inst/rx_bit_index[2]_i_2_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.105     7.998 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, estimated)        0.114     8.112    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.105     8.217 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, estimated)        0.425     8.642    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.256    24.302    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.222    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X42Y36         FDCE (Setup_fdce_C_CE)      -0.136    24.352    uart_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 15.711    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.904ns (22.179%)  route 3.172ns (77.821%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.365     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  uart_inst/rx_clock_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.379     4.945 r  uart_inst/rx_clock_count_reg[13]/Q
                         net (fo=5, estimated)        0.824     5.769    uart_inst/rx_clock_count_reg_n_0_[13]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.105     5.874 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, estimated)        0.776     6.650    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.105     6.755 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, estimated)        0.621     7.376    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.481 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, estimated)       0.412     7.893    uart_inst/rx_bit_index[2]_i_2_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.105     7.998 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, estimated)        0.114     8.112    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.105     8.217 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, estimated)        0.425     8.642    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.256    24.302    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.222    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X42Y36         FDCE (Setup_fdce_C_CE)      -0.136    24.352    uart_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 15.711    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.958ns (24.627%)  route 2.932ns (75.373%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.363     4.564    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.433     4.997 f  FC/CUENTITAS_reg[1]/Q
                         net (fo=7, estimated)        0.814     5.811    FC/CUENTITAS_reg_n_0_[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.916 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, estimated)        0.378     6.294    FC/CUENTITAS[32]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.105     6.399 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, estimated)        0.339     6.738    FC/CUENTITAS[32]_i_19_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.105     6.843 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, estimated)        0.378     7.221    FC/CUENTITAS[32]_i_11_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.105     7.326 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, estimated)       0.413     7.739    FC/CUENTITAS[32]_i_6_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.105     7.844 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, estimated)       0.610     8.454    FC/CUENTITAS
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.254    24.300    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
                         clock pessimism              0.238    24.538    
                         clock uncertainty           -0.035    24.502    
    SLICE_X30Y35         FDCE (Setup_fdce_C_CE)      -0.136    24.366    FC/CUENTITAS_reg[1]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.958ns (24.627%)  route 2.932ns (75.373%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.363     4.564    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.433     4.997 f  FC/CUENTITAS_reg[1]/Q
                         net (fo=7, estimated)        0.814     5.811    FC/CUENTITAS_reg_n_0_[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.916 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, estimated)        0.378     6.294    FC/CUENTITAS[32]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.105     6.399 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, estimated)        0.339     6.738    FC/CUENTITAS[32]_i_19_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.105     6.843 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, estimated)        0.378     7.221    FC/CUENTITAS[32]_i_11_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.105     7.326 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, estimated)       0.413     7.739    FC/CUENTITAS[32]_i_6_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.105     7.844 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, estimated)       0.610     8.454    FC/CUENTITAS
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.254    24.300    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[2]/C
                         clock pessimism              0.238    24.538    
                         clock uncertainty           -0.035    24.502    
    SLICE_X30Y35         FDCE (Setup_fdce_C_CE)      -0.136    24.366    FC/CUENTITAS_reg[2]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.958ns (24.627%)  route 2.932ns (75.373%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.363     4.564    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.433     4.997 f  FC/CUENTITAS_reg[1]/Q
                         net (fo=7, estimated)        0.814     5.811    FC/CUENTITAS_reg_n_0_[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.916 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, estimated)        0.378     6.294    FC/CUENTITAS[32]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.105     6.399 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, estimated)        0.339     6.738    FC/CUENTITAS[32]_i_19_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.105     6.843 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, estimated)        0.378     7.221    FC/CUENTITAS[32]_i_11_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.105     7.326 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, estimated)       0.413     7.739    FC/CUENTITAS[32]_i_6_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.105     7.844 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, estimated)       0.610     8.454    FC/CUENTITAS
    SLICE_X30Y35         FDPE                                         r  FC/CUENTITAS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.254    24.300    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDPE                                         r  FC/CUENTITAS_reg[3]/C
                         clock pessimism              0.238    24.538    
                         clock uncertainty           -0.035    24.502    
    SLICE_X30Y35         FDPE (Setup_fdpe_C_CE)      -0.136    24.366    FC/CUENTITAS_reg[3]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.958ns (24.627%)  route 2.932ns (75.373%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.363     4.564    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.433     4.997 f  FC/CUENTITAS_reg[1]/Q
                         net (fo=7, estimated)        0.814     5.811    FC/CUENTITAS_reg_n_0_[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.916 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, estimated)        0.378     6.294    FC/CUENTITAS[32]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.105     6.399 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, estimated)        0.339     6.738    FC/CUENTITAS[32]_i_19_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.105     6.843 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, estimated)        0.378     7.221    FC/CUENTITAS[32]_i_11_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.105     7.326 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, estimated)       0.413     7.739    FC/CUENTITAS[32]_i_6_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.105     7.844 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, estimated)       0.610     8.454    FC/CUENTITAS
    SLICE_X30Y35         FDPE                                         r  FC/CUENTITAS_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.254    24.300    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDPE                                         r  FC/CUENTITAS_reg[4]/C
                         clock pessimism              0.238    24.538    
                         clock uncertainty           -0.035    24.502    
    SLICE_X30Y35         FDPE (Setup_fdpe_C_CE)      -0.136    24.366    FC/CUENTITAS_reg[4]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.916ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.958ns (24.922%)  route 2.886ns (75.078%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.363     4.564    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.433     4.997 f  FC/CUENTITAS_reg[1]/Q
                         net (fo=7, estimated)        0.814     5.811    FC/CUENTITAS_reg_n_0_[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.916 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, estimated)        0.378     6.294    FC/CUENTITAS[32]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.105     6.399 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, estimated)        0.339     6.738    FC/CUENTITAS[32]_i_19_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.105     6.843 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, estimated)        0.378     7.221    FC/CUENTITAS[32]_i_11_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.105     7.326 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, estimated)       0.413     7.739    FC/CUENTITAS[32]_i_6_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.105     7.844 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, estimated)       0.564     8.408    FC/CUENTITAS
    SLICE_X28Y41         FDCE                                         r  FC/CUENTITAS_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.259    24.305    FC/CLK_IBUF_BUFG
    SLICE_X28Y41         FDCE                                         r  FC/CUENTITAS_reg[25]/C
                         clock pessimism              0.222    24.527    
                         clock uncertainty           -0.035    24.491    
    SLICE_X28Y41         FDCE (Setup_fdce_C_CE)      -0.168    24.323    FC/CUENTITAS_reg[25]
  -------------------------------------------------------------------
                         required time                         24.323    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                 15.916    

Slack (MET) :             15.921ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.958ns (24.883%)  route 2.892ns (75.117%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.363     4.564    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.433     4.997 f  FC/CUENTITAS_reg[1]/Q
                         net (fo=7, estimated)        0.814     5.811    FC/CUENTITAS_reg_n_0_[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.916 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, estimated)        0.378     6.294    FC/CUENTITAS[32]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.105     6.399 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, estimated)        0.339     6.738    FC/CUENTITAS[32]_i_19_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.105     6.843 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, estimated)        0.378     7.221    FC/CUENTITAS[32]_i_11_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.105     7.326 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, estimated)       0.413     7.739    FC/CUENTITAS[32]_i_6_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.105     7.844 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, estimated)       0.570     8.414    FC/CUENTITAS
    SLICE_X32Y35         FDPE                                         r  FC/CUENTITAS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608    22.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.254    24.300    FC/CLK_IBUF_BUFG
    SLICE_X32Y35         FDPE                                         r  FC/CUENTITAS_reg[0]/C
                         clock pessimism              0.238    24.538    
                         clock uncertainty           -0.035    24.502    
    SLICE_X32Y35         FDPE (Setup_fdpe_C_CE)      -0.168    24.334    FC/CUENTITAS_reg[0]
  -------------------------------------------------------------------
                         required time                         24.334    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 15.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.856%)  route 0.181ns (56.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.557     1.686    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  im_inst/prog_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  im_inst/prog_addr_reg[7]/Q
                         net (fo=3, estimated)        0.181     2.008    im_inst/prog_addr_reg_n_0_[7]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.864     2.228    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.489     1.739    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.922    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.721%)  route 0.182ns (56.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.557     1.686    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  im_inst/prog_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  im_inst/prog_addr_reg[4]/Q
                         net (fo=3, estimated)        0.182     2.009    im_inst/prog_addr_reg_n_0_[4]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.864     2.228    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.489     1.739    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.922    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.321%)  route 0.184ns (56.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.555     1.684    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  im_inst/prog_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  im_inst/prog_addr_reg[0]/Q
                         net (fo=4, estimated)        0.184     2.010    im_inst/prog_addr_reg_n_0_[0]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.864     2.228    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.489     1.739    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.922    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.993%)  route 0.187ns (57.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.557     1.686    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  im_inst/prog_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  im_inst/prog_addr_reg[3]/Q
                         net (fo=3, estimated)        0.187     2.014    im_inst/prog_addr_reg_n_0_[3]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.864     2.228    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.489     1.739    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.922    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_inst/seq_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/seq_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.072%)  route 0.072ns (33.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.560     1.689    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y33         FDCE                                         r  uart_inst/seq_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  uart_inst/seq_buffer_reg[2]/Q
                         net (fo=3, estimated)        0.072     1.902    uart_inst/seq_buffer[2]
    SLICE_X46Y33         FDCE                                         r  uart_inst/seq_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.828     2.192    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  uart_inst/seq_buffer_reg[10]/C
                         clock pessimism             -0.489     1.703    
    SLICE_X46Y33         FDCE (Hold_fdce_C_D)         0.075     1.778    uart_inst/seq_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_inst/FSM_onehot_at_parser_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_at_parser_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.280%)  route 0.078ns (35.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.563     1.692    uart_inst/CLK_IBUF_BUFG
    SLICE_X49Y35         FDPE                                         r  uart_inst/FSM_onehot_at_parser_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.833 r  uart_inst/FSM_onehot_at_parser_state_reg[0]/Q
                         net (fo=2, estimated)        0.078     1.911    uart_inst/FSM_onehot_at_parser_state_reg_n_0_[0]
    SLICE_X49Y35         FDCE                                         r  uart_inst/FSM_onehot_at_parser_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.832     2.196    uart_inst/CLK_IBUF_BUFG
    SLICE_X49Y35         FDCE                                         r  uart_inst/FSM_onehot_at_parser_state_reg[1]/C
                         clock pessimism             -0.489     1.707    
    SLICE_X49Y35         FDCE (Hold_fdce_C_D)         0.075     1.782    uart_inst/FSM_onehot_at_parser_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_inst/seq_buffer_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/seq_buffer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.278%)  route 0.082ns (36.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.561     1.690    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  uart_inst/seq_buffer_reg[22]/Q
                         net (fo=3, estimated)        0.082     1.913    uart_inst/seq_buffer[22]
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.829     2.193    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[30]/C
                         clock pessimism             -0.489     1.704    
    SLICE_X47Y34         FDCE (Hold_fdce_C_D)         0.075     1.779    uart_inst/seq_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart_inst/seq_buffer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/seq_buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.278%)  route 0.082ns (36.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.561     1.690    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  uart_inst/seq_buffer_reg[23]/Q
                         net (fo=3, estimated)        0.082     1.913    uart_inst/seq_buffer[23]
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.829     2.193    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[31]/C
                         clock pessimism             -0.489     1.704    
    SLICE_X47Y34         FDCE (Hold_fdce_C_D)         0.071     1.775    uart_inst/seq_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.544%)  route 0.235ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.558     1.687    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  im_inst/prog_addr_reg[12]/Q
                         net (fo=3, estimated)        0.235     2.063    im_inst/prog_addr_reg_n_0_[12]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.864     2.228    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.489     1.739    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.922    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.910%)  route 0.241ns (63.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.558     1.687    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  im_inst/prog_addr_reg[11]/Q
                         net (fo=3, estimated)        0.241     2.069    im_inst/prog_addr_reg_n_0_[11]
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.869     2.233    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.744    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.927    im_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y5    im_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y6    im_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y5    im_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6    im_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y33   clk_div2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y29   counter2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y31   counter2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y31   counter2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y31   counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.061ns  (logic 6.411ns (37.577%)  route 10.650ns (62.423%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.082 r  im_inst/Pc_reg[15]_i_3/O[3]
                         net (fo=3, estimated)        0.801     7.883    im_inst/ALU/data0[15]
    SLICE_X40Y27         LUT6 (Prop_lut6_I3_O)        0.257     8.140 f  im_inst/n_Flags_OBUF[2]_inst_i_21/O
                         net (fo=1, estimated)        0.386     8.526    im_inst/n_Flags_OBUF[2]_inst_i_21_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.631 f  im_inst/n_Flags_OBUF[2]_inst_i_10/O
                         net (fo=1, estimated)        0.698     9.329    im_inst/n_Flags_OBUF[2]_inst_i_10_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.105     9.434 f  im_inst/n_Flags_OBUF[2]_inst_i_2/O
                         net (fo=1, estimated)        0.340     9.774    PC/n_Flags[2]
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.105     9.879 r  PC/n_Flags_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        3.868    13.747    n_Flags_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.314    17.061 r  n_Flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.061    n_Flags[2]
    C20                                                               r  n_Flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.525ns  (logic 7.388ns (44.708%)  route 9.137ns (55.292%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.214 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.214    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.474 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405     7.879    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257     8.136 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     8.136    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173     8.309 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.685     8.994    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.241     9.235 r  im_inst/OUT_DP_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     9.235    im_inst/OUT_DP_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I1_O)      0.182     9.417 r  im_inst/OUT_DP_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.417    im_inst/OUT_DP_OBUF[6]_inst_i_7_n_0
    SLICE_X40Y31         MUXF8 (Prop_muxf8_I1_O)      0.079     9.496 r  im_inst/OUT_DP_OBUF[6]_inst_i_3/O
                         net (fo=1, estimated)        0.348     9.844    Vbcd/OUT_DP[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.264    10.108 r  Vbcd/OUT_DP_OBUF[6]_inst_i_1/O
                         net (fo=1, estimated)        3.142    13.250    OUT_DP_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.274    16.525 r  OUT_DP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.525    OUT_DP[6]
    J5                                                                r  OUT_DP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.459ns  (logic 7.393ns (44.918%)  route 9.066ns (55.082%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.214 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.214    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.474 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405     7.879    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257     8.136 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     8.136    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173     8.309 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.674     8.983    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I0_O)        0.241     9.224 r  im_inst/OUT_DP_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.224    im_inst/OUT_DP_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y30         MUXF7 (Prop_muxf7_I1_O)      0.182     9.406 r  im_inst/OUT_DP_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.406    im_inst/OUT_DP_OBUF[3]_inst_i_4_n_0
    SLICE_X40Y30         MUXF8 (Prop_muxf8_I1_O)      0.079     9.485 r  im_inst/OUT_DP_OBUF[3]_inst_i_2/O
                         net (fo=1, estimated)        0.358     9.843    Vbcd/OUT_DP[3]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    10.107 r  Vbcd/OUT_DP_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        3.072    13.179    OUT_DP_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.280    16.459 r  OUT_DP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.459    OUT_DP[3]
    H5                                                                r  OUT_DP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.401ns  (logic 7.309ns (44.565%)  route 9.092ns (55.435%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.381 f  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, estimated)        0.486     7.867    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250     8.117 f  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.117    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173     8.290 f  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, estimated)        0.743     9.033    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.241     9.274 r  im_inst/OUT_DP_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.274    im_inst/OUT_DP_OBUF[2]_inst_i_10_n_0
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I0_O)      0.178     9.452 r  im_inst/OUT_DP_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.452    im_inst/OUT_DP_OBUF[2]_inst_i_7_n_0
    SLICE_X41Y30         MUXF8 (Prop_muxf8_I1_O)      0.079     9.531 r  im_inst/OUT_DP_OBUF[2]_inst_i_3/O
                         net (fo=1, estimated)        0.368     9.899    Vbcd/OUT_DP[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.264    10.163 r  Vbcd/OUT_DP_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        2.938    13.101    OUT_DP_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.300    16.401 r  OUT_DP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.401    OUT_DP[2]
    G4                                                                r  OUT_DP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.367ns  (logic 7.409ns (45.268%)  route 8.958ns (54.732%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.214 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.214    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.474 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405     7.879    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257     8.136 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     8.136    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173     8.309 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.682     8.991    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.241     9.232 r  im_inst/OUT_DP_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.232    im_inst/OUT_DP_OBUF[0]_inst_i_8_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I1_O)      0.182     9.414 r  im_inst/OUT_DP_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.414    im_inst/OUT_DP_OBUF[0]_inst_i_4_n_0
    SLICE_X40Y29         MUXF8 (Prop_muxf8_I1_O)      0.079     9.493 r  im_inst/OUT_DP_OBUF[0]_inst_i_2/O
                         net (fo=1, estimated)        0.471     9.964    Vbcd/OUT_DP[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    10.228 r  Vbcd/OUT_DP_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        2.843    13.071    OUT_DP_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.296    16.367 r  OUT_DP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.367    OUT_DP[0]
    K3                                                                r  OUT_DP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.306ns  (logic 7.292ns (44.721%)  route 9.014ns (55.279%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.376 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[3]
                         net (fo=3, estimated)        0.375     7.751    im_inst/ALU/data0[27]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.257     8.008 r  im_inst/OUT_DP_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000     8.008    im_inst/DataWr[27]
    SLICE_X40Y28         MUXF7 (Prop_muxf7_I0_O)      0.178     8.186 r  im_inst/OUT_DP_OBUF[6]_inst_i_20/O
                         net (fo=7, estimated)        0.807     8.993    im_inst/OUT_DP_OBUF[6]_inst_i_20_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I0_O)        0.252     9.245 r  im_inst/OUT_DP_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.245    im_inst/OUT_DP_OBUF[5]_inst_i_7_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.173     9.418 r  im_inst/OUT_DP_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.418    im_inst/OUT_DP_OBUF[5]_inst_i_4_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I1_O)      0.074     9.492 r  im_inst/OUT_DP_OBUF[5]_inst_i_2/O
                         net (fo=1, estimated)        0.380     9.872    Vbcd/OUT_DP[5]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.259    10.131 r  Vbcd/OUT_DP_OBUF[5]_inst_i_1/O
                         net (fo=1, estimated)        2.895    13.026    OUT_DP_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.280    16.306 r  OUT_DP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.306    OUT_DP[5]
    M3                                                                r  OUT_DP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.242ns  (logic 7.400ns (45.560%)  route 8.842ns (54.440%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.214 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.214    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.474 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405     7.879    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257     8.136 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     8.136    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173     8.309 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.713     9.022    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.241     9.263 r  im_inst/OUT_DP_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.263    im_inst/OUT_DP_OBUF[1]_inst_i_8_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.182     9.445 r  im_inst/OUT_DP_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.445    im_inst/OUT_DP_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y31         MUXF8 (Prop_muxf8_I1_O)      0.079     9.524 r  im_inst/OUT_DP_OBUF[1]_inst_i_2/O
                         net (fo=1, estimated)        0.340     9.864    Vbcd/OUT_DP[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.264    10.128 r  Vbcd/OUT_DP_OBUF[1]_inst_i_1/O
                         net (fo=1, estimated)        2.827    12.955    OUT_DP_OBUF[1]
    K6                   OBUF (Prop_obuf_I_O)         3.286    16.242 r  OUT_DP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.242    OUT_DP[1]
    K6                                                                r  OUT_DP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.157ns  (logic 7.301ns (45.187%)  route 8.856ns (54.813%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.376 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[3]
                         net (fo=3, estimated)        0.375     7.751    im_inst/ALU/data0[27]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.257     8.008 r  im_inst/OUT_DP_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000     8.008    im_inst/DataWr[27]
    SLICE_X40Y28         MUXF7 (Prop_muxf7_I0_O)      0.178     8.186 r  im_inst/OUT_DP_OBUF[6]_inst_i_20/O
                         net (fo=7, estimated)        0.788     8.974    im_inst/OUT_DP_OBUF[6]_inst_i_20_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.252     9.226 r  im_inst/OUT_DP_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.226    im_inst/OUT_DP_OBUF[4]_inst_i_7_n_0
    SLICE_X39Y31         MUXF7 (Prop_muxf7_I0_O)      0.178     9.404 r  im_inst/OUT_DP_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.404    im_inst/OUT_DP_OBUF[4]_inst_i_4_n_0
    SLICE_X39Y31         MUXF8 (Prop_muxf8_I1_O)      0.079     9.483 r  im_inst/OUT_DP_OBUF[4]_inst_i_2/O
                         net (fo=1, estimated)        0.347     9.830    Vbcd/OUT_DP[4]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.264    10.094 r  Vbcd/OUT_DP_OBUF[4]_inst_i_1/O
                         net (fo=1, estimated)        2.789    12.883    OUT_DP_OBUF[4]
    J6                   OBUF (Prop_obuf_I_O)         3.273    16.157 r  OUT_DP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.157    OUT_DP[4]
    J6                                                                r  OUT_DP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.175ns  (logic 6.479ns (42.696%)  route 8.696ns (57.304%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.214 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.214    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.474 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.378     7.852    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.257     8.109 r  im_inst/n_Flags_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        3.761    11.870    n_Flags_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.305    15.175 r  n_Flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.175    n_Flags[0]
    D20                                                               r  n_Flags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.978ns  (logic 6.483ns (43.285%)  route 8.495ns (56.715%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.769     5.188    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.293 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     6.073    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     6.178 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     6.178    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.618    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008     6.724    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.822    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.920    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.018    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.116 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.116    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.214 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.214    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.474 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.375     7.849    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.257     8.106 r  im_inst/n_Flags_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        3.563    11.669    n_Flags_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.309    14.978 r  n_Flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.978    n_Flags[3]
    E21                                                               r  n_Flags[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.891%)  route 0.147ns (44.109%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, estimated)        0.147     0.288    Vbcd/clk_counter[1]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.333 r  Vbcd/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    Vbcd/clk_counter[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  Vbcd/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, estimated)        0.148     0.289    Vbcd/clk_counter[1]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.334 r  Vbcd/clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Vbcd/clk_counter[2]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  Vbcd/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.544%)  route 0.182ns (49.456%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, estimated)        0.182     0.323    Vbcd/clk_counter[1]
    SLICE_X38Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.368 r  Vbcd/disp_sel[2]_i_1/O
                         net (fo=2, routed)           0.000     0.368    Vbcd/p_0_in[2]
    SLICE_X38Y33         FDRE                                         r  Vbcd/disp_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (50.027%)  route 0.209ns (49.973%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, estimated)        0.209     0.373    Vbcd/clk_counter[0]
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.418 r  Vbcd/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    Vbcd/clk_counter[0]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  Vbcd/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.209ns (44.814%)  route 0.257ns (55.186%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, estimated)        0.257     0.421    Vbcd/clk_counter[0]
    SLICE_X38Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.466 r  Vbcd/disp_sel[1]_i_1/O
                         net (fo=2, routed)           0.000     0.466    Vbcd/p_0_in[1]
    SLICE_X38Y33         FDRE                                         r  Vbcd/disp_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/Pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/Pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.110%)  route 0.265ns (55.890%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  PC/Pc_reg[0]/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[0]/Q
                         net (fo=5, estimated)        0.265     0.429    im_inst/Q[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.474 r  im_inst/Pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.474    PC/D[0]
    SLICE_X42Y24         FDRE                                         r  PC/Pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.655%)  route 0.308ns (62.345%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, estimated)        0.176     0.317    Vbcd/clk_counter[2]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.362 r  Vbcd/disp_sel[4]_i_1/O
                         net (fo=2, estimated)        0.132     0.494    Vbcd/p_0_in[4]
    SLICE_X38Y34         FDRE                                         r  Vbcd/disp_sel_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.467%)  route 0.310ns (62.533%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, estimated)        0.176     0.317    Vbcd/clk_counter[2]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.362 r  Vbcd/disp_sel[4]_i_1/O
                         net (fo=2, estimated)        0.135     0.496    Vbcd/p_0_in[4]
    SLICE_X39Y33         FDRE                                         r  Vbcd/disp_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.281%)  route 0.313ns (62.719%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, estimated)        0.182     0.323    Vbcd/clk_counter[1]
    SLICE_X38Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.368 r  Vbcd/disp_sel[2]_i_1/O
                         net (fo=2, estimated)        0.131     0.499    Vbcd/p_0_in[2]
    SLICE_X38Y34         FDRE                                         r  Vbcd/disp_sel_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.190ns (37.594%)  route 0.315ns (62.406%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, estimated)        0.182     0.323    Vbcd/clk_counter[1]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.049     0.372 r  Vbcd/disp_sel[3]_i_1/O
                         net (fo=2, estimated)        0.133     0.505    Vbcd/p_0_in[3]
    SLICE_X38Y33         FDRE                                         r  Vbcd/disp_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.962ns  (logic 7.222ns (45.243%)  route 8.740ns (54.757%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.588 r  im_inst/Pc_reg[15]_i_3/O[3]
                         net (fo=3, estimated)        0.801    11.389    im_inst/ALU/data0[15]
    SLICE_X40Y27         LUT6 (Prop_lut6_I3_O)        0.257    11.646 f  im_inst/n_Flags_OBUF[2]_inst_i_21/O
                         net (fo=1, estimated)        0.386    12.032    im_inst/n_Flags_OBUF[2]_inst_i_21_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.105    12.137 f  im_inst/n_Flags_OBUF[2]_inst_i_10/O
                         net (fo=1, estimated)        0.698    12.835    im_inst/n_Flags_OBUF[2]_inst_i_10_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.105    12.940 f  im_inst/n_Flags_OBUF[2]_inst_i_2/O
                         net (fo=1, estimated)        0.340    13.280    PC/n_Flags[2]
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.105    13.385 r  PC/n_Flags_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        3.868    17.253    n_Flags_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.314    20.566 r  n_Flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.566    n_Flags[2]
    C20                                                               r  n_Flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.425ns  (logic 8.198ns (53.149%)  route 7.227ns (46.851%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.720 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.720    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.980 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405    11.385    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257    11.642 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    11.642    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173    11.815 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.685    12.500    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.241    12.741 r  im_inst/OUT_DP_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    12.741    im_inst/OUT_DP_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    12.923 r  im_inst/OUT_DP_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.923    im_inst/OUT_DP_OBUF[6]_inst_i_7_n_0
    SLICE_X40Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    13.002 r  im_inst/OUT_DP_OBUF[6]_inst_i_3/O
                         net (fo=1, estimated)        0.348    13.350    Vbcd/OUT_DP[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.264    13.614 r  Vbcd/OUT_DP_OBUF[6]_inst_i_1/O
                         net (fo=1, estimated)        3.142    16.756    OUT_DP_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.274    20.030 r  OUT_DP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.030    OUT_DP[6]
    J5                                                                r  OUT_DP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.360ns  (logic 8.204ns (53.411%)  route 7.156ns (46.589%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.720 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.720    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.980 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405    11.385    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257    11.642 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    11.642    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173    11.815 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.674    12.489    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I0_O)        0.241    12.730 r  im_inst/OUT_DP_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.730    im_inst/OUT_DP_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y30         MUXF7 (Prop_muxf7_I1_O)      0.182    12.912 r  im_inst/OUT_DP_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.912    im_inst/OUT_DP_OBUF[3]_inst_i_4_n_0
    SLICE_X40Y30         MUXF8 (Prop_muxf8_I1_O)      0.079    12.991 r  im_inst/OUT_DP_OBUF[3]_inst_i_2/O
                         net (fo=1, estimated)        0.358    13.349    Vbcd/OUT_DP[3]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    13.613 r  Vbcd/OUT_DP_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        3.072    16.685    OUT_DP_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.280    19.964 r  OUT_DP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.964    OUT_DP[3]
    H5                                                                r  OUT_DP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.302ns  (logic 8.120ns (53.064%)  route 7.182ns (46.936%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.887 f  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, estimated)        0.486    11.373    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250    11.623 f  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    11.623    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173    11.796 f  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, estimated)        0.743    12.539    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.241    12.780 r  im_inst/OUT_DP_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.780    im_inst/OUT_DP_OBUF[2]_inst_i_10_n_0
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    12.958 r  im_inst/OUT_DP_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.958    im_inst/OUT_DP_OBUF[2]_inst_i_7_n_0
    SLICE_X41Y30         MUXF8 (Prop_muxf8_I1_O)      0.079    13.037 r  im_inst/OUT_DP_OBUF[2]_inst_i_3/O
                         net (fo=1, estimated)        0.368    13.405    Vbcd/OUT_DP[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.264    13.669 r  Vbcd/OUT_DP_OBUF[2]_inst_i_1/O
                         net (fo=1, estimated)        2.938    16.607    OUT_DP_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.300    19.906 r  OUT_DP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.906    OUT_DP[2]
    G4                                                                r  OUT_DP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.268ns  (logic 8.220ns (53.837%)  route 7.048ns (46.163%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.720 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.720    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.980 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405    11.385    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257    11.642 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    11.642    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173    11.815 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.682    12.497    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.241    12.738 r  im_inst/OUT_DP_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.738    im_inst/OUT_DP_OBUF[0]_inst_i_8_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I1_O)      0.182    12.920 r  im_inst/OUT_DP_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.920    im_inst/OUT_DP_OBUF[0]_inst_i_4_n_0
    SLICE_X40Y29         MUXF8 (Prop_muxf8_I1_O)      0.079    12.999 r  im_inst/OUT_DP_OBUF[0]_inst_i_2/O
                         net (fo=1, estimated)        0.471    13.470    Vbcd/OUT_DP[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    13.734 r  Vbcd/OUT_DP_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        2.843    16.577    OUT_DP_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.296    19.872 r  OUT_DP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.872    OUT_DP[0]
    K3                                                                r  OUT_DP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.207ns  (logic 8.103ns (53.285%)  route 7.104ns (46.715%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.882 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[3]
                         net (fo=3, estimated)        0.375    11.257    im_inst/ALU/data0[27]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.257    11.514 r  im_inst/OUT_DP_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.514    im_inst/DataWr[27]
    SLICE_X40Y28         MUXF7 (Prop_muxf7_I0_O)      0.178    11.692 r  im_inst/OUT_DP_OBUF[6]_inst_i_20/O
                         net (fo=7, estimated)        0.807    12.499    im_inst/OUT_DP_OBUF[6]_inst_i_20_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I0_O)        0.252    12.751 r  im_inst/OUT_DP_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.751    im_inst/OUT_DP_OBUF[5]_inst_i_7_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.173    12.924 r  im_inst/OUT_DP_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.924    im_inst/OUT_DP_OBUF[5]_inst_i_4_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I1_O)      0.074    12.998 r  im_inst/OUT_DP_OBUF[5]_inst_i_2/O
                         net (fo=1, estimated)        0.380    13.378    Vbcd/OUT_DP[5]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.259    13.637 r  Vbcd/OUT_DP_OBUF[5]_inst_i_1/O
                         net (fo=1, estimated)        2.895    16.532    OUT_DP_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.280    19.812 r  OUT_DP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.812    OUT_DP[5]
    M3                                                                r  OUT_DP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.142ns  (logic 8.210ns (54.221%)  route 6.932ns (45.779%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.720 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.720    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.980 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.405    11.385    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257    11.642 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    11.642    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173    11.815 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, estimated)        0.713    12.528    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.241    12.769 r  im_inst/OUT_DP_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.769    im_inst/OUT_DP_OBUF[1]_inst_i_8_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    12.951 r  im_inst/OUT_DP_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.951    im_inst/OUT_DP_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    13.030 r  im_inst/OUT_DP_OBUF[1]_inst_i_2/O
                         net (fo=1, estimated)        0.340    13.370    Vbcd/OUT_DP[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.264    13.634 r  Vbcd/OUT_DP_OBUF[1]_inst_i_1/O
                         net (fo=1, estimated)        2.827    16.461    OUT_DP_OBUF[1]
    K6                   OBUF (Prop_obuf_I_O)         3.286    19.747 r  OUT_DP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.747    OUT_DP[1]
    K6                                                                r  OUT_DP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.057ns  (logic 8.111ns (53.870%)  route 6.946ns (46.130%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.882 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[3]
                         net (fo=3, estimated)        0.375    11.257    im_inst/ALU/data0[27]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.257    11.514 r  im_inst/OUT_DP_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.514    im_inst/DataWr[27]
    SLICE_X40Y28         MUXF7 (Prop_muxf7_I0_O)      0.178    11.692 r  im_inst/OUT_DP_OBUF[6]_inst_i_20/O
                         net (fo=7, estimated)        0.788    12.480    im_inst/OUT_DP_OBUF[6]_inst_i_20_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.252    12.732 r  im_inst/OUT_DP_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.732    im_inst/OUT_DP_OBUF[4]_inst_i_7_n_0
    SLICE_X39Y31         MUXF7 (Prop_muxf7_I0_O)      0.178    12.910 r  im_inst/OUT_DP_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.910    im_inst/OUT_DP_OBUF[4]_inst_i_4_n_0
    SLICE_X39Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    12.989 r  im_inst/OUT_DP_OBUF[4]_inst_i_2/O
                         net (fo=1, estimated)        0.347    13.336    Vbcd/OUT_DP[4]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.264    13.600 r  Vbcd/OUT_DP_OBUF[4]_inst_i_1/O
                         net (fo=1, estimated)        2.789    16.389    OUT_DP_OBUF[4]
    J6                   OBUF (Prop_obuf_I_O)         3.273    19.662 r  OUT_DP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.662    OUT_DP[4]
    J6                                                                r  OUT_DP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.076ns  (logic 7.290ns (51.790%)  route 6.786ns (48.210%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.720 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.720    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.980 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.378    11.358    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.257    11.615 r  im_inst/n_Flags_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        3.761    15.376    n_Flags_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.305    18.680 r  n_Flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.680    n_Flags[0]
    D20                                                               r  n_Flags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.879ns  (logic 7.294ns (52.554%)  route 6.585ns (47.446%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.404     4.605    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.730 r  im_inst/mem_reg_1/DOBDO[1]
                         net (fo=10, estimated)       1.048     7.778    im_inst/Inst[5]
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.105     7.883 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, estimated)       0.811     8.694    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.105     8.799 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, estimated)        0.780     9.579    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     9.684 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     9.684    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.124    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.222 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.008    10.230    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.328 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.328    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.524    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.622    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.720 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.720    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.980 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, estimated)        0.375    11.355    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.257    11.612 r  im_inst/n_Flags_OBUF[3]_inst_i_1/O
                         net (fo=1, estimated)        3.563    15.175    n_Flags_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.309    18.484 r  n_Flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.484    n_Flags[3]
    E21                                                               r  n_Flags[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/prev_mod_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.148ns (31.041%)  route 0.329ns (68.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.329     2.168    PC/prog_mode
    SLICE_X46Y32         FDRE                                         r  PC/prev_mod_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.850ns  (logic 0.291ns (34.240%)  route 0.559ns (65.760%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.394     2.233    im_inst/prog_mode
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.331 r  im_inst/Pc[27]_i_2/O
                         net (fo=1, estimated)        0.165     2.496    im_inst/AOPB[27]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.045     2.541 r  im_inst/Pc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.541    PC/D[27]
    SLICE_X43Y31         FDRE                                         r  PC/Pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.291ns (32.952%)  route 0.592ns (67.048%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.534     2.373    im_inst/prog_mode
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.098     2.471 r  im_inst/Pc[17]_i_2/O
                         net (fo=1, estimated)        0.058     2.529    im_inst/AOPB[17]
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.574 r  im_inst/Pc[17]_i_1/O
                         net (fo=1, routed)           0.000     2.574    PC/D[17]
    SLICE_X45Y26         FDRE                                         r  PC/Pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.291ns (31.895%)  route 0.621ns (68.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.448     2.287    im_inst/prog_mode
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.098     2.385 r  im_inst/Pc[25]_i_2/O
                         net (fo=1, estimated)        0.173     2.558    im_inst/AOPB[25]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.045     2.603 r  im_inst/Pc[25]_i_1/O
                         net (fo=1, routed)           0.000     2.603    PC/D[25]
    SLICE_X43Y31         FDRE                                         r  PC/Pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.291ns (31.723%)  route 0.626ns (68.277%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.444     2.283    im_inst/prog_mode
    SLICE_X43Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.381 r  im_inst/Pc[28]_i_2/O
                         net (fo=1, estimated)        0.182     2.563    im_inst/AOPB[28]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.608 r  im_inst/Pc[28]_i_1/O
                         net (fo=1, routed)           0.000     2.608    PC/D[28]
    SLICE_X43Y32         FDRE                                         r  PC/Pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.921ns  (logic 0.291ns (31.586%)  route 0.630ns (68.414%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.444     2.283    im_inst/prog_mode
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.381 r  im_inst/Pc[30]_i_2/O
                         net (fo=1, estimated)        0.186     2.567    im_inst/AOPB[30]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.612 r  im_inst/Pc[30]_i_1/O
                         net (fo=1, routed)           0.000     2.612    PC/D[30]
    SLICE_X40Y32         FDRE                                         r  PC/Pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.922ns  (logic 0.291ns (31.569%)  route 0.631ns (68.431%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.529     2.368    im_inst/prog_mode
    SLICE_X43Y25         LUT6 (Prop_lut6_I3_O)        0.098     2.466 r  im_inst/Pc[6]_i_2/O
                         net (fo=1, estimated)        0.102     2.568    im_inst/AOPB[6]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.045     2.613 r  im_inst/Pc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.613    PC/D[6]
    SLICE_X43Y25         FDRE                                         r  PC/Pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.291ns (31.366%)  route 0.637ns (68.634%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.455     2.294    im_inst/prog_mode
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.392 r  im_inst/Pc[31]_i_3/O
                         net (fo=1, estimated)        0.182     2.574    im_inst/N_F
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.619 r  im_inst/Pc[31]_i_2/O
                         net (fo=1, routed)           0.000     2.619    PC/D[31]
    SLICE_X40Y32         FDRE                                         r  PC/Pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.291ns (31.051%)  route 0.646ns (68.949%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.480     2.319    im_inst/prog_mode
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.098     2.417 r  im_inst/Pc[9]_i_2/O
                         net (fo=1, estimated)        0.167     2.583    im_inst/AOPB[9]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.628 r  im_inst/Pc[9]_i_1/O
                         net (fo=1, routed)           0.000     2.628    PC/D[9]
    SLICE_X40Y26         FDRE                                         r  PC/Pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.291ns (31.002%)  route 0.648ns (68.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.840     1.103    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.562     1.691    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.839 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, estimated)      0.476     2.315    im_inst/prog_mode
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.098     2.413 r  im_inst/Pc[1]_i_2/O
                         net (fo=1, estimated)        0.172     2.585    im_inst/AOPB[1]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.630 r  im_inst/Pc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.630    PC/D[1]
    SLICE_X43Y26         FDRE                                         r  PC/Pc_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.527ns (25.562%)  route 4.448ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.985     5.975    FC/AS[0]
    SLICE_X28Y41         FDCE                                         f  FC/CUENTITAS_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.259     4.305    FC/CLK_IBUF_BUFG
    SLICE_X28Y41         FDCE                                         r  FC/CUENTITAS_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.950ns  (logic 1.527ns (25.669%)  route 4.423ns (74.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.960     5.950    FC/AS[0]
    SLICE_X32Y41         FDCE                                         f  FC/CUENTITAS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  FC/CUENTITAS_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.950ns  (logic 1.527ns (25.669%)  route 4.423ns (74.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.960     5.950    FC/AS[0]
    SLICE_X32Y41         FDCE                                         f  FC/CUENTITAS_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  FC/CUENTITAS_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.950ns  (logic 1.527ns (25.669%)  route 4.423ns (74.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.960     5.950    FC/AS[0]
    SLICE_X32Y41         FDCE                                         f  FC/CUENTITAS_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  FC/CUENTITAS_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.527ns (25.678%)  route 4.421ns (74.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.958     5.948    FC/AS[0]
    SLICE_X30Y40         FDCE                                         f  FC/CUENTITAS_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  FC/CUENTITAS_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.527ns (25.678%)  route 4.421ns (74.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.958     5.948    FC/AS[0]
    SLICE_X30Y40         FDCE                                         f  FC/CUENTITAS_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  FC/CUENTITAS_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.527ns (25.678%)  route 4.421ns (74.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.958     5.948    FC/AS[0]
    SLICE_X30Y40         FDCE                                         f  FC/CUENTITAS_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  FC/CUENTITAS_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.527ns (25.678%)  route 4.421ns (74.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.958     5.948    FC/AS[0]
    SLICE_X30Y40         FDCE                                         f  FC/CUENTITAS_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  FC/CUENTITAS_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.527ns (26.126%)  route 4.319ns (73.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.856     5.846    FC/AS[0]
    SLICE_X30Y41         FDCE                                         f  FC/CUENTITAS_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  FC/CUENTITAS_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.527ns (26.126%)  route 4.319ns (73.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, estimated)      3.463     4.882    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     4.990 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, estimated)      0.856     5.846    FC/AS[0]
    SLICE_X30Y41         FDCE                                         f  FC/CUENTITAS_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.608     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.046 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      1.258     4.304    FC/CLK_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  FC/CUENTITAS_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/Pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.643%)  route 0.234ns (62.357%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[2]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[2]/Q
                         net (fo=10, estimated)       0.234     0.375    im_inst/Q[2]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.154%)  route 0.290ns (63.846%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[11]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[11]/Q
                         net (fo=9, estimated)        0.290     0.454    im_inst/Q[11]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.562%)  route 0.320ns (69.438%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[2]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[2]/Q
                         net (fo=10, estimated)       0.320     0.461    im_inst/Q[2]
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.867     2.231    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.210%)  route 0.315ns (65.790%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[11]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[11]/Q
                         net (fo=9, estimated)        0.315     0.479    im_inst/Q[11]
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.867     2.231    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.122%)  route 0.343ns (70.878%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[13]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[13]/Q
                         net (fo=9, estimated)        0.343     0.484    im_inst/Q[13]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.624%)  route 0.352ns (71.376%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE                         0.000     0.000 r  PC/Pc_reg[14]/C
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[14]/Q
                         net (fo=9, estimated)        0.352     0.493    im_inst/Q[14]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.254%)  route 0.358ns (71.746%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[9]/C
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[9]/Q
                         net (fo=9, estimated)        0.358     0.499    im_inst/Q[9]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.226%)  route 0.359ns (71.774%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[7]/C
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[7]/Q
                         net (fo=9, estimated)        0.359     0.500    im_inst/Q[7]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.004%)  route 0.363ns (71.996%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[8]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[8]/Q
                         net (fo=9, estimated)        0.363     0.504    im_inst/Q[8]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.432%)  route 0.342ns (67.568%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[12]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[12]/Q
                         net (fo=7, estimated)        0.342     0.506    im_inst/Q[12]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.335    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, estimated)      0.861     2.225    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK





