entity Or2 is
    port (x, y: in BIT; z: out BIT);
end entity Or2;

architecture gate1 of Or2 is
begin
    z <= x or y;
end architecture gate1;
