
CutStripDevice2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd18  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b08  0800feb8  0800feb8  00010eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080119c0  080119c0  00013178  2**0
                  CONTENTS
  4 .ARM          00000008  080119c0  080119c0  000129c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080119c8  080119c8  00013178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080119c8  080119c8  000129c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080119cc  080119cc  000129cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  080119d0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000698c  20000178  08011b48  00013178  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006b04  08011b48  00013b04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013178  2**0
                  CONTENTS, READONLY
 12 .debug_info   000283c9  00000000  00000000  000131a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006897  00000000  00000000  0003b571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002270  00000000  00000000  00041e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a30  00000000  00000000  00044078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f73  00000000  00000000  00045aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003242f  00000000  00000000  00066a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae370  00000000  00000000  00098e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001471ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009658  00000000  00000000  00147200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00150858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000178 	.word	0x20000178
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fea0 	.word	0x0800fea0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000017c 	.word	0x2000017c
 80001dc:	0800fea0 	.word	0x0800fea0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2iz>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000600:	d215      	bcs.n	800062e <__aeabi_d2iz+0x36>
 8000602:	d511      	bpl.n	8000628 <__aeabi_d2iz+0x30>
 8000604:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d912      	bls.n	8000634 <__aeabi_d2iz+0x3c>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800061e:	fa23 f002 	lsr.w	r0, r3, r2
 8000622:	bf18      	it	ne
 8000624:	4240      	negne	r0, r0
 8000626:	4770      	bx	lr
 8000628:	f04f 0000 	mov.w	r0, #0
 800062c:	4770      	bx	lr
 800062e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000632:	d105      	bne.n	8000640 <__aeabi_d2iz+0x48>
 8000634:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000638:	bf08      	it	eq
 800063a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_d2f>:
 8000648:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800064c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000650:	bf24      	itt	cs
 8000652:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000656:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800065a:	d90d      	bls.n	8000678 <__aeabi_d2f+0x30>
 800065c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000660:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000664:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000668:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800066c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000670:	bf08      	it	eq
 8000672:	f020 0001 	biceq.w	r0, r0, #1
 8000676:	4770      	bx	lr
 8000678:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800067c:	d121      	bne.n	80006c2 <__aeabi_d2f+0x7a>
 800067e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000682:	bfbc      	itt	lt
 8000684:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000688:	4770      	bxlt	lr
 800068a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800068e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000692:	f1c2 0218 	rsb	r2, r2, #24
 8000696:	f1c2 0c20 	rsb	ip, r2, #32
 800069a:	fa10 f30c 	lsls.w	r3, r0, ip
 800069e:	fa20 f002 	lsr.w	r0, r0, r2
 80006a2:	bf18      	it	ne
 80006a4:	f040 0001 	orrne.w	r0, r0, #1
 80006a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006b0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006b4:	ea40 000c 	orr.w	r0, r0, ip
 80006b8:	fa23 f302 	lsr.w	r3, r3, r2
 80006bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006c0:	e7cc      	b.n	800065c <__aeabi_d2f+0x14>
 80006c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006c6:	d107      	bne.n	80006d8 <__aeabi_d2f+0x90>
 80006c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006cc:	bf1e      	ittt	ne
 80006ce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006d2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006d6:	4770      	bxne	lr
 80006d8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006dc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006e0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop

080006e8 <__aeabi_uldivmod>:
 80006e8:	b953      	cbnz	r3, 8000700 <__aeabi_uldivmod+0x18>
 80006ea:	b94a      	cbnz	r2, 8000700 <__aeabi_uldivmod+0x18>
 80006ec:	2900      	cmp	r1, #0
 80006ee:	bf08      	it	eq
 80006f0:	2800      	cmpeq	r0, #0
 80006f2:	bf1c      	itt	ne
 80006f4:	f04f 31ff 	movne.w	r1, #4294967295
 80006f8:	f04f 30ff 	movne.w	r0, #4294967295
 80006fc:	f000 b96a 	b.w	80009d4 <__aeabi_idiv0>
 8000700:	f1ad 0c08 	sub.w	ip, sp, #8
 8000704:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000708:	f000 f806 	bl	8000718 <__udivmoddi4>
 800070c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000710:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000714:	b004      	add	sp, #16
 8000716:	4770      	bx	lr

08000718 <__udivmoddi4>:
 8000718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800071c:	9d08      	ldr	r5, [sp, #32]
 800071e:	460c      	mov	r4, r1
 8000720:	2b00      	cmp	r3, #0
 8000722:	d14e      	bne.n	80007c2 <__udivmoddi4+0xaa>
 8000724:	4694      	mov	ip, r2
 8000726:	458c      	cmp	ip, r1
 8000728:	4686      	mov	lr, r0
 800072a:	fab2 f282 	clz	r2, r2
 800072e:	d962      	bls.n	80007f6 <__udivmoddi4+0xde>
 8000730:	b14a      	cbz	r2, 8000746 <__udivmoddi4+0x2e>
 8000732:	f1c2 0320 	rsb	r3, r2, #32
 8000736:	4091      	lsls	r1, r2
 8000738:	fa20 f303 	lsr.w	r3, r0, r3
 800073c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000740:	4319      	orrs	r1, r3
 8000742:	fa00 fe02 	lsl.w	lr, r0, r2
 8000746:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800074a:	fa1f f68c 	uxth.w	r6, ip
 800074e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000752:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000756:	fb07 1114 	mls	r1, r7, r4, r1
 800075a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800075e:	fb04 f106 	mul.w	r1, r4, r6
 8000762:	4299      	cmp	r1, r3
 8000764:	d90a      	bls.n	800077c <__udivmoddi4+0x64>
 8000766:	eb1c 0303 	adds.w	r3, ip, r3
 800076a:	f104 30ff 	add.w	r0, r4, #4294967295
 800076e:	f080 8112 	bcs.w	8000996 <__udivmoddi4+0x27e>
 8000772:	4299      	cmp	r1, r3
 8000774:	f240 810f 	bls.w	8000996 <__udivmoddi4+0x27e>
 8000778:	3c02      	subs	r4, #2
 800077a:	4463      	add	r3, ip
 800077c:	1a59      	subs	r1, r3, r1
 800077e:	fa1f f38e 	uxth.w	r3, lr
 8000782:	fbb1 f0f7 	udiv	r0, r1, r7
 8000786:	fb07 1110 	mls	r1, r7, r0, r1
 800078a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800078e:	fb00 f606 	mul.w	r6, r0, r6
 8000792:	429e      	cmp	r6, r3
 8000794:	d90a      	bls.n	80007ac <__udivmoddi4+0x94>
 8000796:	eb1c 0303 	adds.w	r3, ip, r3
 800079a:	f100 31ff 	add.w	r1, r0, #4294967295
 800079e:	f080 80fc 	bcs.w	800099a <__udivmoddi4+0x282>
 80007a2:	429e      	cmp	r6, r3
 80007a4:	f240 80f9 	bls.w	800099a <__udivmoddi4+0x282>
 80007a8:	4463      	add	r3, ip
 80007aa:	3802      	subs	r0, #2
 80007ac:	1b9b      	subs	r3, r3, r6
 80007ae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80007b2:	2100      	movs	r1, #0
 80007b4:	b11d      	cbz	r5, 80007be <__udivmoddi4+0xa6>
 80007b6:	40d3      	lsrs	r3, r2
 80007b8:	2200      	movs	r2, #0
 80007ba:	e9c5 3200 	strd	r3, r2, [r5]
 80007be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c2:	428b      	cmp	r3, r1
 80007c4:	d905      	bls.n	80007d2 <__udivmoddi4+0xba>
 80007c6:	b10d      	cbz	r5, 80007cc <__udivmoddi4+0xb4>
 80007c8:	e9c5 0100 	strd	r0, r1, [r5]
 80007cc:	2100      	movs	r1, #0
 80007ce:	4608      	mov	r0, r1
 80007d0:	e7f5      	b.n	80007be <__udivmoddi4+0xa6>
 80007d2:	fab3 f183 	clz	r1, r3
 80007d6:	2900      	cmp	r1, #0
 80007d8:	d146      	bne.n	8000868 <__udivmoddi4+0x150>
 80007da:	42a3      	cmp	r3, r4
 80007dc:	d302      	bcc.n	80007e4 <__udivmoddi4+0xcc>
 80007de:	4290      	cmp	r0, r2
 80007e0:	f0c0 80f0 	bcc.w	80009c4 <__udivmoddi4+0x2ac>
 80007e4:	1a86      	subs	r6, r0, r2
 80007e6:	eb64 0303 	sbc.w	r3, r4, r3
 80007ea:	2001      	movs	r0, #1
 80007ec:	2d00      	cmp	r5, #0
 80007ee:	d0e6      	beq.n	80007be <__udivmoddi4+0xa6>
 80007f0:	e9c5 6300 	strd	r6, r3, [r5]
 80007f4:	e7e3      	b.n	80007be <__udivmoddi4+0xa6>
 80007f6:	2a00      	cmp	r2, #0
 80007f8:	f040 8090 	bne.w	800091c <__udivmoddi4+0x204>
 80007fc:	eba1 040c 	sub.w	r4, r1, ip
 8000800:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000804:	fa1f f78c 	uxth.w	r7, ip
 8000808:	2101      	movs	r1, #1
 800080a:	fbb4 f6f8 	udiv	r6, r4, r8
 800080e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000812:	fb08 4416 	mls	r4, r8, r6, r4
 8000816:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800081a:	fb07 f006 	mul.w	r0, r7, r6
 800081e:	4298      	cmp	r0, r3
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x11c>
 8000822:	eb1c 0303 	adds.w	r3, ip, r3
 8000826:	f106 34ff 	add.w	r4, r6, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x11a>
 800082c:	4298      	cmp	r0, r3
 800082e:	f200 80cd 	bhi.w	80009cc <__udivmoddi4+0x2b4>
 8000832:	4626      	mov	r6, r4
 8000834:	1a1c      	subs	r4, r3, r0
 8000836:	fa1f f38e 	uxth.w	r3, lr
 800083a:	fbb4 f0f8 	udiv	r0, r4, r8
 800083e:	fb08 4410 	mls	r4, r8, r0, r4
 8000842:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000846:	fb00 f707 	mul.w	r7, r0, r7
 800084a:	429f      	cmp	r7, r3
 800084c:	d908      	bls.n	8000860 <__udivmoddi4+0x148>
 800084e:	eb1c 0303 	adds.w	r3, ip, r3
 8000852:	f100 34ff 	add.w	r4, r0, #4294967295
 8000856:	d202      	bcs.n	800085e <__udivmoddi4+0x146>
 8000858:	429f      	cmp	r7, r3
 800085a:	f200 80b0 	bhi.w	80009be <__udivmoddi4+0x2a6>
 800085e:	4620      	mov	r0, r4
 8000860:	1bdb      	subs	r3, r3, r7
 8000862:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000866:	e7a5      	b.n	80007b4 <__udivmoddi4+0x9c>
 8000868:	f1c1 0620 	rsb	r6, r1, #32
 800086c:	408b      	lsls	r3, r1
 800086e:	fa22 f706 	lsr.w	r7, r2, r6
 8000872:	431f      	orrs	r7, r3
 8000874:	fa20 fc06 	lsr.w	ip, r0, r6
 8000878:	fa04 f301 	lsl.w	r3, r4, r1
 800087c:	ea43 030c 	orr.w	r3, r3, ip
 8000880:	40f4      	lsrs	r4, r6
 8000882:	fa00 f801 	lsl.w	r8, r0, r1
 8000886:	0c38      	lsrs	r0, r7, #16
 8000888:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800088c:	fbb4 fef0 	udiv	lr, r4, r0
 8000890:	fa1f fc87 	uxth.w	ip, r7
 8000894:	fb00 441e 	mls	r4, r0, lr, r4
 8000898:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800089c:	fb0e f90c 	mul.w	r9, lr, ip
 80008a0:	45a1      	cmp	r9, r4
 80008a2:	fa02 f201 	lsl.w	r2, r2, r1
 80008a6:	d90a      	bls.n	80008be <__udivmoddi4+0x1a6>
 80008a8:	193c      	adds	r4, r7, r4
 80008aa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80008ae:	f080 8084 	bcs.w	80009ba <__udivmoddi4+0x2a2>
 80008b2:	45a1      	cmp	r9, r4
 80008b4:	f240 8081 	bls.w	80009ba <__udivmoddi4+0x2a2>
 80008b8:	f1ae 0e02 	sub.w	lr, lr, #2
 80008bc:	443c      	add	r4, r7
 80008be:	eba4 0409 	sub.w	r4, r4, r9
 80008c2:	fa1f f983 	uxth.w	r9, r3
 80008c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80008ca:	fb00 4413 	mls	r4, r0, r3, r4
 80008ce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008d2:	fb03 fc0c 	mul.w	ip, r3, ip
 80008d6:	45a4      	cmp	ip, r4
 80008d8:	d907      	bls.n	80008ea <__udivmoddi4+0x1d2>
 80008da:	193c      	adds	r4, r7, r4
 80008dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80008e0:	d267      	bcs.n	80009b2 <__udivmoddi4+0x29a>
 80008e2:	45a4      	cmp	ip, r4
 80008e4:	d965      	bls.n	80009b2 <__udivmoddi4+0x29a>
 80008e6:	3b02      	subs	r3, #2
 80008e8:	443c      	add	r4, r7
 80008ea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80008ee:	fba0 9302 	umull	r9, r3, r0, r2
 80008f2:	eba4 040c 	sub.w	r4, r4, ip
 80008f6:	429c      	cmp	r4, r3
 80008f8:	46ce      	mov	lr, r9
 80008fa:	469c      	mov	ip, r3
 80008fc:	d351      	bcc.n	80009a2 <__udivmoddi4+0x28a>
 80008fe:	d04e      	beq.n	800099e <__udivmoddi4+0x286>
 8000900:	b155      	cbz	r5, 8000918 <__udivmoddi4+0x200>
 8000902:	ebb8 030e 	subs.w	r3, r8, lr
 8000906:	eb64 040c 	sbc.w	r4, r4, ip
 800090a:	fa04 f606 	lsl.w	r6, r4, r6
 800090e:	40cb      	lsrs	r3, r1
 8000910:	431e      	orrs	r6, r3
 8000912:	40cc      	lsrs	r4, r1
 8000914:	e9c5 6400 	strd	r6, r4, [r5]
 8000918:	2100      	movs	r1, #0
 800091a:	e750      	b.n	80007be <__udivmoddi4+0xa6>
 800091c:	f1c2 0320 	rsb	r3, r2, #32
 8000920:	fa20 f103 	lsr.w	r1, r0, r3
 8000924:	fa0c fc02 	lsl.w	ip, ip, r2
 8000928:	fa24 f303 	lsr.w	r3, r4, r3
 800092c:	4094      	lsls	r4, r2
 800092e:	430c      	orrs	r4, r1
 8000930:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000934:	fa00 fe02 	lsl.w	lr, r0, r2
 8000938:	fa1f f78c 	uxth.w	r7, ip
 800093c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000940:	fb08 3110 	mls	r1, r8, r0, r3
 8000944:	0c23      	lsrs	r3, r4, #16
 8000946:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800094a:	fb00 f107 	mul.w	r1, r0, r7
 800094e:	4299      	cmp	r1, r3
 8000950:	d908      	bls.n	8000964 <__udivmoddi4+0x24c>
 8000952:	eb1c 0303 	adds.w	r3, ip, r3
 8000956:	f100 36ff 	add.w	r6, r0, #4294967295
 800095a:	d22c      	bcs.n	80009b6 <__udivmoddi4+0x29e>
 800095c:	4299      	cmp	r1, r3
 800095e:	d92a      	bls.n	80009b6 <__udivmoddi4+0x29e>
 8000960:	3802      	subs	r0, #2
 8000962:	4463      	add	r3, ip
 8000964:	1a5b      	subs	r3, r3, r1
 8000966:	b2a4      	uxth	r4, r4
 8000968:	fbb3 f1f8 	udiv	r1, r3, r8
 800096c:	fb08 3311 	mls	r3, r8, r1, r3
 8000970:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000974:	fb01 f307 	mul.w	r3, r1, r7
 8000978:	42a3      	cmp	r3, r4
 800097a:	d908      	bls.n	800098e <__udivmoddi4+0x276>
 800097c:	eb1c 0404 	adds.w	r4, ip, r4
 8000980:	f101 36ff 	add.w	r6, r1, #4294967295
 8000984:	d213      	bcs.n	80009ae <__udivmoddi4+0x296>
 8000986:	42a3      	cmp	r3, r4
 8000988:	d911      	bls.n	80009ae <__udivmoddi4+0x296>
 800098a:	3902      	subs	r1, #2
 800098c:	4464      	add	r4, ip
 800098e:	1ae4      	subs	r4, r4, r3
 8000990:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000994:	e739      	b.n	800080a <__udivmoddi4+0xf2>
 8000996:	4604      	mov	r4, r0
 8000998:	e6f0      	b.n	800077c <__udivmoddi4+0x64>
 800099a:	4608      	mov	r0, r1
 800099c:	e706      	b.n	80007ac <__udivmoddi4+0x94>
 800099e:	45c8      	cmp	r8, r9
 80009a0:	d2ae      	bcs.n	8000900 <__udivmoddi4+0x1e8>
 80009a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80009a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80009aa:	3801      	subs	r0, #1
 80009ac:	e7a8      	b.n	8000900 <__udivmoddi4+0x1e8>
 80009ae:	4631      	mov	r1, r6
 80009b0:	e7ed      	b.n	800098e <__udivmoddi4+0x276>
 80009b2:	4603      	mov	r3, r0
 80009b4:	e799      	b.n	80008ea <__udivmoddi4+0x1d2>
 80009b6:	4630      	mov	r0, r6
 80009b8:	e7d4      	b.n	8000964 <__udivmoddi4+0x24c>
 80009ba:	46d6      	mov	lr, sl
 80009bc:	e77f      	b.n	80008be <__udivmoddi4+0x1a6>
 80009be:	4463      	add	r3, ip
 80009c0:	3802      	subs	r0, #2
 80009c2:	e74d      	b.n	8000860 <__udivmoddi4+0x148>
 80009c4:	4606      	mov	r6, r0
 80009c6:	4623      	mov	r3, r4
 80009c8:	4608      	mov	r0, r1
 80009ca:	e70f      	b.n	80007ec <__udivmoddi4+0xd4>
 80009cc:	3e02      	subs	r6, #2
 80009ce:	4463      	add	r3, ip
 80009d0:	e730      	b.n	8000834 <__udivmoddi4+0x11c>
 80009d2:	bf00      	nop

080009d4 <__aeabi_idiv0>:
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <TaskManager_InitTasks>:
#include <stdio.h>

TaskHandle_t xDisplayTaskHandle = NULL;
TaskHandle_t xWatchdogTaskHandle = NULL;

void TaskManager_InitTasks(void){
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
	if(initDisplay()==-1){
 80009dc:	f000 f856 	bl	8000a8c <initDisplay>
 80009e0:	4603      	mov	r3, r0
 80009e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009e6:	d102      	bne.n	80009ee <TaskManager_InitTasks+0x16>
		printf("Failed to Initialize Display\r\n");
 80009e8:	4802      	ldr	r0, [pc, #8]	@ (80009f4 <TaskManager_InitTasks+0x1c>)
 80009ea:	f00e fc0b 	bl	800f204 <puts>
	}
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	0800feb8 	.word	0x0800feb8

080009f8 <TaskManager_CreateAllTasks>:

void TaskManager_CreateAllTasks(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af02      	add	r7, sp, #8
    BaseType_t xReturned;

    //Display Task: stack should be >1024 due to display buffer size
	xReturned = xTaskCreate(vWatchdogTask, "Watchdog", 2*1024, NULL, 32, &xDisplayTaskHandle);
 80009fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000a74 <TaskManager_CreateAllTasks+0x7c>)
 8000a00:	9301      	str	r3, [sp, #4]
 8000a02:	2320      	movs	r3, #32
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	2300      	movs	r3, #0
 8000a08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a0c:	491a      	ldr	r1, [pc, #104]	@ (8000a78 <TaskManager_CreateAllTasks+0x80>)
 8000a0e:	481b      	ldr	r0, [pc, #108]	@ (8000a7c <TaskManager_CreateAllTasks+0x84>)
 8000a10:	f00b fe2c 	bl	800c66c <xTaskCreate>
 8000a14:	60f8      	str	r0, [r7, #12]

	configASSERT(xReturned == pdPASS);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d00b      	beq.n	8000a34 <TaskManager_CreateAllTasks+0x3c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a20:	f383 8811 	msr	BASEPRI, r3
 8000a24:	f3bf 8f6f 	isb	sy
 8000a28:	f3bf 8f4f 	dsb	sy
 8000a2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000a2e:	bf00      	nop
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <TaskManager_CreateAllTasks+0x38>

    //Display Task: stack should be >1024 due to display buffer size
    xReturned = xTaskCreate(vDisplayTask, "Display", 256, NULL, 3, &xWatchdogTaskHandle);
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <TaskManager_CreateAllTasks+0x88>)
 8000a36:	9301      	str	r3, [sp, #4]
 8000a38:	2303      	movs	r3, #3
 8000a3a:	9300      	str	r3, [sp, #0]
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a42:	4910      	ldr	r1, [pc, #64]	@ (8000a84 <TaskManager_CreateAllTasks+0x8c>)
 8000a44:	4810      	ldr	r0, [pc, #64]	@ (8000a88 <TaskManager_CreateAllTasks+0x90>)
 8000a46:	f00b fe11 	bl	800c66c <xTaskCreate>
 8000a4a:	60f8      	str	r0, [r7, #12]

    configASSERT(xReturned == pdPASS);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d00b      	beq.n	8000a6a <TaskManager_CreateAllTasks+0x72>
	__asm volatile
 8000a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a56:	f383 8811 	msr	BASEPRI, r3
 8000a5a:	f3bf 8f6f 	isb	sy
 8000a5e:	f3bf 8f4f 	dsb	sy
 8000a62:	607b      	str	r3, [r7, #4]
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	e7fd      	b.n	8000a66 <TaskManager_CreateAllTasks+0x6e>

}
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000194 	.word	0x20000194
 8000a78:	0800fed8 	.word	0x0800fed8
 8000a7c:	08000be9 	.word	0x08000be9
 8000a80:	20000198 	.word	0x20000198
 8000a84:	0800fee4 	.word	0x0800fee4
 8000a88:	08000b29 	.word	0x08000b29

08000a8c <initDisplay>:

int COUNTER_VAR = 0;
UBYTE *BlackImage;
UWORD Imagesize = ((OLED_2IN42_WIDTH%8==0)? (OLED_2IN42_WIDTH/8): (OLED_2IN42_WIDTH/8+1)) * OLED_2IN42_HEIGHT;

int initDisplay(){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af02      	add	r7, sp, #8
	printf("2.42inch OLED test demo\n");
 8000a92:	4820      	ldr	r0, [pc, #128]	@ (8000b14 <initDisplay+0x88>)
 8000a94:	f00e fbb6 	bl	800f204 <puts>
	if(System_Init() != 0) {
 8000a98:	f001 f828 	bl	8001aec <System_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d002      	beq.n	8000aa8 <initDisplay+0x1c>
		return -1;
 8000aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa6:	e032      	b.n	8000b0e <initDisplay+0x82>
	}

	//Initialize the Display
	printf("OLED Init...\r\n");
 8000aa8:	481b      	ldr	r0, [pc, #108]	@ (8000b18 <initDisplay+0x8c>)
 8000aaa:	f00e fbab 	bl	800f204 <puts>
	OLED_2in42_Init();
 8000aae:	f001 fdcc 	bl	800264a <OLED_2in42_Init>
	Driver_Delay_ms(500);
 8000ab2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ab6:	f001 f837 	bl	8001b28 <Driver_Delay_ms>

	// 0.Create a new image cache
	if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 8000aba:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <initDisplay+0x90>)
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f00e f9b8 	bl	800ee34 <malloc>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <initDisplay+0x94>)
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	4b14      	ldr	r3, [pc, #80]	@ (8000b20 <initDisplay+0x94>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d105      	bne.n	8000ae0 <initDisplay+0x54>
			printf("Failed to apply for black memory...\r\n");
 8000ad4:	4813      	ldr	r0, [pc, #76]	@ (8000b24 <initDisplay+0x98>)
 8000ad6:	f00e fb95 	bl	800f204 <puts>
			return -1;
 8000ada:	f04f 33ff 	mov.w	r3, #4294967295
 8000ade:	e016      	b.n	8000b0e <initDisplay+0x82>
	}
	Paint_NewImage(BlackImage, OLED_2IN42_WIDTH, OLED_2IN42_HEIGHT, 270, BLACK);
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <initDisplay+0x94>)
 8000ae2:	6818      	ldr	r0, [r3, #0]
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	9300      	str	r3, [sp, #0]
 8000ae8:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8000aec:	2280      	movs	r2, #128	@ 0x80
 8000aee:	2140      	movs	r1, #64	@ 0x40
 8000af0:	f001 f826 	bl	8001b40 <Paint_NewImage>
	Paint_SelectImage(BlackImage);
 8000af4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <initDisplay+0x94>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f001 f877 	bl	8001bec <Paint_SelectImage>
	Driver_Delay_ms(500);
 8000afe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b02:	f001 f811 	bl	8001b28 <Driver_Delay_ms>
	Paint_Clear(BLACK);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f001 f9f4 	bl	8001ef4 <Paint_Clear>
	return 1;
 8000b0c:	2301      	movs	r3, #1
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	0800feec 	.word	0x0800feec
 8000b18:	0800ff04 	.word	0x0800ff04
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	200001a0 	.word	0x200001a0
 8000b24:	0800ff14 	.word	0x0800ff14

08000b28 <vDisplayTask>:

void vDisplayTask(void *argument)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	printf("Display: %d\r\n", COUNTER_VAR);
 8000b30:	4b25      	ldr	r3, [pc, #148]	@ (8000bc8 <vDisplayTask+0xa0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	4825      	ldr	r0, [pc, #148]	@ (8000bcc <vDisplayTask+0xa4>)
 8000b38:	f00e faf4 	bl	800f124 <iprintf>
	Paint_DrawString_EN(10, 0, "waveshare", &Font16, WHITE, BLACK);
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	9301      	str	r3, [sp, #4]
 8000b40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	4b22      	ldr	r3, [pc, #136]	@ (8000bd0 <vDisplayTask+0xa8>)
 8000b48:	4a22      	ldr	r2, [pc, #136]	@ (8000bd4 <vDisplayTask+0xac>)
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	200a      	movs	r0, #10
 8000b4e:	f001 fb1f 	bl	8002190 <Paint_DrawString_EN>
	Paint_DrawString_EN(10, 17, "hello world", &Font8, WHITE, BLACK);
 8000b52:	2300      	movs	r3, #0
 8000b54:	9301      	str	r3, [sp, #4]
 8000b56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b5a:	9300      	str	r3, [sp, #0]
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <vDisplayTask+0xb0>)
 8000b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8000bdc <vDisplayTask+0xb4>)
 8000b60:	2111      	movs	r1, #17
 8000b62:	200a      	movs	r0, #10
 8000b64:	f001 fb14 	bl	8002190 <Paint_DrawString_EN>
	Paint_DrawNum(10, 30, COUNTER_VAR, &Font8, 4, WHITE, BLACK);
 8000b68:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <vDisplayTask+0xa0>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fcd9 	bl	8000524 <__aeabi_i2d>
 8000b72:	2300      	movs	r3, #0
 8000b74:	9301      	str	r3, [sp, #4]
 8000b76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2304      	movs	r3, #4
 8000b7e:	4a16      	ldr	r2, [pc, #88]	@ (8000bd8 <vDisplayTask+0xb0>)
 8000b80:	ec41 0b10 	vmov	d0, r0, r1
 8000b84:	211e      	movs	r1, #30
 8000b86:	200a      	movs	r0, #10
 8000b88:	f001 fb56 	bl	8002238 <Paint_DrawNum>
	Paint_DrawNum(10, 43, 987654, &Font12, 5, WHITE, BLACK);
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	9301      	str	r3, [sp, #4]
 8000b90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	2305      	movs	r3, #5
 8000b98:	4a11      	ldr	r2, [pc, #68]	@ (8000be0 <vDisplayTask+0xb8>)
 8000b9a:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8000bc0 <vDisplayTask+0x98>
 8000b9e:	212b      	movs	r1, #43	@ 0x2b
 8000ba0:	200a      	movs	r0, #10
 8000ba2:	f001 fb49 	bl	8002238 <Paint_DrawNum>
	OLED_2in42_Display(BlackImage);
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <vDisplayTask+0xbc>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f001 fd5b 	bl	8002666 <OLED_2in42_Display>
	vTaskDelay(100/portTICK_PERIOD_MS);
 8000bb0:	2064      	movs	r0, #100	@ 0x64
 8000bb2:	f00b febb 	bl	800c92c <vTaskDelay>
	printf("Display: %d\r\n", COUNTER_VAR);
 8000bb6:	bf00      	nop
 8000bb8:	e7ba      	b.n	8000b30 <vDisplayTask+0x8>
 8000bba:	bf00      	nop
 8000bbc:	f3af 8000 	nop.w
 8000bc0:	00000000 	.word	0x00000000
 8000bc4:	412e240c 	.word	0x412e240c
 8000bc8:	2000019c 	.word	0x2000019c
 8000bcc:	0800ff3c 	.word	0x0800ff3c
 8000bd0:	20000010 	.word	0x20000010
 8000bd4:	0800ff4c 	.word	0x0800ff4c
 8000bd8:	20000018 	.word	0x20000018
 8000bdc:	0800ff58 	.word	0x0800ff58
 8000be0:	20000008 	.word	0x20000008
 8000be4:	200001a0 	.word	0x200001a0

08000be8 <vWatchdogTask>:

//specific includes
#include <stdio.h>
#include "task_display.h"

void vWatchdogTask(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	for(;;){
		printf("Watchdog\r\n");
 8000bec:	4806      	ldr	r0, [pc, #24]	@ (8000c08 <vWatchdogTask+0x20>)
 8000bee:	f00e fb09 	bl	800f204 <puts>
		COUNTER_VAR++;
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <vWatchdogTask+0x24>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	4a04      	ldr	r2, [pc, #16]	@ (8000c0c <vWatchdogTask+0x24>)
 8000bfa:	6013      	str	r3, [r2, #0]
		vTaskDelay(pdMS_TO_TICKS(10));
 8000bfc:	200a      	movs	r0, #10
 8000bfe:	f00b fe95 	bl	800c92c <vTaskDelay>
		printf("Watchdog\r\n");
 8000c02:	bf00      	nop
 8000c04:	e7f2      	b.n	8000bec <vWatchdogTask+0x4>
 8000c06:	bf00      	nop
 8000c08:	0800ff64 	.word	0x0800ff64
 8000c0c:	2000019c 	.word	0x2000019c

08000c10 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c16:	463b      	mov	r3, r7
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c22:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c24:	4a21      	ldr	r2, [pc, #132]	@ (8000cac <MX_ADC1_Init+0x9c>)
 8000c26:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000c28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c40:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c48:	4b17      	ldr	r3, [pc, #92]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c50:	4a17      	ldr	r2, [pc, #92]	@ (8000cb0 <MX_ADC1_Init+0xa0>)
 8000c52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c54:	4b14      	ldr	r3, [pc, #80]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c6e:	480e      	ldr	r0, [pc, #56]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c70:	f001 fd98 	bl	80027a4 <HAL_ADC_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c7a:	f000 faa0 	bl	80011be <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4806      	ldr	r0, [pc, #24]	@ (8000ca8 <MX_ADC1_Init+0x98>)
 8000c90:	f001 fee6 	bl	8002a60 <HAL_ADC_ConfigChannel>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000c9a:	f000 fa90 	bl	80011be <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	200001a4 	.word	0x200001a4
 8000cac:	40012000 	.word	0x40012000
 8000cb0:	0f000001 	.word	0x0f000001

08000cb4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08a      	sub	sp, #40	@ 0x28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a17      	ldr	r2, [pc, #92]	@ (8000d30 <HAL_ADC_MspInit+0x7c>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d127      	bne.n	8000d26 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
 8000cda:	4b16      	ldr	r3, [pc, #88]	@ (8000d34 <HAL_ADC_MspInit+0x80>)
 8000cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cde:	4a15      	ldr	r2, [pc, #84]	@ (8000d34 <HAL_ADC_MspInit+0x80>)
 8000ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ce6:	4b13      	ldr	r3, [pc, #76]	@ (8000d34 <HAL_ADC_MspInit+0x80>)
 8000ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cee:	613b      	str	r3, [r7, #16]
 8000cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <HAL_ADC_MspInit+0x80>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	4a0e      	ldr	r2, [pc, #56]	@ (8000d34 <HAL_ADC_MspInit+0x80>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d02:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <HAL_ADC_MspInit+0x80>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = LIGHT_IN_Pin|GAUGE_IN_Pin;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d12:	2303      	movs	r3, #3
 8000d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4805      	ldr	r0, [pc, #20]	@ (8000d38 <HAL_ADC_MspInit+0x84>)
 8000d22:	f002 fa2f 	bl	8003184 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d26:	bf00      	nop
 8000d28:	3728      	adds	r7, #40	@ 0x28
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40012000 	.word	0x40012000
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40020000 	.word	0x40020000

08000d3c <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
return 0;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <vApplicationStackOverflowHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
 8000d62:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
	...

08000d80 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	TaskManager_InitTasks();
 8000d84:	f7ff fe28 	bl	80009d8 <TaskManager_InitTasks>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of idle */
  idleHandle = osThreadNew(StartDefaultTask, NULL, &idle_attributes);
 8000d88:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <MX_FREERTOS_Init+0x20>)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <MX_FREERTOS_Init+0x24>)
 8000d8e:	f00a fd7d 	bl	800b88c <osThreadNew>
 8000d92:	4603      	mov	r3, r0
 8000d94:	4a04      	ldr	r2, [pc, #16]	@ (8000da8 <MX_FREERTOS_Init+0x28>)
 8000d96:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  TaskManager_CreateAllTasks();
 8000d98:	f7ff fe2e 	bl	80009f8 <TaskManager_CreateAllTasks>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	08010604 	.word	0x08010604
 8000da4:	08000dad 	.word	0x08000dad
 8000da8:	200001ec 	.word	0x200001ec

08000dac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000db4:	f00d fb1e 	bl	800e3f4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000db8:	2001      	movs	r0, #1
 8000dba:	f00a fdf9 	bl	800b9b0 <osDelay>
 8000dbe:	e7fb      	b.n	8000db8 <StartDefaultTask+0xc>

08000dc0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	@ 0x28
 8000dc4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]
 8000dd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	4b5c      	ldr	r3, [pc, #368]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dde:	4a5b      	ldr	r2, [pc, #364]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de6:	4b59      	ldr	r3, [pc, #356]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b55      	ldr	r3, [pc, #340]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a54      	ldr	r2, [pc, #336]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000dfc:	f043 0304 	orr.w	r3, r3, #4
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b52      	ldr	r3, [pc, #328]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0304 	and.w	r3, r3, #4
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	4b4e      	ldr	r3, [pc, #312]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a4d      	ldr	r2, [pc, #308]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b4b      	ldr	r3, [pc, #300]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	4b47      	ldr	r3, [pc, #284]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a46      	ldr	r2, [pc, #280]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e34:	f043 0302 	orr.w	r3, r3, #2
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b44      	ldr	r3, [pc, #272]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	603b      	str	r3, [r7, #0]
 8000e4a:	4b40      	ldr	r3, [pc, #256]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e50:	f043 0308 	orr.w	r3, r3, #8
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b3d      	ldr	r3, [pc, #244]	@ (8000f4c <MX_GPIO_Init+0x18c>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0308 	and.w	r3, r3, #8
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUCK5_EN_Pin|M2_DIR_Pin, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f248 0120 	movw	r1, #32800	@ 0x8020
 8000e68:	4839      	ldr	r0, [pc, #228]	@ (8000f50 <MX_GPIO_Init+0x190>)
 8000e6a:	f002 fc23 	bl	80036b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|M2_EN_Pin|M2_MS2_Pin|M2_MS1_Pin
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f641 71d0 	movw	r1, #8144	@ 0x1fd0
 8000e74:	4837      	ldr	r0, [pc, #220]	@ (8000f54 <MX_GPIO_Init+0x194>)
 8000e76:	f002 fc1d 	bl	80036b4 <HAL_GPIO_WritePin>
                          |M2_FLT_Pin|M1_SLP_Pin|M1_EN_Pin|M1_MS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUCK12_EN_Pin|OLED_DC_Pin|LDO_EN_Pin|LA_MODE_Pin
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f24e 0137 	movw	r1, #57399	@ 0xe037
 8000e80:	4835      	ldr	r0, [pc, #212]	@ (8000f58 <MX_GPIO_Init+0x198>)
 8000e82:	f002 fc17 	bl	80036b4 <HAL_GPIO_WritePin>
                          |LA_IN1_Pin|M2_SLP_Pin|M1_FLT_Pin|M1_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8000e86:	2201      	movs	r2, #1
 8000e88:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e8c:	4832      	ldr	r0, [pc, #200]	@ (8000f58 <MX_GPIO_Init+0x198>)
 8000e8e:	f002 fc11 	bl	80036b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M1_MS1_GPIO_Port, M1_MS1_Pin, GPIO_PIN_RESET);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2104      	movs	r1, #4
 8000e96:	4831      	ldr	r0, [pc, #196]	@ (8000f5c <MX_GPIO_Init+0x19c>)
 8000e98:	f002 fc0c 	bl	80036b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BMS_ALERT_Pin|BUCK12_PG_Pin;
 8000e9c:	2322      	movs	r3, #34	@ 0x22
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	4829      	ldr	r0, [pc, #164]	@ (8000f54 <MX_GPIO_Init+0x194>)
 8000eb0:	f002 f968 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUCK5_PG_Pin;
 8000eb4:	2310      	movs	r3, #16
 8000eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUCK5_PG_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4822      	ldr	r0, [pc, #136]	@ (8000f50 <MX_GPIO_Init+0x190>)
 8000ec8:	f002 f95c 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUCK5_EN_Pin|M2_DIR_Pin;
 8000ecc:	f248 0320 	movw	r3, #32800	@ 0x8020
 8000ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	481a      	ldr	r0, [pc, #104]	@ (8000f50 <MX_GPIO_Init+0x190>)
 8000ee6:	f002 f94d 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|M2_EN_Pin|M2_MS2_Pin|M2_MS1_Pin
 8000eea:	f641 73d0 	movw	r3, #8144	@ 0x1fd0
 8000eee:	617b      	str	r3, [r7, #20]
                          |M2_FLT_Pin|M1_SLP_Pin|M1_EN_Pin|M1_MS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	4619      	mov	r1, r3
 8000f02:	4814      	ldr	r0, [pc, #80]	@ (8000f54 <MX_GPIO_Init+0x194>)
 8000f04:	f002 f93e 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BUCK12_EN_Pin|OLED_DC_Pin|LDO_EN_Pin|OLED_CS_Pin
 8000f08:	f24f 0337 	movw	r3, #61495	@ 0xf037
 8000f0c:	617b      	str	r3, [r7, #20]
                          |LA_MODE_Pin|LA_IN1_Pin|M2_SLP_Pin|M1_FLT_Pin
                          |M1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f16:	2300      	movs	r3, #0
 8000f18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	4619      	mov	r1, r3
 8000f20:	480d      	ldr	r0, [pc, #52]	@ (8000f58 <MX_GPIO_Init+0x198>)
 8000f22:	f002 f92f 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M1_MS1_Pin;
 8000f26:	2304      	movs	r3, #4
 8000f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M1_MS1_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4807      	ldr	r0, [pc, #28]	@ (8000f5c <MX_GPIO_Init+0x19c>)
 8000f3e:	f002 f921 	bl	8003184 <HAL_GPIO_Init>

}
 8000f42:	bf00      	nop
 8000f44:	3728      	adds	r7, #40	@ 0x28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40023800 	.word	0x40023800
 8000f50:	40020000 	.word	0x40020000
 8000f54:	40020800 	.word	0x40020800
 8000f58:	40020400 	.word	0x40020400
 8000f5c:	40020c00 	.word	0x40020c00

08000f60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f66:	4a13      	ldr	r2, [pc, #76]	@ (8000fb4 <MX_I2C1_Init+0x54>)
 8000f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f6c:	4a12      	ldr	r2, [pc, #72]	@ (8000fb8 <MX_I2C1_Init+0x58>)
 8000f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 16;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f78:	2210      	movs	r2, #16
 8000f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f84:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f90:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f9e:	f002 fbb5 	bl	800370c <HAL_I2C_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fa8:	f000 f909 	bl	80011be <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200001f0 	.word	0x200001f0
 8000fb4:	40005400 	.word	0x40005400
 8000fb8:	000186a0 	.word	0x000186a0

08000fbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a19      	ldr	r2, [pc, #100]	@ (8001040 <HAL_I2C_MspInit+0x84>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d12c      	bne.n	8001038 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
 8000fe2:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <HAL_I2C_MspInit+0x88>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a17      	ldr	r2, [pc, #92]	@ (8001044 <HAL_I2C_MspInit+0x88>)
 8000fe8:	f043 0302 	orr.w	r3, r3, #2
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b15      	ldr	r3, [pc, #84]	@ (8001044 <HAL_I2C_MspInit+0x88>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ffa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001000:	2312      	movs	r3, #18
 8001002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001008:	2303      	movs	r3, #3
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800100c:	2304      	movs	r3, #4
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	480c      	ldr	r0, [pc, #48]	@ (8001048 <HAL_I2C_MspInit+0x8c>)
 8001018:	f002 f8b4 	bl	8003184 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	4b08      	ldr	r3, [pc, #32]	@ (8001044 <HAL_I2C_MspInit+0x88>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001024:	4a07      	ldr	r2, [pc, #28]	@ (8001044 <HAL_I2C_MspInit+0x88>)
 8001026:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800102a:	6413      	str	r3, [r2, #64]	@ 0x40
 800102c:	4b05      	ldr	r3, [pc, #20]	@ (8001044 <HAL_I2C_MspInit+0x88>)
 800102e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001030:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001038:	bf00      	nop
 800103a:	3728      	adds	r7, #40	@ 0x28
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40005400 	.word	0x40005400
 8001044:	40023800 	.word	0x40023800
 8001048:	40020400 	.word	0x40020400

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001052:	f001 fb41 	bl	80026d8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001056:	f000 f83b 	bl	80010d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105a:	f7ff feb1 	bl	8000dc0 <MX_GPIO_Init>
  MX_SPI2_Init();
 800105e:	f000 f8bf 	bl	80011e0 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001062:	f000 fadd 	bl	8001620 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001066:	f7ff ff7b 	bl	8000f60 <MX_I2C1_Init>
  MX_ADC1_Init();
 800106a:	f7ff fdd1 	bl	8000c10 <MX_ADC1_Init>
  MX_TIM3_Init();
 800106e:	f000 fb91 	bl	8001794 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001072:	f000 fbe3 	bl	800183c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 8001076:	f00d f9bd 	bl	800e3f4 <MX_USB_DEVICE_Init>
  HAL_Delay(2000);
 800107a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800107e:	f001 fb6d 	bl	800275c <HAL_Delay>
  uint32_t timeout = HAL_GetTick() + 10000;
 8001082:	f001 fb5f 	bl	8002744 <HAL_GetTick>
 8001086:	4603      	mov	r3, r0
 8001088:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800108c:	3310      	adds	r3, #16
 800108e:	607b      	str	r3, [r7, #4]
  while(hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 8001090:	e008      	b.n	80010a4 <main+0x58>
  {
      HAL_Delay(100);
 8001092:	2064      	movs	r0, #100	@ 0x64
 8001094:	f001 fb62 	bl	800275c <HAL_Delay>
      if(HAL_GetTick() > timeout)
 8001098:	f001 fb54 	bl	8002744 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d306      	bcc.n	80010b2 <main+0x66>
  while(hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <main+0x80>)
 80010a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	2b03      	cmp	r3, #3
 80010ae:	d1f0      	bne.n	8001092 <main+0x46>
 80010b0:	e000      	b.n	80010b4 <main+0x68>
          break;  // Give up after 10 more seconds
 80010b2:	bf00      	nop
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80010b4:	f00a fba0 	bl	800b7f8 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80010b8:	f7ff fe62 	bl	8000d80 <MX_FREERTOS_Init>


  /* Start scheduler */
  osKernelStart();
 80010bc:	f00a fbc0 	bl	800b840 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 80010c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010c4:	f001 fb4a 	bl	800275c <HAL_Delay>
 80010c8:	e7fa      	b.n	80010c0 <main+0x74>
 80010ca:	bf00      	nop
 80010cc:	20004dd8 	.word	0x20004dd8

080010d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b094      	sub	sp, #80	@ 0x50
 80010d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d6:	f107 0320 	add.w	r3, r7, #32
 80010da:	2230      	movs	r2, #48	@ 0x30
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f00e f970 	bl	800f3c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
 80010f8:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <SystemClock_Config+0xc8>)
 80010fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fc:	4a26      	ldr	r2, [pc, #152]	@ (8001198 <SystemClock_Config+0xc8>)
 80010fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001102:	6413      	str	r3, [r2, #64]	@ 0x40
 8001104:	4b24      	ldr	r3, [pc, #144]	@ (8001198 <SystemClock_Config+0xc8>)
 8001106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001110:	2300      	movs	r3, #0
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	4b21      	ldr	r3, [pc, #132]	@ (800119c <SystemClock_Config+0xcc>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a20      	ldr	r2, [pc, #128]	@ (800119c <SystemClock_Config+0xcc>)
 800111a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <SystemClock_Config+0xcc>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800112c:	2301      	movs	r3, #1
 800112e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001130:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001134:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001136:	2302      	movs	r3, #2
 8001138:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800113a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800113e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001140:	2304      	movs	r3, #4
 8001142:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001144:	2348      	movs	r3, #72	@ 0x48
 8001146:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001148:	2302      	movs	r3, #2
 800114a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800114c:	2303      	movs	r3, #3
 800114e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001150:	f107 0320 	add.w	r3, r7, #32
 8001154:	4618      	mov	r0, r3
 8001156:	f003 feff 	bl	8004f58 <HAL_RCC_OscConfig>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001160:	f000 f82d 	bl	80011be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001164:	230f      	movs	r3, #15
 8001166:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001168:	2302      	movs	r3, #2
 800116a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001174:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2102      	movs	r1, #2
 8001180:	4618      	mov	r0, r3
 8001182:	f004 fa15 	bl	80055b0 <HAL_RCC_ClockConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800118c:	f000 f817 	bl	80011be <Error_Handler>
  }
}
 8001190:	bf00      	nop
 8001192:	3750      	adds	r7, #80	@ 0x50
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40023800 	.word	0x40023800
 800119c:	40007000 	.word	0x40007000

080011a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011b0:	d101      	bne.n	80011b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011b2:	f001 fab3 	bl	800271c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011be:	b480      	push	{r7}
 80011c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c2:	b672      	cpsid	i
}
 80011c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c6:	bf00      	nop
 80011c8:	e7fd      	b.n	80011c6 <Error_Handler+0x8>

080011ca <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80011ca:	b480      	push	{r7}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80011e4:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <MX_SPI2_Init+0x64>)
 80011e6:	4a18      	ldr	r2, [pc, #96]	@ (8001248 <MX_SPI2_Init+0x68>)
 80011e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011ea:	4b16      	ldr	r3, [pc, #88]	@ (8001244 <MX_SPI2_Init+0x64>)
 80011ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <MX_SPI2_Init+0x64>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <MX_SPI2_Init+0x64>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <MX_SPI2_Init+0x64>)
 8001200:	2202      	movs	r2, #2
 8001202:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <MX_SPI2_Init+0x64>)
 8001206:	2201      	movs	r2, #1
 8001208:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800120a:	4b0e      	ldr	r3, [pc, #56]	@ (8001244 <MX_SPI2_Init+0x64>)
 800120c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001210:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001212:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <MX_SPI2_Init+0x64>)
 8001214:	2210      	movs	r2, #16
 8001216:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001218:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <MX_SPI2_Init+0x64>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800121e:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <MX_SPI2_Init+0x64>)
 8001220:	2200      	movs	r2, #0
 8001222:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001224:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <MX_SPI2_Init+0x64>)
 8001226:	2200      	movs	r2, #0
 8001228:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <MX_SPI2_Init+0x64>)
 800122c:	220a      	movs	r2, #10
 800122e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001230:	4804      	ldr	r0, [pc, #16]	@ (8001244 <MX_SPI2_Init+0x64>)
 8001232:	f004 fca3 	bl	8005b7c <HAL_SPI_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800123c:	f7ff ffbf 	bl	80011be <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000244 	.word	0x20000244
 8001248:	40003800 	.word	0x40003800

0800124c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	@ 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a30      	ldr	r2, [pc, #192]	@ (800132c <HAL_SPI_MspInit+0xe0>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d15a      	bne.n	8001324 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	4b2f      	ldr	r3, [pc, #188]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	4a2e      	ldr	r2, [pc, #184]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 8001278:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800127c:	6413      	str	r3, [r2, #64]	@ 0x40
 800127e:	4b2c      	ldr	r3, [pc, #176]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	4b28      	ldr	r3, [pc, #160]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 8001294:	f043 0304 	orr.w	r3, r3, #4
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b25      	ldr	r3, [pc, #148]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60bb      	str	r3, [r7, #8]
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a20      	ldr	r2, [pc, #128]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 80012b0:	f043 0302 	orr.w	r3, r3, #2
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001330 <HAL_SPI_MspInit+0xe4>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012c2:	2304      	movs	r3, #4
 80012c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012ca:	2302      	movs	r3, #2
 80012cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ce:	2303      	movs	r3, #3
 80012d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012d2:	2305      	movs	r3, #5
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4815      	ldr	r0, [pc, #84]	@ (8001334 <HAL_SPI_MspInit+0xe8>)
 80012de:	f001 ff51 	bl	8003184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012e2:	2308      	movs	r3, #8
 80012e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e6:	2302      	movs	r3, #2
 80012e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ee:	2303      	movs	r3, #3
 80012f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012f2:	2305      	movs	r3, #5
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	4619      	mov	r1, r3
 80012fc:	480d      	ldr	r0, [pc, #52]	@ (8001334 <HAL_SPI_MspInit+0xe8>)
 80012fe:	f001 ff41 	bl	8003184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2302      	movs	r3, #2
 800130a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001310:	2303      	movs	r3, #3
 8001312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001314:	2305      	movs	r3, #5
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	4806      	ldr	r0, [pc, #24]	@ (8001338 <HAL_SPI_MspInit+0xec>)
 8001320:	f001 ff30 	bl	8003184 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001324:	bf00      	nop
 8001326:	3728      	adds	r7, #40	@ 0x28
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40003800 	.word	0x40003800
 8001330:	40023800 	.word	0x40023800
 8001334:	40020800 	.word	0x40020800
 8001338:	40020400 	.word	0x40020400

0800133c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <HAL_MspInit+0x54>)
 8001348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134a:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <HAL_MspInit+0x54>)
 800134c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001350:	6453      	str	r3, [r2, #68]	@ 0x44
 8001352:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <HAL_MspInit+0x54>)
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	603b      	str	r3, [r7, #0]
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <HAL_MspInit+0x54>)
 8001364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001366:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <HAL_MspInit+0x54>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800136c:	6413      	str	r3, [r2, #64]	@ 0x40
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <HAL_MspInit+0x54>)
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	210f      	movs	r1, #15
 800137e:	f06f 0001 	mvn.w	r0, #1
 8001382:	f001 febb 	bl	80030fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40023800 	.word	0x40023800

08001394 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	@ 0x38
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	4b34      	ldr	r3, [pc, #208]	@ (800147c <HAL_InitTick+0xe8>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ac:	4a33      	ldr	r2, [pc, #204]	@ (800147c <HAL_InitTick+0xe8>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b4:	4b31      	ldr	r3, [pc, #196]	@ (800147c <HAL_InitTick+0xe8>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013c0:	f107 0210 	add.w	r2, r7, #16
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4611      	mov	r1, r2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 fba4 	bl	8005b18 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013d0:	6a3b      	ldr	r3, [r7, #32]
 80013d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d103      	bne.n	80013e2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013da:	f004 fb89 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 80013de:	6378      	str	r0, [r7, #52]	@ 0x34
 80013e0:	e004      	b.n	80013ec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013e2:	f004 fb85 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 80013e6:	4603      	mov	r3, r0
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013ee:	4a24      	ldr	r2, [pc, #144]	@ (8001480 <HAL_InitTick+0xec>)
 80013f0:	fba2 2303 	umull	r2, r3, r2, r3
 80013f4:	0c9b      	lsrs	r3, r3, #18
 80013f6:	3b01      	subs	r3, #1
 80013f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80013fa:	4b22      	ldr	r3, [pc, #136]	@ (8001484 <HAL_InitTick+0xf0>)
 80013fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001400:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001402:	4b20      	ldr	r3, [pc, #128]	@ (8001484 <HAL_InitTick+0xf0>)
 8001404:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001408:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800140a:	4a1e      	ldr	r2, [pc, #120]	@ (8001484 <HAL_InitTick+0xf0>)
 800140c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <HAL_InitTick+0xf0>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001416:	4b1b      	ldr	r3, [pc, #108]	@ (8001484 <HAL_InitTick+0xf0>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800141c:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HAL_InitTick+0xf0>)
 800141e:	2200      	movs	r2, #0
 8001420:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001422:	4818      	ldr	r0, [pc, #96]	@ (8001484 <HAL_InitTick+0xf0>)
 8001424:	f004 ff76 	bl	8006314 <HAL_TIM_Base_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800142e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001432:	2b00      	cmp	r3, #0
 8001434:	d11b      	bne.n	800146e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001436:	4813      	ldr	r0, [pc, #76]	@ (8001484 <HAL_InitTick+0xf0>)
 8001438:	f005 f85a 	bl	80064f0 <HAL_TIM_Base_Start_IT>
 800143c:	4603      	mov	r3, r0
 800143e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001442:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001446:	2b00      	cmp	r3, #0
 8001448:	d111      	bne.n	800146e <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800144a:	201c      	movs	r0, #28
 800144c:	f001 fe82 	bl	8003154 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b0f      	cmp	r3, #15
 8001454:	d808      	bhi.n	8001468 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001456:	2200      	movs	r2, #0
 8001458:	6879      	ldr	r1, [r7, #4]
 800145a:	201c      	movs	r0, #28
 800145c:	f001 fe4e 	bl	80030fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001460:	4a09      	ldr	r2, [pc, #36]	@ (8001488 <HAL_InitTick+0xf4>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e002      	b.n	800146e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800146e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001472:	4618      	mov	r0, r3
 8001474:	3738      	adds	r7, #56	@ 0x38
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800
 8001480:	431bde83 	.word	0x431bde83
 8001484:	2000029c 	.word	0x2000029c
 8001488:	20000020 	.word	0x20000020

0800148c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <NMI_Handler+0x4>

08001494 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <HardFault_Handler+0x4>

0800149c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <MemManage_Handler+0x4>

080014a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <TIM2_IRQHandler+0x10>)
 80014ca:	f005 fb5d 	bl	8006b88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  /* USER CODE END TIM2_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000029c 	.word	0x2000029c

080014d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <OTG_FS_IRQHandler+0x10>)
 80014de:	f002 fc2c 	bl	8003d3a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200062b4 	.word	0x200062b4

080014ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	e00a      	b.n	8001514 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014fe:	f3af 8000 	nop.w
 8001502:	4601      	mov	r1, r0
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	60ba      	str	r2, [r7, #8]
 800150a:	b2ca      	uxtb	r2, r1
 800150c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3301      	adds	r3, #1
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	429a      	cmp	r2, r3
 800151a:	dbf0      	blt.n	80014fe <_read+0x12>
  }

  return len;
 800151c:	687b      	ldr	r3, [r7, #4]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001532:	4618      	mov	r0, r3
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800154e:	605a      	str	r2, [r3, #4]
  return 0;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <_isatty>:

int _isatty(int file)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001566:	2301      	movs	r3, #1
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
	...

08001590 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001598:	4a14      	ldr	r2, [pc, #80]	@ (80015ec <_sbrk+0x5c>)
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <_sbrk+0x60>)
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d102      	bne.n	80015b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015ac:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <_sbrk+0x64>)
 80015ae:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <_sbrk+0x68>)
 80015b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015b2:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d207      	bcs.n	80015d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c0:	f00d ffb4 	bl	800f52c <__errno>
 80015c4:	4603      	mov	r3, r0
 80015c6:	220c      	movs	r2, #12
 80015c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295
 80015ce:	e009      	b.n	80015e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d0:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <_sbrk+0x64>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015d6:	4b07      	ldr	r3, [pc, #28]	@ (80015f4 <_sbrk+0x64>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	4a05      	ldr	r2, [pc, #20]	@ (80015f4 <_sbrk+0x64>)
 80015e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015e2:	68fb      	ldr	r3, [r7, #12]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20020000 	.word	0x20020000
 80015f0:	00000400 	.word	0x00000400
 80015f4:	200002e4 	.word	0x200002e4
 80015f8:	20006b08 	.word	0x20006b08

080015fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <SystemInit+0x20>)
 8001602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001606:	4a05      	ldr	r2, [pc, #20]	@ (800161c <SystemInit+0x20>)
 8001608:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800160c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b096      	sub	sp, #88	@ 0x58
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]
 800164e:	615a      	str	r2, [r3, #20]
 8001650:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	2220      	movs	r2, #32
 8001656:	2100      	movs	r1, #0
 8001658:	4618      	mov	r0, r3
 800165a:	f00d feb3 	bl	800f3c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800165e:	4b4b      	ldr	r3, [pc, #300]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001660:	4a4b      	ldr	r2, [pc, #300]	@ (8001790 <MX_TIM1_Init+0x170>)
 8001662:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001664:	4b49      	ldr	r3, [pc, #292]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001666:	2247      	movs	r2, #71	@ 0x47
 8001668:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166a:	4b48      	ldr	r3, [pc, #288]	@ (800178c <MX_TIM1_Init+0x16c>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001670:	4b46      	ldr	r3, [pc, #280]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001672:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001676:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001678:	4b44      	ldr	r3, [pc, #272]	@ (800178c <MX_TIM1_Init+0x16c>)
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800167e:	4b43      	ldr	r3, [pc, #268]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001680:	2200      	movs	r2, #0
 8001682:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001684:	4b41      	ldr	r3, [pc, #260]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001686:	2200      	movs	r2, #0
 8001688:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800168a:	4840      	ldr	r0, [pc, #256]	@ (800178c <MX_TIM1_Init+0x16c>)
 800168c:	f004 fe42 	bl	8006314 <HAL_TIM_Base_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001696:	f7ff fd92 	bl	80011be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800169e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016a0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80016a4:	4619      	mov	r1, r3
 80016a6:	4839      	ldr	r0, [pc, #228]	@ (800178c <MX_TIM1_Init+0x16c>)
 80016a8:	f005 fd04 	bl	80070b4 <HAL_TIM_ConfigClockSource>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80016b2:	f7ff fd84 	bl	80011be <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016b6:	4835      	ldr	r0, [pc, #212]	@ (800178c <MX_TIM1_Init+0x16c>)
 80016b8:	f004 ffac 	bl	8006614 <HAL_TIM_PWM_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80016c2:	f7ff fd7c 	bl	80011be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c6:	2300      	movs	r3, #0
 80016c8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ca:	2300      	movs	r3, #0
 80016cc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ce:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016d2:	4619      	mov	r1, r3
 80016d4:	482d      	ldr	r0, [pc, #180]	@ (800178c <MX_TIM1_Init+0x16c>)
 80016d6:	f006 fb5b 	bl	8007d90 <HAL_TIMEx_MasterConfigSynchronization>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80016e0:	f7ff fd6d 	bl	80011be <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e4:	2360      	movs	r3, #96	@ 0x60
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 30000;
 80016e8:	f247 5330 	movw	r3, #30000	@ 0x7530
 80016ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016f2:	2300      	movs	r3, #0
 80016f4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f6:	2300      	movs	r3, #0
 80016f8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016fa:	2300      	movs	r3, #0
 80016fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016fe:	2300      	movs	r3, #0
 8001700:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001702:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001706:	2200      	movs	r2, #0
 8001708:	4619      	mov	r1, r3
 800170a:	4820      	ldr	r0, [pc, #128]	@ (800178c <MX_TIM1_Init+0x16c>)
 800170c:	f005 fb2c 	bl	8006d68 <HAL_TIM_PWM_ConfigChannel>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001716:	f7ff fd52 	bl	80011be <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800171a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800171e:	2204      	movs	r2, #4
 8001720:	4619      	mov	r1, r3
 8001722:	481a      	ldr	r0, [pc, #104]	@ (800178c <MX_TIM1_Init+0x16c>)
 8001724:	f005 fb20 	bl	8006d68 <HAL_TIM_PWM_ConfigChannel>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 800172e:	f7ff fd46 	bl	80011be <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001736:	2208      	movs	r2, #8
 8001738:	4619      	mov	r1, r3
 800173a:	4814      	ldr	r0, [pc, #80]	@ (800178c <MX_TIM1_Init+0x16c>)
 800173c:	f005 fb14 	bl	8006d68 <HAL_TIM_PWM_ConfigChannel>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001746:	f7ff fd3a 	bl	80011be <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800175e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001762:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4619      	mov	r1, r3
 800176c:	4807      	ldr	r0, [pc, #28]	@ (800178c <MX_TIM1_Init+0x16c>)
 800176e:	f006 fbcd 	bl	8007f0c <HAL_TIMEx_ConfigBreakDeadTime>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001778:	f7ff fd21 	bl	80011be <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800177c:	4803      	ldr	r0, [pc, #12]	@ (800178c <MX_TIM1_Init+0x16c>)
 800177e:	f000 f951 	bl	8001a24 <HAL_TIM_MspPostInit>

}
 8001782:	bf00      	nop
 8001784:	3758      	adds	r7, #88	@ 0x58
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	200002e8 	.word	0x200002e8
 8001790:	40010000 	.word	0x40010000

08001794 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08c      	sub	sp, #48	@ 0x30
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800179a:	f107 030c 	add.w	r3, r7, #12
 800179e:	2224      	movs	r2, #36	@ 0x24
 80017a0:	2100      	movs	r1, #0
 80017a2:	4618      	mov	r0, r3
 80017a4:	f00d fe0e 	bl	800f3c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017b0:	4b20      	ldr	r3, [pc, #128]	@ (8001834 <MX_TIM3_Init+0xa0>)
 80017b2:	4a21      	ldr	r2, [pc, #132]	@ (8001838 <MX_TIM3_Init+0xa4>)
 80017b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001834 <MX_TIM3_Init+0xa0>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001834 <MX_TIM3_Init+0xa0>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001834 <MX_TIM3_Init+0xa0>)
 80017c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <MX_TIM3_Init+0xa0>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <MX_TIM3_Init+0xa0>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017d6:	2303      	movs	r3, #3
 80017d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80017da:	2302      	movs	r3, #2
 80017dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017de:	2301      	movs	r3, #1
 80017e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80017e6:	230a      	movs	r3, #10
 80017e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017ea:	2300      	movs	r3, #0
 80017ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017ee:	2301      	movs	r3, #1
 80017f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80017fa:	f107 030c 	add.w	r3, r7, #12
 80017fe:	4619      	mov	r1, r3
 8001800:	480c      	ldr	r0, [pc, #48]	@ (8001834 <MX_TIM3_Init+0xa0>)
 8001802:	f004 ffff 	bl	8006804 <HAL_TIM_Encoder_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800180c:	f7ff fcd7 	bl	80011be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001810:	2300      	movs	r3, #0
 8001812:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	4619      	mov	r1, r3
 800181c:	4805      	ldr	r0, [pc, #20]	@ (8001834 <MX_TIM3_Init+0xa0>)
 800181e:	f006 fab7 	bl	8007d90 <HAL_TIMEx_MasterConfigSynchronization>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001828:	f7ff fcc9 	bl	80011be <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	3730      	adds	r7, #48	@ 0x30
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000330 	.word	0x20000330
 8001838:	40000400 	.word	0x40000400

0800183c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08c      	sub	sp, #48	@ 0x30
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	2224      	movs	r2, #36	@ 0x24
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f00d fdba 	bl	800f3c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001858:	4b20      	ldr	r3, [pc, #128]	@ (80018dc <MX_TIM4_Init+0xa0>)
 800185a:	4a21      	ldr	r2, [pc, #132]	@ (80018e0 <MX_TIM4_Init+0xa4>)
 800185c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800185e:	4b1f      	ldr	r3, [pc, #124]	@ (80018dc <MX_TIM4_Init+0xa0>)
 8001860:	2200      	movs	r2, #0
 8001862:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001864:	4b1d      	ldr	r3, [pc, #116]	@ (80018dc <MX_TIM4_Init+0xa0>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800186a:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <MX_TIM4_Init+0xa0>)
 800186c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001870:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001872:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <MX_TIM4_Init+0xa0>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001878:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <MX_TIM4_Init+0xa0>)
 800187a:	2200      	movs	r2, #0
 800187c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800187e:	2301      	movs	r3, #1
 8001880:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001886:	2301      	movs	r3, #1
 8001888:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001892:	2300      	movs	r3, #0
 8001894:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001896:	2301      	movs	r3, #1
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	4619      	mov	r1, r3
 80018a8:	480c      	ldr	r0, [pc, #48]	@ (80018dc <MX_TIM4_Init+0xa0>)
 80018aa:	f004 ffab 	bl	8006804 <HAL_TIM_Encoder_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80018b4:	f7ff fc83 	bl	80011be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	4619      	mov	r1, r3
 80018c4:	4805      	ldr	r0, [pc, #20]	@ (80018dc <MX_TIM4_Init+0xa0>)
 80018c6:	f006 fa63 	bl	8007d90 <HAL_TIMEx_MasterConfigSynchronization>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018d0:	f7ff fc75 	bl	80011be <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018d4:	bf00      	nop
 80018d6:	3730      	adds	r7, #48	@ 0x30
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000378 	.word	0x20000378
 80018e0:	40000800 	.word	0x40000800

080018e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001920 <HAL_TIM_Base_MspInit+0x3c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d10d      	bne.n	8001912 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <HAL_TIM_Base_MspInit+0x40>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	4a09      	ldr	r2, [pc, #36]	@ (8001924 <HAL_TIM_Base_MspInit+0x40>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6453      	str	r3, [r2, #68]	@ 0x44
 8001906:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <HAL_TIM_Base_MspInit+0x40>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001912:	bf00      	nop
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40010000 	.word	0x40010000
 8001924:	40023800 	.word	0x40023800

08001928 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08c      	sub	sp, #48	@ 0x30
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a32      	ldr	r2, [pc, #200]	@ (8001a10 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d12c      	bne.n	80019a4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
 800194e:	4b31      	ldr	r3, [pc, #196]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	4a30      	ldr	r2, [pc, #192]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 8001954:	f043 0302 	orr.w	r3, r3, #2
 8001958:	6413      	str	r3, [r2, #64]	@ 0x40
 800195a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	61bb      	str	r3, [r7, #24]
 8001964:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a29      	ldr	r2, [pc, #164]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b27      	ldr	r3, [pc, #156]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_A_Pin|ENC1_B_Pin;
 8001982:	23c0      	movs	r3, #192	@ 0xc0
 8001984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	2302      	movs	r3, #2
 8001988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198e:	2300      	movs	r3, #0
 8001990:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001992:	2302      	movs	r3, #2
 8001994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001996:	f107 031c 	add.w	r3, r7, #28
 800199a:	4619      	mov	r1, r3
 800199c:	481e      	ldr	r0, [pc, #120]	@ (8001a18 <HAL_TIM_Encoder_MspInit+0xf0>)
 800199e:	f001 fbf1 	bl	8003184 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80019a2:	e030      	b.n	8001a06 <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0xf4>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d12b      	bne.n	8001a06 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	613b      	str	r3, [r7, #16]
 80019b2:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b6:	4a17      	ldr	r2, [pc, #92]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 80019b8:	f043 0304 	orr.w	r3, r3, #4
 80019bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019be:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	f003 0304 	and.w	r3, r3, #4
 80019c6:	613b      	str	r3, [r7, #16]
 80019c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	4a10      	ldr	r2, [pc, #64]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 80019d4:	f043 0302 	orr.w	r3, r3, #2
 80019d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019da:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <HAL_TIM_Encoder_MspInit+0xec>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_A_Pin|ENC2_B_Pin;
 80019e6:	23c0      	movs	r3, #192	@ 0xc0
 80019e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2300      	movs	r3, #0
 80019f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019f6:	2302      	movs	r3, #2
 80019f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	f107 031c 	add.w	r3, r7, #28
 80019fe:	4619      	mov	r1, r3
 8001a00:	4807      	ldr	r0, [pc, #28]	@ (8001a20 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001a02:	f001 fbbf 	bl	8003184 <HAL_GPIO_Init>
}
 8001a06:	bf00      	nop
 8001a08:	3730      	adds	r7, #48	@ 0x30
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40000400 	.word	0x40000400
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40020000 	.word	0x40020000
 8001a1c:	40000800 	.word	0x40000800
 8001a20:	40020400 	.word	0x40020400

08001a24 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a12      	ldr	r2, [pc, #72]	@ (8001a8c <HAL_TIM_MspPostInit+0x68>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d11e      	bne.n	8001a84 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <HAL_TIM_MspPostInit+0x6c>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	4a10      	ldr	r2, [pc, #64]	@ (8001a90 <HAL_TIM_MspPostInit+0x6c>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a56:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <HAL_TIM_MspPostInit+0x6c>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_STEP_Pin|M2_STEP_Pin|LA_PWM_Pin;
 8001a62:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001a66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a74:	2301      	movs	r3, #1
 8001a76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4805      	ldr	r0, [pc, #20]	@ (8001a94 <HAL_TIM_MspPostInit+0x70>)
 8001a80:	f001 fb80 	bl	8003184 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a84:	bf00      	nop
 8001a86:	3720      	adds	r7, #32
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40010000 	.word	0x40010000
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020000 	.word	0x40020000

08001a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ad0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a9c:	f7ff fdae 	bl	80015fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001aa0:	480c      	ldr	r0, [pc, #48]	@ (8001ad4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001aa2:	490d      	ldr	r1, [pc, #52]	@ (8001ad8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8001adc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa8:	e002      	b.n	8001ab0 <LoopCopyDataInit>

08001aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aae:	3304      	adds	r3, #4

08001ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab4:	d3f9      	bcc.n	8001aaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ab8:	4c0a      	ldr	r4, [pc, #40]	@ (8001ae4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001abc:	e001      	b.n	8001ac2 <LoopFillZerobss>

08001abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac0:	3204      	adds	r2, #4

08001ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac4:	d3fb      	bcc.n	8001abe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ac6:	f00d fd37 	bl	800f538 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aca:	f7ff fabf 	bl	800104c <main>
  bx  lr    
 8001ace:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ad0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad8:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8001adc:	080119d0 	.word	0x080119d0
  ldr r2, =_sbss
 8001ae0:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 8001ae4:	20006b04 	.word	0x20006b04

08001ae8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae8:	e7fe      	b.n	8001ae8 <ADC_IRQHandler>
	...

08001aec <System_Init>:
function:	System Init
note:
	Initialize the communication method
********************************************************************************/
uint8_t System_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
#if USE_SPI_4W
	printf("USE_SPI_4W\r\n");
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <System_Init+0x10>)
 8001af2:	f00d fb87 	bl	800f204 <puts>
	printf("USEI_IIC_SOFT\r\n");
	OLED_CS_0;
	OLED_DC_1;
	// iic_init(); - Not needed for SPI mode
#endif
  return 0;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	0800ff78 	.word	0x0800ff78

08001b00 <SPI4W_Write_Byte>:
note:
	SPI4W_Write_Byte(value) : 
		HAL library hardware SPI for STM32F4xx
********************************************************************************/
uint8_t SPI4W_Write_Byte(uint8_t value)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
	// Use HAL_SPI_Transmit for STM32F4xx (SPI2)
	HAL_SPI_Transmit(&hspi2, &value, 1, 500);
 8001b0a:	1df9      	adds	r1, r7, #7
 8001b0c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b10:	2201      	movs	r2, #1
 8001b12:	4804      	ldr	r0, [pc, #16]	@ (8001b24 <SPI4W_Write_Byte+0x24>)
 8001b14:	f004 f9ce 	bl	8005eb4 <HAL_SPI_Transmit>
	return 0;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000244 	.word	0x20000244

08001b28 <Driver_Delay_ms>:
note:
	Driver_Delay_ms(xms) : Delay x ms
	Driver_Delay_us(xus) : Delay x us
********************************************************************************/
void Driver_Delay_ms(uint32_t xms)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    HAL_Delay(xms);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 fe13 	bl	800275c <HAL_Delay>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	4608      	mov	r0, r1
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4603      	mov	r3, r0
 8001b50:	817b      	strh	r3, [r7, #10]
 8001b52:	460b      	mov	r3, r1
 8001b54:	813b      	strh	r3, [r7, #8]
 8001b56:	4613      	mov	r3, r2
 8001b58:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8001b5a:	4b23      	ldr	r3, [pc, #140]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8001b60:	4a21      	ldr	r2, [pc, #132]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8001b66:	4a20      	ldr	r2, [pc, #128]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b68:	897b      	ldrh	r3, [r7, #10]
 8001b6a:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b6e:	893b      	ldrh	r3, [r7, #8]
 8001b70:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8001b72:	4a1d      	ldr	r2, [pc, #116]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b74:	8b3b      	ldrh	r3, [r7, #24]
 8001b76:	8193      	strh	r3, [r2, #12]
		Paint.Scale = 2;
 8001b78:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8001b7e:	897b      	ldrh	r3, [r7, #10]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d103      	bne.n	8001b92 <Paint_NewImage+0x52>
 8001b8a:	897b      	ldrh	r3, [r7, #10]
 8001b8c:	08db      	lsrs	r3, r3, #3
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	e004      	b.n	8001b9c <Paint_NewImage+0x5c>
 8001b92:	897b      	ldrh	r3, [r7, #10]
 8001b94:	08db      	lsrs	r3, r3, #3
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	3301      	adds	r3, #1
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	4a12      	ldr	r2, [pc, #72]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001b9e:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8001ba0:	4a11      	ldr	r2, [pc, #68]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001ba2:	893b      	ldrh	r3, [r7, #8]
 8001ba4:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8001ba6:	4a10      	ldr	r2, [pc, #64]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001ba8:	88fb      	ldrh	r3, [r7, #6]
 8001baa:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <Paint_NewImage+0x7e>
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	2bb4      	cmp	r3, #180	@ 0xb4
 8001bbc:	d106      	bne.n	8001bcc <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001bc0:	897b      	ldrh	r3, [r7, #10]
 8001bc2:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8001bc4:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001bc6:	893b      	ldrh	r3, [r7, #8]
 8001bc8:	80d3      	strh	r3, [r2, #6]
 8001bca:	e006      	b.n	8001bda <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8001bcc:	4a06      	ldr	r2, [pc, #24]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001bce:	893b      	ldrh	r3, [r7, #8]
 8001bd0:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8001bd2:	4a05      	ldr	r2, [pc, #20]	@ (8001be8 <Paint_NewImage+0xa8>)
 8001bd4:	897b      	ldrh	r3, [r7, #10]
 8001bd6:	80d3      	strh	r3, [r2, #6]
    }
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	200003c0 	.word	0x200003c0

08001bec <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8001bf4:	4a04      	ldr	r2, [pc, #16]	@ (8001c08 <Paint_SelectImage+0x1c>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6013      	str	r3, [r2, #0]
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	200003c0 	.word	0x200003c0

08001c0c <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	@ 0x28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	80fb      	strh	r3, [r7, #6]
 8001c16:	460b      	mov	r3, r1
 8001c18:	80bb      	strh	r3, [r7, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8001c1e:	4b9f      	ldr	r3, [pc, #636]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001c20:	889b      	ldrh	r3, [r3, #4]
 8001c22:	88fa      	ldrh	r2, [r7, #6]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d804      	bhi.n	8001c32 <Paint_SetPixel+0x26>
 8001c28:	4b9c      	ldr	r3, [pc, #624]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001c2a:	88db      	ldrh	r3, [r3, #6]
 8001c2c:	88ba      	ldrh	r2, [r7, #4]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d903      	bls.n	8001c3a <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8001c32:	489b      	ldr	r0, [pc, #620]	@ (8001ea0 <Paint_SetPixel+0x294>)
 8001c34:	f00d fae6 	bl	800f204 <puts>
        return;
 8001c38:	e156      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8001c3a:	4b98      	ldr	r3, [pc, #608]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001c3c:	89db      	ldrh	r3, [r3, #14]
 8001c3e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001c42:	d02b      	beq.n	8001c9c <Paint_SetPixel+0x90>
 8001c44:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001c48:	f300 814b 	bgt.w	8001ee2 <Paint_SetPixel+0x2d6>
 8001c4c:	2bb4      	cmp	r3, #180	@ 0xb4
 8001c4e:	d016      	beq.n	8001c7e <Paint_SetPixel+0x72>
 8001c50:	2bb4      	cmp	r3, #180	@ 0xb4
 8001c52:	f300 8146 	bgt.w	8001ee2 <Paint_SetPixel+0x2d6>
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d002      	beq.n	8001c60 <Paint_SetPixel+0x54>
 8001c5a:	2b5a      	cmp	r3, #90	@ 0x5a
 8001c5c:	d005      	beq.n	8001c6a <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8001c5e:	e140      	b.n	8001ee2 <Paint_SetPixel+0x2d6>
        X = Xpoint;
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 8001c64:	88bb      	ldrh	r3, [r7, #4]
 8001c66:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001c68:	e022      	b.n	8001cb0 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8001c6a:	4b8c      	ldr	r3, [pc, #560]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001c6c:	891a      	ldrh	r2, [r3, #8]
 8001c6e:	88bb      	ldrh	r3, [r7, #4]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	3b01      	subs	r3, #1
 8001c76:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 8001c78:	88fb      	ldrh	r3, [r7, #6]
 8001c7a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001c7c:	e018      	b.n	8001cb0 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8001c7e:	4b87      	ldr	r3, [pc, #540]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001c80:	891a      	ldrh	r2, [r3, #8]
 8001c82:	88fb      	ldrh	r3, [r7, #6]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8001c8c:	4b83      	ldr	r3, [pc, #524]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001c8e:	895a      	ldrh	r2, [r3, #10]
 8001c90:	88bb      	ldrh	r3, [r7, #4]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3b01      	subs	r3, #1
 8001c98:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001c9a:	e009      	b.n	8001cb0 <Paint_SetPixel+0xa4>
        X = Ypoint;
 8001c9c:	88bb      	ldrh	r3, [r7, #4]
 8001c9e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8001ca0:	4b7e      	ldr	r3, [pc, #504]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001ca2:	895a      	ldrh	r2, [r3, #10]
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	3b01      	subs	r3, #1
 8001cac:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001cae:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8001cb0:	4b7a      	ldr	r3, [pc, #488]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001cb2:	8a1b      	ldrh	r3, [r3, #16]
 8001cb4:	2b03      	cmp	r3, #3
 8001cb6:	f200 8116 	bhi.w	8001ee6 <Paint_SetPixel+0x2da>
 8001cba:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc0 <Paint_SetPixel+0xb4>)
 8001cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc0:	08001d0f 	.word	0x08001d0f
 8001cc4:	08001cd1 	.word	0x08001cd1
 8001cc8:	08001ce1 	.word	0x08001ce1
 8001ccc:	08001cf1 	.word	0x08001cf1
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8001cd0:	4b72      	ldr	r3, [pc, #456]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001cd2:	891a      	ldrh	r2, [r3, #8]
 8001cd4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8001cde:	e017      	b.n	8001d10 <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8001ce0:	4b6e      	ldr	r3, [pc, #440]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001ce2:	895a      	ldrh	r2, [r3, #10]
 8001ce4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001cee:	e00f      	b.n	8001d10 <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8001cf0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001cf2:	891a      	ldrh	r2, [r3, #8]
 8001cf4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8001cfe:	4b67      	ldr	r3, [pc, #412]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d00:	895a      	ldrh	r2, [r3, #10]
 8001d02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001d0c:	e000      	b.n	8001d10 <Paint_SetPixel+0x104>
        break;
 8001d0e:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8001d10:	4b62      	ldr	r3, [pc, #392]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d12:	891b      	ldrh	r3, [r3, #8]
 8001d14:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d804      	bhi.n	8001d24 <Paint_SetPixel+0x118>
 8001d1a:	4b60      	ldr	r3, [pc, #384]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d1c:	895b      	ldrh	r3, [r3, #10]
 8001d1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d903      	bls.n	8001d2c <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8001d24:	485e      	ldr	r0, [pc, #376]	@ (8001ea0 <Paint_SetPixel+0x294>)
 8001d26:	f00d fa6d 	bl	800f204 <puts>
        return;
 8001d2a:	e0dd      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
    }
    
    if(Paint.Scale == 2){
 8001d2c:	4b5b      	ldr	r3, [pc, #364]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d2e:	8adb      	ldrh	r3, [r3, #22]
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d13a      	bne.n	8001daa <Paint_SetPixel+0x19e>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8001d34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d36:	08db      	lsrs	r3, r3, #3
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d3e:	4a57      	ldr	r2, [pc, #348]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d40:	8a52      	ldrh	r2, [r2, #18]
 8001d42:	fb02 f303 	mul.w	r3, r2, r3
 8001d46:	440b      	add	r3, r1
 8001d48:	60fb      	str	r3, [r7, #12]
        UBYTE Rdata = Paint.Image[Addr];
 8001d4a:	4b54      	ldr	r3, [pc, #336]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4413      	add	r3, r2
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	72fb      	strb	r3, [r7, #11]
        if((Color & 0Xff) == BLACK)
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d113      	bne.n	8001d86 <Paint_SetPixel+0x17a>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8001d5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	2280      	movs	r2, #128	@ 0x80
 8001d66:	fa42 f303 	asr.w	r3, r2, r3
 8001d6a:	b25b      	sxtb	r3, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	b25a      	sxtb	r2, r3
 8001d70:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d74:	4013      	ands	r3, r2
 8001d76:	b259      	sxtb	r1, r3
 8001d78:	4b48      	ldr	r3, [pc, #288]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	b2ca      	uxtb	r2, r1
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	e0b0      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8001d86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	2280      	movs	r2, #128	@ 0x80
 8001d8e:	fa42 f303 	asr.w	r3, r2, r3
 8001d92:	b25a      	sxtb	r2, r3
 8001d94:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	b259      	sxtb	r1, r3
 8001d9c:	4b3f      	ldr	r3, [pc, #252]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4413      	add	r3, r2
 8001da4:	b2ca      	uxtb	r2, r1
 8001da6:	701a      	strb	r2, [r3, #0]
 8001da8:	e09e      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 4){
 8001daa:	4b3c      	ldr	r3, [pc, #240]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001dac:	8adb      	ldrh	r3, [r3, #22]
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	d137      	bne.n	8001e22 <Paint_SetPixel+0x216>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8001db2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001db4:	089b      	lsrs	r3, r3, #2
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	4619      	mov	r1, r3
 8001dba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001dbc:	4a37      	ldr	r2, [pc, #220]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001dbe:	8a52      	ldrh	r2, [r2, #18]
 8001dc0:	fb02 f303 	mul.w	r3, r2, r3
 8001dc4:	440b      	add	r3, r1
 8001dc6:	617b      	str	r3, [r7, #20]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8001dc8:	887b      	ldrh	r3, [r7, #2]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8001dd0:	4b32      	ldr	r3, [pc, #200]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	74fb      	strb	r3, [r7, #19]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8001ddc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	22c0      	movs	r2, #192	@ 0xc0
 8001de6:	fa42 f303 	asr.w	r3, r2, r3
 8001dea:	b25b      	sxtb	r3, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	b25a      	sxtb	r2, r3
 8001df0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001df4:	4013      	ands	r3, r2
 8001df6:	b25b      	sxtb	r3, r3
 8001df8:	74fb      	strb	r3, [r7, #19]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8001dfa:	887b      	ldrh	r3, [r7, #2]
 8001dfc:	019a      	lsls	r2, r3, #6
 8001dfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e00:	f003 0303 	and.w	r3, r3, #3
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	fa42 f303 	asr.w	r3, r2, r3
 8001e0a:	b25a      	sxtb	r2, r3
 8001e0c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	b259      	sxtb	r1, r3
 8001e14:	4b21      	ldr	r3, [pc, #132]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	b2ca      	uxtb	r2, r1
 8001e1e:	701a      	strb	r2, [r3, #0]
 8001e20:	e062      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 16) {
 8001e22:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001e24:	8adb      	ldrh	r3, [r3, #22]
 8001e26:	2b10      	cmp	r3, #16
 8001e28:	d13c      	bne.n	8001ea4 <Paint_SetPixel+0x298>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 8001e2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e2c:	085b      	lsrs	r3, r3, #1
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	4619      	mov	r1, r3
 8001e32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e34:	4a19      	ldr	r2, [pc, #100]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001e36:	8a52      	ldrh	r2, [r2, #18]
 8001e38:	fb02 f303 	mul.w	r3, r2, r3
 8001e3c:	440b      	add	r3, r1
 8001e3e:	61fb      	str	r3, [r7, #28]
        UBYTE Rdata = Paint.Image[Addr];
 8001e40:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	4413      	add	r3, r2
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	76fb      	strb	r3, [r7, #27]
        Color = Color % 16;
 8001e4c:	887b      	ldrh	r3, [r7, #2]
 8001e4e:	f003 030f 	and.w	r3, r3, #15
 8001e52:	807b      	strh	r3, [r7, #2]
        Rdata = Rdata & (~(0xf0 >> ((X % 2)*4)));
 8001e54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	22f0      	movs	r2, #240	@ 0xf0
 8001e5e:	fa42 f303 	asr.w	r3, r2, r3
 8001e62:	b25b      	sxtb	r3, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	b25a      	sxtb	r2, r3
 8001e68:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	b25b      	sxtb	r3, r3
 8001e70:	76fb      	strb	r3, [r7, #27]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8001e72:	887b      	ldrh	r3, [r7, #2]
 8001e74:	011a      	lsls	r2, r3, #4
 8001e76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	fa42 f303 	asr.w	r3, r2, r3
 8001e82:	b25a      	sxtb	r2, r3
 8001e84:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	b259      	sxtb	r1, r3
 8001e8c:	4b03      	ldr	r3, [pc, #12]	@ (8001e9c <Paint_SetPixel+0x290>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	4413      	add	r3, r2
 8001e94:	b2ca      	uxtb	r2, r1
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	e026      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
 8001e9a:	bf00      	nop
 8001e9c:	200003c0 	.word	0x200003c0
 8001ea0:	080100b0 	.word	0x080100b0
    }else if(Paint.Scale == 65) {
 8001ea4:	4b12      	ldr	r3, [pc, #72]	@ (8001ef0 <Paint_SetPixel+0x2e4>)
 8001ea6:	8adb      	ldrh	r3, [r3, #22]
 8001ea8:	2b41      	cmp	r3, #65	@ 0x41
 8001eaa:	d11d      	bne.n	8001ee8 <Paint_SetPixel+0x2dc>
        UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 8001eac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001eae:	005a      	lsls	r2, r3, #1
 8001eb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001eb2:	490f      	ldr	r1, [pc, #60]	@ (8001ef0 <Paint_SetPixel+0x2e4>)
 8001eb4:	8a49      	ldrh	r1, [r1, #18]
 8001eb6:	fb01 f303 	mul.w	r3, r1, r3
 8001eba:	4413      	add	r3, r2
 8001ebc:	623b      	str	r3, [r7, #32]
        Paint.Image[Addr] = 0xff & (Color>>8);
 8001ebe:	887b      	ldrh	r3, [r7, #2]
 8001ec0:	0a1b      	lsrs	r3, r3, #8
 8001ec2:	b299      	uxth	r1, r3
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef0 <Paint_SetPixel+0x2e4>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	6a3b      	ldr	r3, [r7, #32]
 8001eca:	4413      	add	r3, r2
 8001ecc:	b2ca      	uxtb	r2, r1
 8001ece:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr+1] = 0xff & Color;
 8001ed0:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <Paint_SetPixel+0x2e4>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	701a      	strb	r2, [r3, #0]
 8001ee0:	e002      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
        return;
 8001ee2:	bf00      	nop
 8001ee4:	e000      	b.n	8001ee8 <Paint_SetPixel+0x2dc>
        return;
 8001ee6:	bf00      	nop
    }
}
 8001ee8:	3728      	adds	r7, #40	@ 0x28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200003c0 	.word	0x200003c0

08001ef4 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b089      	sub	sp, #36	@ 0x24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	80fb      	strh	r3, [r7, #6]
    if(Paint.Scale == 2 || Paint.Scale == 4) {
 8001efe:	4b51      	ldr	r3, [pc, #324]	@ (8002044 <Paint_Clear+0x150>)
 8001f00:	8adb      	ldrh	r3, [r3, #22]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d003      	beq.n	8001f0e <Paint_Clear+0x1a>
 8001f06:	4b4f      	ldr	r3, [pc, #316]	@ (8002044 <Paint_Clear+0x150>)
 8001f08:	8adb      	ldrh	r3, [r3, #22]
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	d125      	bne.n	8001f5a <Paint_Clear+0x66>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001f0e:	2300      	movs	r3, #0
 8001f10:	83fb      	strh	r3, [r7, #30]
 8001f12:	e01c      	b.n	8001f4e <Paint_Clear+0x5a>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001f14:	2300      	movs	r3, #0
 8001f16:	83bb      	strh	r3, [r7, #28]
 8001f18:	e011      	b.n	8001f3e <Paint_Clear+0x4a>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 8001f1a:	8bba      	ldrh	r2, [r7, #28]
 8001f1c:	8bfb      	ldrh	r3, [r7, #30]
 8001f1e:	4949      	ldr	r1, [pc, #292]	@ (8002044 <Paint_Clear+0x150>)
 8001f20:	8a49      	ldrh	r1, [r1, #18]
 8001f22:	fb01 f303 	mul.w	r3, r1, r3
 8001f26:	4413      	add	r3, r2
 8001f28:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 8001f2a:	4b46      	ldr	r3, [pc, #280]	@ (8002044 <Paint_Clear+0x150>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	4413      	add	r3, r2
 8001f32:	88fa      	ldrh	r2, [r7, #6]
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001f38:	8bbb      	ldrh	r3, [r7, #28]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	83bb      	strh	r3, [r7, #28]
 8001f3e:	4b41      	ldr	r3, [pc, #260]	@ (8002044 <Paint_Clear+0x150>)
 8001f40:	8a5b      	ldrh	r3, [r3, #18]
 8001f42:	8bba      	ldrh	r2, [r7, #28]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d3e8      	bcc.n	8001f1a <Paint_Clear+0x26>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001f48:	8bfb      	ldrh	r3, [r7, #30]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	83fb      	strh	r3, [r7, #30]
 8001f4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002044 <Paint_Clear+0x150>)
 8001f50:	8a9b      	ldrh	r3, [r3, #20]
 8001f52:	8bfa      	ldrh	r2, [r7, #30]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d3dd      	bcc.n	8001f14 <Paint_Clear+0x20>
 8001f58:	e06e      	b.n	8002038 <Paint_Clear+0x144>
            }
        }
    }else if(Paint.Scale == 16) {
 8001f5a:	4b3a      	ldr	r3, [pc, #232]	@ (8002044 <Paint_Clear+0x150>)
 8001f5c:	8adb      	ldrh	r3, [r3, #22]
 8001f5e:	2b10      	cmp	r3, #16
 8001f60:	d12f      	bne.n	8001fc2 <Paint_Clear+0xce>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001f62:	2300      	movs	r3, #0
 8001f64:	837b      	strh	r3, [r7, #26]
 8001f66:	e026      	b.n	8001fb6 <Paint_Clear+0xc2>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001f68:	2300      	movs	r3, #0
 8001f6a:	833b      	strh	r3, [r7, #24]
 8001f6c:	e01b      	b.n	8001fa6 <Paint_Clear+0xb2>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 8001f6e:	8b3a      	ldrh	r2, [r7, #24]
 8001f70:	8b7b      	ldrh	r3, [r7, #26]
 8001f72:	4934      	ldr	r1, [pc, #208]	@ (8002044 <Paint_Clear+0x150>)
 8001f74:	8a49      	ldrh	r1, [r1, #18]
 8001f76:	fb01 f303 	mul.w	r3, r1, r3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
                Color = Color & 0x0f;
 8001f7e:	88fb      	ldrh	r3, [r7, #6]
 8001f80:	f003 030f 	and.w	r3, r3, #15
 8001f84:	80fb      	strh	r3, [r7, #6]
                Paint.Image[Addr] = (Color<<4) | Color;
 8001f86:	88fb      	ldrh	r3, [r7, #6]
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	b25a      	sxtb	r2, r3
 8001f8c:	88fb      	ldrh	r3, [r7, #6]
 8001f8e:	b25b      	sxtb	r3, r3
 8001f90:	4313      	orrs	r3, r2
 8001f92:	b259      	sxtb	r1, r3
 8001f94:	4b2b      	ldr	r3, [pc, #172]	@ (8002044 <Paint_Clear+0x150>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	b2ca      	uxtb	r2, r1
 8001f9e:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001fa0:	8b3b      	ldrh	r3, [r7, #24]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	833b      	strh	r3, [r7, #24]
 8001fa6:	4b27      	ldr	r3, [pc, #156]	@ (8002044 <Paint_Clear+0x150>)
 8001fa8:	8a5b      	ldrh	r3, [r3, #18]
 8001faa:	8b3a      	ldrh	r2, [r7, #24]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d3de      	bcc.n	8001f6e <Paint_Clear+0x7a>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001fb0:	8b7b      	ldrh	r3, [r7, #26]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	837b      	strh	r3, [r7, #26]
 8001fb6:	4b23      	ldr	r3, [pc, #140]	@ (8002044 <Paint_Clear+0x150>)
 8001fb8:	8a9b      	ldrh	r3, [r3, #20]
 8001fba:	8b7a      	ldrh	r2, [r7, #26]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d3d3      	bcc.n	8001f68 <Paint_Clear+0x74>
                Paint.Image[Addr] = 0x0f & (Color>>8);
                Paint.Image[Addr+1] = 0x0f & Color;
            }
        }
    }
}
 8001fc0:	e03a      	b.n	8002038 <Paint_Clear+0x144>
    }else if(Paint.Scale == 65) {
 8001fc2:	4b20      	ldr	r3, [pc, #128]	@ (8002044 <Paint_Clear+0x150>)
 8001fc4:	8adb      	ldrh	r3, [r3, #22]
 8001fc6:	2b41      	cmp	r3, #65	@ 0x41
 8001fc8:	d136      	bne.n	8002038 <Paint_Clear+0x144>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001fca:	2300      	movs	r3, #0
 8001fcc:	82fb      	strh	r3, [r7, #22]
 8001fce:	e02d      	b.n	800202c <Paint_Clear+0x138>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	82bb      	strh	r3, [r7, #20]
 8001fd4:	e022      	b.n	800201c <Paint_Clear+0x128>
                UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 8001fd6:	8abb      	ldrh	r3, [r7, #20]
 8001fd8:	005a      	lsls	r2, r3, #1
 8001fda:	8afb      	ldrh	r3, [r7, #22]
 8001fdc:	4919      	ldr	r1, [pc, #100]	@ (8002044 <Paint_Clear+0x150>)
 8001fde:	8a49      	ldrh	r1, [r1, #18]
 8001fe0:	fb01 f303 	mul.w	r3, r1, r3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
                Paint.Image[Addr] = 0x0f & (Color>>8);
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	0a1b      	lsrs	r3, r3, #8
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <Paint_Clear+0x150>)
 8001ff2:	6819      	ldr	r1, [r3, #0]
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	440b      	add	r3, r1
 8001ff8:	f002 020f 	and.w	r2, r2, #15
 8001ffc:	b2d2      	uxtb	r2, r2
 8001ffe:	701a      	strb	r2, [r3, #0]
                Paint.Image[Addr+1] = 0x0f & Color;
 8002000:	88fb      	ldrh	r3, [r7, #6]
 8002002:	b2da      	uxtb	r2, r3
 8002004:	4b0f      	ldr	r3, [pc, #60]	@ (8002044 <Paint_Clear+0x150>)
 8002006:	6819      	ldr	r1, [r3, #0]
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	3301      	adds	r3, #1
 800200c:	440b      	add	r3, r1
 800200e:	f002 020f 	and.w	r2, r2, #15
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8002016:	8abb      	ldrh	r3, [r7, #20]
 8002018:	3301      	adds	r3, #1
 800201a:	82bb      	strh	r3, [r7, #20]
 800201c:	4b09      	ldr	r3, [pc, #36]	@ (8002044 <Paint_Clear+0x150>)
 800201e:	8a5b      	ldrh	r3, [r3, #18]
 8002020:	8aba      	ldrh	r2, [r7, #20]
 8002022:	429a      	cmp	r2, r3
 8002024:	d3d7      	bcc.n	8001fd6 <Paint_Clear+0xe2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002026:	8afb      	ldrh	r3, [r7, #22]
 8002028:	3301      	adds	r3, #1
 800202a:	82fb      	strh	r3, [r7, #22]
 800202c:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <Paint_Clear+0x150>)
 800202e:	8a9b      	ldrh	r3, [r3, #20]
 8002030:	8afa      	ldrh	r2, [r7, #22]
 8002032:	429a      	cmp	r2, r3
 8002034:	d3cc      	bcc.n	8001fd0 <Paint_Clear+0xdc>
}
 8002036:	e7ff      	b.n	8002038 <Paint_Clear+0x144>
 8002038:	bf00      	nop
 800203a:	3724      	adds	r7, #36	@ 0x24
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	200003c0 	.word	0x200003c0

08002048 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	4603      	mov	r3, r0
 8002052:	81fb      	strh	r3, [r7, #14]
 8002054:	460b      	mov	r3, r1
 8002056:	81bb      	strh	r3, [r7, #12]
 8002058:	4613      	mov	r3, r2
 800205a:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800205c:	4b48      	ldr	r3, [pc, #288]	@ (8002180 <Paint_DrawChar+0x138>)
 800205e:	889b      	ldrh	r3, [r3, #4]
 8002060:	89fa      	ldrh	r2, [r7, #14]
 8002062:	429a      	cmp	r2, r3
 8002064:	d804      	bhi.n	8002070 <Paint_DrawChar+0x28>
 8002066:	4b46      	ldr	r3, [pc, #280]	@ (8002180 <Paint_DrawChar+0x138>)
 8002068:	88db      	ldrh	r3, [r3, #6]
 800206a:	89ba      	ldrh	r2, [r7, #12]
 800206c:	429a      	cmp	r2, r3
 800206e:	d903      	bls.n	8002078 <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8002070:	4844      	ldr	r0, [pc, #272]	@ (8002184 <Paint_DrawChar+0x13c>)
 8002072:	f00d f8c7 	bl	800f204 <puts>
        return;
 8002076:	e080      	b.n	800217a <Paint_DrawChar+0x132>
    }

    // Safety check: ensure Font and Font->table are valid
    if (Font == NULL || Font->table == NULL) {
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <Paint_DrawChar+0x3e>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d103      	bne.n	800208e <Paint_DrawChar+0x46>
        Debug("Paint_DrawChar: Invalid font pointer!\r\n");
 8002086:	4840      	ldr	r0, [pc, #256]	@ (8002188 <Paint_DrawChar+0x140>)
 8002088:	f00d f8bc 	bl	800f204 <puts>
        return;
 800208c:	e075      	b.n	800217a <Paint_DrawChar+0x132>
    }

    // Safety check: ensure character is in valid range (ASCII 32-126)
    if (Acsii_Char < ' ' || Acsii_Char > '~') {
 800208e:	7afb      	ldrb	r3, [r7, #11]
 8002090:	2b1f      	cmp	r3, #31
 8002092:	d902      	bls.n	800209a <Paint_DrawChar+0x52>
 8002094:	7afb      	ldrb	r3, [r7, #11]
 8002096:	2b7e      	cmp	r3, #126	@ 0x7e
 8002098:	d903      	bls.n	80020a2 <Paint_DrawChar+0x5a>
        Debug("Paint_DrawChar: Character out of range!\r\n");
 800209a:	483c      	ldr	r0, [pc, #240]	@ (800218c <Paint_DrawChar+0x144>)
 800209c:	f00d f8b2 	bl	800f204 <puts>
        return;
 80020a0:	e06b      	b.n	800217a <Paint_DrawChar+0x132>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 80020a2:	7afb      	ldrb	r3, [r7, #11]
 80020a4:	3b20      	subs	r3, #32
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	88d2      	ldrh	r2, [r2, #6]
 80020aa:	fb02 f303 	mul.w	r3, r2, r3
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	8892      	ldrh	r2, [r2, #4]
 80020b2:	08d2      	lsrs	r2, r2, #3
 80020b4:	b292      	uxth	r2, r2
 80020b6:	4611      	mov	r1, r2
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	8892      	ldrh	r2, [r2, #4]
 80020bc:	f002 0207 	and.w	r2, r2, #7
 80020c0:	b292      	uxth	r2, r2
 80020c2:	2a00      	cmp	r2, #0
 80020c4:	bf14      	ite	ne
 80020c6:	2201      	movne	r2, #1
 80020c8:	2200      	moveq	r2, #0
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	440a      	add	r2, r1
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	4413      	add	r3, r2
 80020dc:	61fb      	str	r3, [r7, #28]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 80020de:	2300      	movs	r3, #0
 80020e0:	837b      	strh	r3, [r7, #26]
 80020e2:	e045      	b.n	8002170 <Paint_DrawChar+0x128>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80020e4:	2300      	movs	r3, #0
 80020e6:	833b      	strh	r3, [r7, #24]
 80020e8:	e030      	b.n	800214c <Paint_DrawChar+0x104>

            //To determine whether the font background color and screen background color is consistent
        	if (WHITE == FONT_BACKGROUND) { //this process is to speed up the scan
				if (*ptr & (0x80 >> (Column % 8))){
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	4619      	mov	r1, r3
 80020f0:	8b3b      	ldrh	r3, [r7, #24]
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	2280      	movs	r2, #128	@ 0x80
 80020f8:	fa42 f303 	asr.w	r3, r2, r3
 80020fc:	400b      	ands	r3, r1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00c      	beq.n	800211c <Paint_DrawChar+0xd4>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8002102:	89fa      	ldrh	r2, [r7, #14]
 8002104:	8b3b      	ldrh	r3, [r7, #24]
 8002106:	4413      	add	r3, r2
 8002108:	b298      	uxth	r0, r3
 800210a:	89ba      	ldrh	r2, [r7, #12]
 800210c:	8b7b      	ldrh	r3, [r7, #26]
 800210e:	4413      	add	r3, r2
 8002110:	b29b      	uxth	r3, r3
 8002112:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002114:	4619      	mov	r1, r3
 8002116:	f7ff fd79 	bl	8001c0c <Paint_SetPixel>
 800211a:	e00b      	b.n	8002134 <Paint_DrawChar+0xec>
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
				else{
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 800211c:	89fa      	ldrh	r2, [r7, #14]
 800211e:	8b3b      	ldrh	r3, [r7, #24]
 8002120:	4413      	add	r3, r2
 8002122:	b298      	uxth	r0, r3
 8002124:	89ba      	ldrh	r2, [r7, #12]
 8002126:	8b7b      	ldrh	r3, [r7, #26]
 8002128:	4413      	add	r3, r2
 800212a:	b29b      	uxth	r3, r3
 800212c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800212e:	4619      	mov	r1, r3
 8002130:	f7ff fd6c 	bl	8001c0c <Paint_SetPixel>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
			}
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8002134:	8b3b      	ldrh	r3, [r7, #24]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	b29b      	uxth	r3, r3
 800213c:	2b07      	cmp	r3, #7
 800213e:	d102      	bne.n	8002146 <Paint_DrawChar+0xfe>
                ptr++;
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	3301      	adds	r3, #1
 8002144:	61fb      	str	r3, [r7, #28]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8002146:	8b3b      	ldrh	r3, [r7, #24]
 8002148:	3301      	adds	r3, #1
 800214a:	833b      	strh	r3, [r7, #24]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	889b      	ldrh	r3, [r3, #4]
 8002150:	8b3a      	ldrh	r2, [r7, #24]
 8002152:	429a      	cmp	r2, r3
 8002154:	d3c9      	bcc.n	80020ea <Paint_DrawChar+0xa2>
        }// Write a line
        if (Font->Width % 8 != 0)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	889b      	ldrh	r3, [r3, #4]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	b29b      	uxth	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <Paint_DrawChar+0x122>
            ptr++;
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	3301      	adds	r3, #1
 8002168:	61fb      	str	r3, [r7, #28]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 800216a:	8b7b      	ldrh	r3, [r7, #26]
 800216c:	3301      	adds	r3, #1
 800216e:	837b      	strh	r3, [r7, #26]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	88db      	ldrh	r3, [r3, #6]
 8002174:	8b7a      	ldrh	r2, [r7, #26]
 8002176:	429a      	cmp	r2, r3
 8002178:	d3b4      	bcc.n	80020e4 <Paint_DrawChar+0x9c>
    }// Write all
}
 800217a:	3720      	adds	r7, #32
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200003c0 	.word	0x200003c0
 8002184:	08010214 	.word	0x08010214
 8002188:	08010254 	.word	0x08010254
 800218c:	08010284 	.word	0x08010284

08002190 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af02      	add	r7, sp, #8
 8002196:	60ba      	str	r2, [r7, #8]
 8002198:	607b      	str	r3, [r7, #4]
 800219a:	4603      	mov	r3, r0
 800219c:	81fb      	strh	r3, [r7, #14]
 800219e:	460b      	mov	r3, r1
 80021a0:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 80021a2:	89fb      	ldrh	r3, [r7, #14]
 80021a4:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 80021a6:	89bb      	ldrh	r3, [r7, #12]
 80021a8:	82bb      	strh	r3, [r7, #20]
    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 80021aa:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <Paint_DrawString_EN+0xa0>)
 80021ac:	889b      	ldrh	r3, [r3, #4]
 80021ae:	89fa      	ldrh	r2, [r7, #14]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d804      	bhi.n	80021be <Paint_DrawString_EN+0x2e>
 80021b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <Paint_DrawString_EN+0xa0>)
 80021b6:	88db      	ldrh	r3, [r3, #6]
 80021b8:	89ba      	ldrh	r2, [r7, #12]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d931      	bls.n	8002222 <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 80021be:	481d      	ldr	r0, [pc, #116]	@ (8002234 <Paint_DrawString_EN+0xa4>)
 80021c0:	f00d f820 	bl	800f204 <puts>
        return;
 80021c4:	e031      	b.n	800222a <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 80021c6:	8afb      	ldrh	r3, [r7, #22]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	8892      	ldrh	r2, [r2, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	4a18      	ldr	r2, [pc, #96]	@ (8002230 <Paint_DrawString_EN+0xa0>)
 80021d0:	8892      	ldrh	r2, [r2, #4]
 80021d2:	4293      	cmp	r3, r2
 80021d4:	dd06      	ble.n	80021e4 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 80021d6:	89fb      	ldrh	r3, [r7, #14]
 80021d8:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	88da      	ldrh	r2, [r3, #6]
 80021de:	8abb      	ldrh	r3, [r7, #20]
 80021e0:	4413      	add	r3, r2
 80021e2:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 80021e4:	8abb      	ldrh	r3, [r7, #20]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	88d2      	ldrh	r2, [r2, #6]
 80021ea:	4413      	add	r3, r2
 80021ec:	4a10      	ldr	r2, [pc, #64]	@ (8002230 <Paint_DrawString_EN+0xa0>)
 80021ee:	88d2      	ldrh	r2, [r2, #6]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	dd03      	ble.n	80021fc <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 80021f4:	89fb      	ldrh	r3, [r7, #14]
 80021f6:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80021f8:	89bb      	ldrh	r3, [r7, #12]
 80021fa:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Foreground, Color_Background);
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	781a      	ldrb	r2, [r3, #0]
 8002200:	8ab9      	ldrh	r1, [r7, #20]
 8002202:	8af8      	ldrh	r0, [r7, #22]
 8002204:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	8c3b      	ldrh	r3, [r7, #32]
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f7ff ff1b 	bl	8002048 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	3301      	adds	r3, #1
 8002216:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	889a      	ldrh	r2, [r3, #4]
 800221c:	8afb      	ldrh	r3, [r7, #22]
 800221e:	4413      	add	r3, r2
 8002220:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1cd      	bne.n	80021c6 <Paint_DrawString_EN+0x36>
    }
}
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	200003c0 	.word	0x200003c0
 8002234:	080102b4 	.word	0x080102b4

08002238 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, double Nummber,
                   sFONT* Font, UWORD Digit,UWORD Color_Foreground, UWORD Color_Background)
{
 8002238:	b590      	push	{r4, r7, lr}
 800223a:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 800223e:	af02      	add	r7, sp, #8
 8002240:	4604      	mov	r4, r0
 8002242:	4608      	mov	r0, r1
 8002244:	f107 0110 	add.w	r1, r7, #16
 8002248:	ed01 0b02 	vstr	d0, [r1, #-8]
 800224c:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002250:	f5a1 7108 	sub.w	r1, r1, #544	@ 0x220
 8002254:	600a      	str	r2, [r1, #0]
 8002256:	4619      	mov	r1, r3
 8002258:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800225c:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002260:	4622      	mov	r2, r4
 8002262:	801a      	strh	r2, [r3, #0]
 8002264:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002268:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 800226c:	4602      	mov	r2, r0
 800226e:	801a      	strh	r2, [r3, #0]
 8002270:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002274:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8002278:	460a      	mov	r2, r1
 800227a:	801a      	strh	r2, [r3, #0]
		Color_Foreground=~Color_Foreground;
 800227c:	f8b7 3240 	ldrh.w	r3, [r7, #576]	@ 0x240
 8002280:	43db      	mvns	r3, r3
 8002282:	f8a7 3240 	strh.w	r3, [r7, #576]	@ 0x240
		Color_Background=~Color_Background;
 8002286:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 800228a:	43db      	mvns	r3, r3
 800228c:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
    int16_t Num_Bit = 0, Str_Bit = 0;
 8002290:	2300      	movs	r3, #0
 8002292:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
 8002296:	2300      	movs	r3, #0
 8002298:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 800229c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80022a0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	3304      	adds	r3, #4
 80022aa:	22fb      	movs	r2, #251	@ 0xfb
 80022ac:	2100      	movs	r1, #0
 80022ae:	4618      	mov	r0, r3
 80022b0:	f00d f888 	bl	800f3c4 <memset>
 80022b4:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80022b8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	3304      	adds	r3, #4
 80022c2:	22fb      	movs	r2, #251	@ 0xfb
 80022c4:	2100      	movs	r1, #0
 80022c6:	4618      	mov	r0, r3
 80022c8:	f00d f87c 	bl	800f3c4 <memset>
    uint8_t *pStr = Str_Array;
 80022cc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80022d0:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
		int temp = Nummber;
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80022dc:	f7fe f98c 	bl	80005f8 <__aeabi_d2iz>
 80022e0:	4603      	mov	r3, r0
 80022e2:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		float decimals;
		uint8_t i;
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80022e6:	4b88      	ldr	r3, [pc, #544]	@ (8002508 <Paint_DrawNum+0x2d0>)
 80022e8:	889b      	ldrh	r3, [r3, #4]
 80022ea:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80022ee:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d808      	bhi.n	800230a <Paint_DrawNum+0xd2>
 80022f8:	4b83      	ldr	r3, [pc, #524]	@ (8002508 <Paint_DrawNum+0x2d0>)
 80022fa:	88db      	ldrh	r3, [r3, #6]
 80022fc:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002300:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 8002304:	8812      	ldrh	r2, [r2, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d903      	bls.n	8002312 <Paint_DrawNum+0xda>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 800230a:	4880      	ldr	r0, [pc, #512]	@ (800250c <Paint_DrawNum+0x2d4>)
 800230c:	f00c ff7a 	bl	800f204 <puts>
 8002310:	e0f5      	b.n	80024fe <Paint_DrawNum+0x2c6>
        return;
    }

		if(Digit > 0) {				
 8002312:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002316:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d07d      	beq.n	800241c <Paint_DrawNum+0x1e4>
		decimals = Nummber - temp;
 8002320:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 8002324:	f7fe f8fe 	bl	8000524 <__aeabi_i2d>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	f107 0110 	add.w	r1, r7, #16
 8002330:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8002334:	f7fd ffa8 	bl	8000288 <__aeabi_dsub>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4610      	mov	r0, r2
 800233e:	4619      	mov	r1, r3
 8002340:	f7fe f982 	bl	8000648 <__aeabi_d2f>
 8002344:	4603      	mov	r3, r0
 8002346:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 800234a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800234e:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8002358:	e00c      	b.n	8002374 <Paint_DrawNum+0x13c>
			decimals*=10;
 800235a:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 800235e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002362:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002366:	edc7 7a89 	vstr	s15, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 800236a:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 800236e:	3b01      	subs	r3, #1
 8002370:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8002374:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1ee      	bne.n	800235a <Paint_DrawNum+0x122>
		}
		temp = decimals;
 800237c:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 8002380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002384:	ee17 3a90 	vmov	r3, s15
 8002388:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		//Converts a number to a string
		for(i=Digit; i>0; i--) {
 800238c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002390:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 800239a:	e02c      	b.n	80023f6 <Paint_DrawNum+0x1be>
			Num_Array[Num_Bit] = temp % 10 + '0';
 800239c:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80023a0:	4b5b      	ldr	r3, [pc, #364]	@ (8002510 <Paint_DrawNum+0x2d8>)
 80023a2:	fb83 1302 	smull	r1, r3, r3, r2
 80023a6:	1099      	asrs	r1, r3, #2
 80023a8:	17d3      	asrs	r3, r2, #31
 80023aa:	1ac9      	subs	r1, r1, r3
 80023ac:	460b      	mov	r3, r1
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	1ad1      	subs	r1, r2, r3
 80023b6:	b2ca      	uxtb	r2, r1
 80023b8:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80023bc:	3230      	adds	r2, #48	@ 0x30
 80023be:	b2d1      	uxtb	r1, r2
 80023c0:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80023c4:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80023c8:	54d1      	strb	r1, [r2, r3]
			Num_Bit++;
 80023ca:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	3301      	adds	r3, #1
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
			temp /= 10;						
 80023d8:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80023dc:	4a4c      	ldr	r2, [pc, #304]	@ (8002510 <Paint_DrawNum+0x2d8>)
 80023de:	fb82 1203 	smull	r1, r2, r2, r3
 80023e2:	1092      	asrs	r2, r2, #2
 80023e4:	17db      	asrs	r3, r3, #31
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		for(i=Digit; i>0; i--) {
 80023ec:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80023f0:	3b01      	subs	r3, #1
 80023f2:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 80023f6:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1ce      	bne.n	800239c <Paint_DrawNum+0x164>
		}	
		Num_Array[Num_Bit] = '.';
 80023fe:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002402:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002406:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800240a:	212e      	movs	r1, #46	@ 0x2e
 800240c:	54d1      	strb	r1, [r2, r3]
		Num_Bit++;
 800240e:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002412:	b29b      	uxth	r3, r3
 8002414:	3301      	adds	r3, #1
 8002416:	b29b      	uxth	r3, r3
 8002418:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
		}
	
		temp = Nummber;
 800241c:	f107 0310 	add.w	r3, r7, #16
 8002420:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8002424:	f7fe f8e8 	bl	80005f8 <__aeabi_d2iz>
 8002428:	4603      	mov	r3, r0
 800242a:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    //Converts a number to a string
    while (temp) {
 800242e:	e027      	b.n	8002480 <Paint_DrawNum+0x248>
        Num_Array[Num_Bit] = temp % 10 + '0';
 8002430:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002434:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <Paint_DrawNum+0x2d8>)
 8002436:	fb83 1302 	smull	r1, r3, r3, r2
 800243a:	1099      	asrs	r1, r3, #2
 800243c:	17d3      	asrs	r3, r2, #31
 800243e:	1ac9      	subs	r1, r1, r3
 8002440:	460b      	mov	r3, r1
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	440b      	add	r3, r1
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	1ad1      	subs	r1, r2, r3
 800244a:	b2ca      	uxtb	r2, r1
 800244c:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002450:	3230      	adds	r2, #48	@ 0x30
 8002452:	b2d1      	uxtb	r1, r2
 8002454:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002458:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800245c:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 800245e:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002462:	b29b      	uxth	r3, r3
 8002464:	3301      	adds	r3, #1
 8002466:	b29b      	uxth	r3, r3
 8002468:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
        temp /= 10;
 800246c:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8002470:	4a27      	ldr	r2, [pc, #156]	@ (8002510 <Paint_DrawNum+0x2d8>)
 8002472:	fb82 1203 	smull	r1, r2, r2, r3
 8002476:	1092      	asrs	r2, r2, #2
 8002478:	17db      	asrs	r3, r3, #31
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    while (temp) {
 8002480:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1d3      	bne.n	8002430 <Paint_DrawNum+0x1f8>
    }
		
    //The string is inverted
    while (Num_Bit > 0) {
 8002488:	e01c      	b.n	80024c4 <Paint_DrawNum+0x28c>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 800248a:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 800248e:	1e5a      	subs	r2, r3, #1
 8002490:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 8002494:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002498:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 800249c:	5c89      	ldrb	r1, [r1, r2]
 800249e:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80024a2:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 80024a6:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 80024a8:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	3301      	adds	r3, #1
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
        Num_Bit --;
 80024b6:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	3b01      	subs	r3, #1
 80024be:	b29b      	uxth	r3, r3
 80024c0:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
    while (Num_Bit > 0) {
 80024c4:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	dcde      	bgt.n	800248a <Paint_DrawNum+0x252>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 80024cc:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80024d0:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 80024d4:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80024d8:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 80024dc:	8811      	ldrh	r1, [r2, #0]
 80024de:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80024e2:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 80024e6:	8810      	ldrh	r0, [r2, #0]
 80024e8:	f8b7 2240 	ldrh.w	r2, [r7, #576]	@ 0x240
 80024ec:	9201      	str	r2, [sp, #4]
 80024ee:	f8b7 2244 	ldrh.w	r2, [r7, #580]	@ 0x244
 80024f2:	9200      	str	r2, [sp, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 80024fa:	f7ff fe49 	bl	8002190 <Paint_DrawString_EN>
}
 80024fe:	f507 770d 	add.w	r7, r7, #564	@ 0x234
 8002502:	46bd      	mov	sp, r7
 8002504:	bd90      	pop	{r4, r7, pc}
 8002506:	bf00      	nop
 8002508:	200003c0 	.word	0x200003c0
 800250c:	080102f8 	.word	0x080102f8
 8002510:	66666667 	.word	0x66666667

08002514 <OLED_2in42_Reset>:
/*******************************************************************************
function:
            Hardware reset
*******************************************************************************/
static void OLED_2in42_Reset(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
    OLED_RST_1;
 8002518:	2201      	movs	r2, #1
 800251a:	2101      	movs	r1, #1
 800251c:	480b      	ldr	r0, [pc, #44]	@ (800254c <OLED_2in42_Reset+0x38>)
 800251e:	f001 f8c9 	bl	80036b4 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002522:	2064      	movs	r0, #100	@ 0x64
 8002524:	f7ff fb00 	bl	8001b28 <Driver_Delay_ms>
    OLED_RST_0;
 8002528:	2200      	movs	r2, #0
 800252a:	2101      	movs	r1, #1
 800252c:	4807      	ldr	r0, [pc, #28]	@ (800254c <OLED_2in42_Reset+0x38>)
 800252e:	f001 f8c1 	bl	80036b4 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002532:	2064      	movs	r0, #100	@ 0x64
 8002534:	f7ff faf8 	bl	8001b28 <Driver_Delay_ms>
    OLED_RST_1;
 8002538:	2201      	movs	r2, #1
 800253a:	2101      	movs	r1, #1
 800253c:	4803      	ldr	r0, [pc, #12]	@ (800254c <OLED_2in42_Reset+0x38>)
 800253e:	f001 f8b9 	bl	80036b4 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002542:	2064      	movs	r0, #100	@ 0x64
 8002544:	f7ff faf0 	bl	8001b28 <Driver_Delay_ms>
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40020400 	.word	0x40020400

08002550 <OLED_2in42_WriteReg>:
/*******************************************************************************
function:
            Write register address and data
*******************************************************************************/
static void OLED_2in42_WriteReg(uint8_t Reg)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]

#if USE_SPI_4W
    OLED_DC_0;
 800255a:	2200      	movs	r2, #0
 800255c:	2102      	movs	r1, #2
 800255e:	480b      	ldr	r0, [pc, #44]	@ (800258c <OLED_2in42_WriteReg+0x3c>)
 8002560:	f001 f8a8 	bl	80036b4 <HAL_GPIO_WritePin>
    OLED_CS_0;
 8002564:	2200      	movs	r2, #0
 8002566:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800256a:	4808      	ldr	r0, [pc, #32]	@ (800258c <OLED_2in42_WriteReg+0x3c>)
 800256c:	f001 f8a2 	bl	80036b4 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Reg);
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fac4 	bl	8001b00 <SPI4W_Write_Byte>
    OLED_CS_1;
 8002578:	2201      	movs	r2, #1
 800257a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800257e:	4803      	ldr	r0, [pc, #12]	@ (800258c <OLED_2in42_WriteReg+0x3c>)
 8002580:	f001 f898 	bl	80036b4 <HAL_GPIO_WritePin>
#endif
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40020400 	.word	0x40020400

08002590 <OLED_2in42_WriteData>:

static void OLED_2in42_WriteData(uint8_t Data)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]
    
#if USE_SPI_4W
    OLED_DC_1;
 800259a:	2201      	movs	r2, #1
 800259c:	2102      	movs	r1, #2
 800259e:	480b      	ldr	r0, [pc, #44]	@ (80025cc <OLED_2in42_WriteData+0x3c>)
 80025a0:	f001 f888 	bl	80036b4 <HAL_GPIO_WritePin>
    OLED_CS_0;
 80025a4:	2200      	movs	r2, #0
 80025a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025aa:	4808      	ldr	r0, [pc, #32]	@ (80025cc <OLED_2in42_WriteData+0x3c>)
 80025ac:	f001 f882 	bl	80036b4 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Data);
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff faa4 	bl	8001b00 <SPI4W_Write_Byte>
    OLED_CS_1;
 80025b8:	2201      	movs	r2, #1
 80025ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025be:	4803      	ldr	r0, [pc, #12]	@ (80025cc <OLED_2in42_WriteData+0x3c>)
 80025c0:	f001 f878 	bl	80036b4 <HAL_GPIO_WritePin>
#endif
}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40020400 	.word	0x40020400

080025d0 <OLED_2in42_InitReg>:
/*******************************************************************************
function:
		Common register initialization
*******************************************************************************/
static void OLED_2in42_InitReg(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
    OLED_2in42_WriteReg(0xAE);//--turn off oled panel
 80025d4:	20ae      	movs	r0, #174	@ 0xae
 80025d6:	f7ff ffbb 	bl	8002550 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0x00);//---set low column address
 80025da:	2000      	movs	r0, #0
 80025dc:	f7ff ffb8 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x10);//---set high column address
 80025e0:	2010      	movs	r0, #16
 80025e2:	f7ff ffb5 	bl	8002550 <OLED_2in42_WriteReg>

	  OLED_2in42_WriteReg(0x20);
 80025e6:	2020      	movs	r0, #32
 80025e8:	f7ff ffb2 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 80025ec:	2000      	movs	r0, #0
 80025ee:	f7ff ffaf 	bl	8002550 <OLED_2in42_WriteReg>
        
    OLED_2in42_WriteReg(0xFF);
 80025f2:	20ff      	movs	r0, #255	@ 0xff
 80025f4:	f7ff ffac 	bl	8002550 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA6);
 80025f8:	20a6      	movs	r0, #166	@ 0xa6
 80025fa:	f7ff ffa9 	bl	8002550 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA8); 
 80025fe:	20a8      	movs	r0, #168	@ 0xa8
 8002600:	f7ff ffa6 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x3F);
 8002604:	203f      	movs	r0, #63	@ 0x3f
 8002606:	f7ff ffa3 	bl	8002550 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD3);
 800260a:	20d3      	movs	r0, #211	@ 0xd3
 800260c:	f7ff ffa0 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 8002610:	2000      	movs	r0, #0
 8002612:	f7ff ff9d 	bl	8002550 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD5);
 8002616:	20d5      	movs	r0, #213	@ 0xd5
 8002618:	f7ff ff9a 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x80);
 800261c:	2080      	movs	r0, #128	@ 0x80
 800261e:	f7ff ff97 	bl	8002550 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD9);
 8002622:	20d9      	movs	r0, #217	@ 0xd9
 8002624:	f7ff ff94 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x22);
 8002628:	2022      	movs	r0, #34	@ 0x22
 800262a:	f7ff ff91 	bl	8002550 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0xDA);
 800262e:	20da      	movs	r0, #218	@ 0xda
 8002630:	f7ff ff8e 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x12);
 8002634:	2012      	movs	r0, #18
 8002636:	f7ff ff8b 	bl	8002550 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xDB);
 800263a:	20db      	movs	r0, #219	@ 0xdb
 800263c:	f7ff ff88 	bl	8002550 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x40);
 8002640:	2040      	movs	r0, #64	@ 0x40
 8002642:	f7ff ff85 	bl	8002550 <OLED_2in42_WriteReg>

}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}

0800264a <OLED_2in42_Init>:
/********************************************************************************
function:
            initialization
********************************************************************************/
void OLED_2in42_Init()
{
 800264a:	b580      	push	{r7, lr}
 800264c:	af00      	add	r7, sp, #0
    //Hardware reset
    OLED_2in42_Reset();
 800264e:	f7ff ff61 	bl	8002514 <OLED_2in42_Reset>

    //Set the initialization register
    OLED_2in42_InitReg();
 8002652:	f7ff ffbd 	bl	80025d0 <OLED_2in42_InitReg>
    Driver_Delay_ms(200);
 8002656:	20c8      	movs	r0, #200	@ 0xc8
 8002658:	f7ff fa66 	bl	8001b28 <Driver_Delay_ms>

    //Turn on the OLED display
    OLED_2in42_WriteReg(0xaf);
 800265c:	20af      	movs	r0, #175	@ 0xaf
 800265e:	f7ff ff77 	bl	8002550 <OLED_2in42_WriteReg>
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}

08002666 <OLED_2in42_Display>:

/********************************************************************************
function:	Update memory to OLED
********************************************************************************/
void OLED_2in42_Display(const UBYTE *Image)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
    UWORD page, column, temp;

    for (page=0; page<8; page++) {
 800266e:	2300      	movs	r3, #0
 8002670:	81fb      	strh	r3, [r7, #14]
 8002672:	e028      	b.n	80026c6 <OLED_2in42_Display+0x60>
        /* set page address */
        OLED_2in42_WriteReg(0xB0 + page);
 8002674:	89fb      	ldrh	r3, [r7, #14]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	3b50      	subs	r3, #80	@ 0x50
 800267a:	b2db      	uxtb	r3, r3
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff ff67 	bl	8002550 <OLED_2in42_WriteReg>
        /* set low column address */
        OLED_2in42_WriteReg(0x00);
 8002682:	2000      	movs	r0, #0
 8002684:	f7ff ff64 	bl	8002550 <OLED_2in42_WriteReg>
        /* set high column address */
        OLED_2in42_WriteReg(0x10);
 8002688:	2010      	movs	r0, #16
 800268a:	f7ff ff61 	bl	8002550 <OLED_2in42_WriteReg>

        /* write data */
        for(column=0; column<128; column++) {
 800268e:	2300      	movs	r3, #0
 8002690:	81bb      	strh	r3, [r7, #12]
 8002692:	e012      	b.n	80026ba <OLED_2in42_Display+0x54>
            temp = Image[(7-page) + column*8];
 8002694:	89fb      	ldrh	r3, [r7, #14]
 8002696:	f1c3 0207 	rsb	r2, r3, #7
 800269a:	89bb      	ldrh	r3, [r7, #12]
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	4413      	add	r3, r2
 80026a0:	461a      	mov	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4413      	add	r3, r2
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	817b      	strh	r3, [r7, #10]
            OLED_2in42_WriteData(temp);
 80026aa:	897b      	ldrh	r3, [r7, #10]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff ff6e 	bl	8002590 <OLED_2in42_WriteData>
        for(column=0; column<128; column++) {
 80026b4:	89bb      	ldrh	r3, [r7, #12]
 80026b6:	3301      	adds	r3, #1
 80026b8:	81bb      	strh	r3, [r7, #12]
 80026ba:	89bb      	ldrh	r3, [r7, #12]
 80026bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80026be:	d9e9      	bls.n	8002694 <OLED_2in42_Display+0x2e>
    for (page=0; page<8; page++) {
 80026c0:	89fb      	ldrh	r3, [r7, #14]
 80026c2:	3301      	adds	r3, #1
 80026c4:	81fb      	strh	r3, [r7, #14]
 80026c6:	89fb      	ldrh	r3, [r7, #14]
 80026c8:	2b07      	cmp	r3, #7
 80026ca:	d9d3      	bls.n	8002674 <OLED_2in42_Display+0xe>
        }       
    }
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <HAL_Init+0x40>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002718 <HAL_Init+0x40>)
 80026e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <HAL_Init+0x40>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002718 <HAL_Init+0x40>)
 80026ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026f4:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <HAL_Init+0x40>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a07      	ldr	r2, [pc, #28]	@ (8002718 <HAL_Init+0x40>)
 80026fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002700:	2003      	movs	r0, #3
 8002702:	f000 fcdb 	bl	80030bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002706:	200f      	movs	r0, #15
 8002708:	f7fe fe44 	bl	8001394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800270c:	f7fe fe16 	bl	800133c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40023c00 	.word	0x40023c00

0800271c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002720:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_IncTick+0x20>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	461a      	mov	r2, r3
 8002726:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_IncTick+0x24>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4413      	add	r3, r2
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <HAL_IncTick+0x24>)
 800272e:	6013      	str	r3, [r2, #0]
}
 8002730:	bf00      	nop
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000024 	.word	0x20000024
 8002740:	200003d8 	.word	0x200003d8

08002744 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return uwTick;
 8002748:	4b03      	ldr	r3, [pc, #12]	@ (8002758 <HAL_GetTick+0x14>)
 800274a:	681b      	ldr	r3, [r3, #0]
}
 800274c:	4618      	mov	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	200003d8 	.word	0x200003d8

0800275c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002764:	f7ff ffee 	bl	8002744 <HAL_GetTick>
 8002768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002774:	d005      	beq.n	8002782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002776:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <HAL_Delay+0x44>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4413      	add	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002782:	bf00      	nop
 8002784:	f7ff ffde 	bl	8002744 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	429a      	cmp	r2, r3
 8002792:	d8f7      	bhi.n	8002784 <HAL_Delay+0x28>
  {
  }
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000024 	.word	0x20000024

080027a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ac:	2300      	movs	r3, #0
 80027ae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e14e      	b.n	8002a58 <HAL_ADC_Init+0x2b4>
  }

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a90      	ldr	r2, [pc, #576]	@ (8002a00 <HAL_ADC_Init+0x25c>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d004      	beq.n	80027ce <HAL_ADC_Init+0x2a>
 80027c4:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 80027c8:	488e      	ldr	r0, [pc, #568]	@ (8002a04 <HAL_ADC_Init+0x260>)
 80027ca:	f7fe fcfe 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d013      	beq.n	80027fe <HAL_ADC_Init+0x5a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027de:	d00e      	beq.n	80027fe <HAL_ADC_Init+0x5a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027e8:	d009      	beq.n	80027fe <HAL_ADC_Init+0x5a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027f2:	d004      	beq.n	80027fe <HAL_ADC_Init+0x5a>
 80027f4:	f240 1143 	movw	r1, #323	@ 0x143
 80027f8:	4882      	ldr	r0, [pc, #520]	@ (8002a04 <HAL_ADC_Init+0x260>)
 80027fa:	f7fe fce6 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d013      	beq.n	800282e <HAL_ADC_Init+0x8a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800280e:	d00e      	beq.n	800282e <HAL_ADC_Init+0x8a>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002818:	d009      	beq.n	800282e <HAL_ADC_Init+0x8a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002822:	d004      	beq.n	800282e <HAL_ADC_Init+0x8a>
 8002824:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8002828:	4876      	ldr	r0, [pc, #472]	@ (8002a04 <HAL_ADC_Init+0x260>)
 800282a:	f7fe fcce 	bl	80011ca <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d008      	beq.n	8002848 <HAL_ADC_Init+0xa4>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d004      	beq.n	8002848 <HAL_ADC_Init+0xa4>
 800283e:	f240 1145 	movw	r1, #325	@ 0x145
 8002842:	4870      	ldr	r0, [pc, #448]	@ (8002a04 <HAL_ADC_Init+0x260>)
 8002844:	f7fe fcc1 	bl	80011ca <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7e1b      	ldrb	r3, [r3, #24]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_ADC_Init+0xbe>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	7e1b      	ldrb	r3, [r3, #24]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d004      	beq.n	8002862 <HAL_ADC_Init+0xbe>
 8002858:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 800285c:	4869      	ldr	r0, [pc, #420]	@ (8002a04 <HAL_ADC_Init+0x260>)
 800285e:	f7fe fcb4 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002866:	2b00      	cmp	r3, #0
 8002868:	d054      	beq.n	8002914 <HAL_ADC_Init+0x170>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002872:	d04f      	beq.n	8002914 <HAL_ADC_Init+0x170>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002878:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800287c:	d04a      	beq.n	8002914 <HAL_ADC_Init+0x170>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002882:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002886:	d045      	beq.n	8002914 <HAL_ADC_Init+0x170>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002890:	d040      	beq.n	8002914 <HAL_ADC_Init+0x170>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002896:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800289a:	d03b      	beq.n	8002914 <HAL_ADC_Init+0x170>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a0:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80028a4:	d036      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 80028ae:	d031      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028b8:	d02c      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028be:	f1b3 6f10 	cmp.w	r3, #150994944	@ 0x9000000
 80028c2:	d027      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c8:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 80028cc:	d022      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d2:	f1b3 6f30 	cmp.w	r3, #184549376	@ 0xb000000
 80028d6:	d01d      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028dc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80028e0:	d018      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e6:	f1b3 6f50 	cmp.w	r3, #218103808	@ 0xd000000
 80028ea:	d013      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f0:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 80028f4:	d00e      	beq.n	8002914 <HAL_ADC_Init+0x170>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80028fe:	d009      	beq.n	8002914 <HAL_ADC_Init+0x170>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002904:	4a40      	ldr	r2, [pc, #256]	@ (8002a08 <HAL_ADC_Init+0x264>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d004      	beq.n	8002914 <HAL_ADC_Init+0x170>
 800290a:	f240 1147 	movw	r1, #327	@ 0x147
 800290e:	483d      	ldr	r0, [pc, #244]	@ (8002a04 <HAL_ADC_Init+0x260>)
 8002910:	f7fe fc5b 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d009      	beq.n	8002930 <HAL_ADC_Init+0x18c>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002924:	d004      	beq.n	8002930 <HAL_ADC_Init+0x18c>
 8002926:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800292a:	4836      	ldr	r0, [pc, #216]	@ (8002a04 <HAL_ADC_Init+0x260>)
 800292c:	f7fe fc4d 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <HAL_ADC_Init+0x19c>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	2b10      	cmp	r3, #16
 800293e:	d904      	bls.n	800294a <HAL_ADC_Init+0x1a6>
 8002940:	f240 1149 	movw	r1, #329	@ 0x149
 8002944:	482f      	ldr	r0, [pc, #188]	@ (8002a04 <HAL_ADC_Init+0x260>)
 8002946:	f7fe fc40 	bl	80011ca <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002950:	2b00      	cmp	r3, #0
 8002952:	d009      	beq.n	8002968 <HAL_ADC_Init+0x1c4>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800295a:	2b01      	cmp	r3, #1
 800295c:	d004      	beq.n	8002968 <HAL_ADC_Init+0x1c4>
 800295e:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8002962:	4828      	ldr	r0, [pc, #160]	@ (8002a04 <HAL_ADC_Init+0x260>)
 8002964:	f7fe fc31 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d00c      	beq.n	800298a <HAL_ADC_Init+0x1e6>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d008      	beq.n	800298a <HAL_ADC_Init+0x1e6>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d004      	beq.n	800298a <HAL_ADC_Init+0x1e6>
 8002980:	f240 114b 	movw	r1, #331	@ 0x14b
 8002984:	481f      	ldr	r0, [pc, #124]	@ (8002a04 <HAL_ADC_Init+0x260>)
 8002986:	f7fe fc20 	bl	80011ca <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d009      	beq.n	80029a8 <HAL_ADC_Init+0x204>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d004      	beq.n	80029a8 <HAL_ADC_Init+0x204>
 800299e:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 80029a2:	4818      	ldr	r0, [pc, #96]	@ (8002a04 <HAL_ADC_Init+0x260>)
 80029a4:	f7fe fc11 	bl	80011ca <assert_failed>

  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ac:	4a16      	ldr	r2, [pc, #88]	@ (8002a08 <HAL_ADC_Init+0x264>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d017      	beq.n	80029e2 <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d013      	beq.n	80029e2 <HAL_ADC_Init+0x23e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029c2:	d00e      	beq.n	80029e2 <HAL_ADC_Init+0x23e>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80029cc:	d009      	beq.n	80029e2 <HAL_ADC_Init+0x23e>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80029d6:	d004      	beq.n	80029e2 <HAL_ADC_Init+0x23e>
 80029d8:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 80029dc:	4809      	ldr	r0, [pc, #36]	@ (8002a04 <HAL_ADC_Init+0x260>)
 80029de:	f7fe fbf4 	bl	80011ca <assert_failed>
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d110      	bne.n	8002a0c <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7fe f962 	bl	8000cb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80029fe:	e005      	b.n	8002a0c <HAL_ADC_Init+0x268>
 8002a00:	40012000 	.word	0x40012000
 8002a04:	08010340 	.word	0x08010340
 8002a08:	0f000001 	.word	0x0f000001
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a10:	f003 0310 	and.w	r3, r3, #16
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d118      	bne.n	8002a4a <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a20:	f023 0302 	bic.w	r3, r3, #2
 8002a24:	f043 0202 	orr.w	r2, r3, #2
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 f98d 	bl	8002d4c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	f023 0303 	bic.w	r3, r3, #3
 8002a40:	f043 0201 	orr.w	r2, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a48:	e001      	b.n	8002a4e <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2b12      	cmp	r3, #18
 8002a74:	d909      	bls.n	8002a8a <HAL_ADC_ConfigChannel+0x2a>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a72      	ldr	r2, [pc, #456]	@ (8002c44 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d004      	beq.n	8002a8a <HAL_ADC_ConfigChannel+0x2a>
 8002a80:	f240 618b 	movw	r1, #1675	@ 0x68b
 8002a84:	4870      	ldr	r0, [pc, #448]	@ (8002c48 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a86:	f7fe fba0 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_ADC_ConfigChannel+0x3a>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b10      	cmp	r3, #16
 8002a98:	d904      	bls.n	8002aa4 <HAL_ADC_ConfigChannel+0x44>
 8002a9a:	f240 618c 	movw	r1, #1676	@ 0x68c
 8002a9e:	486a      	ldr	r0, [pc, #424]	@ (8002c48 <HAL_ADC_ConfigChannel+0x1e8>)
 8002aa0:	f7fe fb93 	bl	80011ca <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d020      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d01c      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d018      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d014      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b04      	cmp	r3, #4
 8002aca:	d010      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	d00c      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	2b06      	cmp	r3, #6
 8002ada:	d008      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b07      	cmp	r3, #7
 8002ae2:	d004      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x8e>
 8002ae4:	f240 618d 	movw	r1, #1677	@ 0x68d
 8002ae8:	4857      	ldr	r0, [pc, #348]	@ (8002c48 <HAL_ADC_ConfigChannel+0x1e8>)
 8002aea:	f7fe fb6e 	bl	80011ca <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x9c>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e118      	b.n	8002d2e <HAL_ADC_ConfigChannel+0x2ce>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b09      	cmp	r3, #9
 8002b0a:	d925      	bls.n	8002b58 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68d9      	ldr	r1, [r3, #12]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	4413      	add	r3, r2
 8002b20:	3b1e      	subs	r3, #30
 8002b22:	2207      	movs	r2, #7
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43da      	mvns	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	400a      	ands	r2, r1
 8002b30:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68d9      	ldr	r1, [r3, #12]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	4618      	mov	r0, r3
 8002b44:	4603      	mov	r3, r0
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	4403      	add	r3, r0
 8002b4a:	3b1e      	subs	r3, #30
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	60da      	str	r2, [r3, #12]
 8002b56:	e022      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6919      	ldr	r1, [r3, #16]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	461a      	mov	r2, r3
 8002b66:	4613      	mov	r3, r2
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	4413      	add	r3, r2
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43da      	mvns	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	400a      	ands	r2, r1
 8002b7a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6919      	ldr	r1, [r3, #16]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	4603      	mov	r3, r0
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	4403      	add	r3, r0
 8002b94:	409a      	lsls	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d824      	bhi.n	8002bf0 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3b05      	subs	r3, #5
 8002bb8:	221f      	movs	r2, #31
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4413      	add	r3, r2
 8002be0:	3b05      	subs	r3, #5
 8002be2:	fa00 f203 	lsl.w	r2, r0, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bee:	e051      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d829      	bhi.n	8002c4c <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	3b23      	subs	r3, #35	@ 0x23
 8002c0a:	221f      	movs	r2, #31
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43da      	mvns	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	400a      	ands	r2, r1
 8002c18:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	4618      	mov	r0, r3
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	3b23      	subs	r3, #35	@ 0x23
 8002c34:	fa00 f203 	lsl.w	r2, r0, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c40:	e028      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x234>
 8002c42:	bf00      	nop
 8002c44:	10000012 	.word	0x10000012
 8002c48:	08010340 	.word	0x08010340
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	4613      	mov	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4413      	add	r3, r2
 8002c5c:	3b41      	subs	r3, #65	@ 0x41
 8002c5e:	221f      	movs	r2, #31
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	43da      	mvns	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	400a      	ands	r2, r1
 8002c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	3b41      	subs	r3, #65	@ 0x41
 8002c88:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c94:	4b28      	ldr	r3, [pc, #160]	@ (8002d38 <HAL_ADC_ConfigChannel+0x2d8>)
 8002c96:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a27      	ldr	r2, [pc, #156]	@ (8002d3c <HAL_ADC_ConfigChannel+0x2dc>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d10f      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x262>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2b12      	cmp	r3, #18
 8002ca8:	d10b      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8002d3c <HAL_ADC_ConfigChannel+0x2dc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d12b      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x2c4>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d40 <HAL_ADC_ConfigChannel+0x2e0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d003      	beq.n	8002cde <HAL_ADC_ConfigChannel+0x27e>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b11      	cmp	r3, #17
 8002cdc:	d122      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a11      	ldr	r2, [pc, #68]	@ (8002d40 <HAL_ADC_ConfigChannel+0x2e0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d111      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d00:	4b10      	ldr	r3, [pc, #64]	@ (8002d44 <HAL_ADC_ConfigChannel+0x2e4>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a10      	ldr	r2, [pc, #64]	@ (8002d48 <HAL_ADC_ConfigChannel+0x2e8>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	0c9a      	lsrs	r2, r3, #18
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4413      	add	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d16:	e002      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f9      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40012300 	.word	0x40012300
 8002d3c:	40012000 	.word	0x40012000
 8002d40:	10000012 	.word	0x10000012
 8002d44:	20000004 	.word	0x20000004
 8002d48:	431bde83 	.word	0x431bde83

08002d4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d54:	4b7f      	ldr	r3, [pc, #508]	@ (8002f54 <ADC_Init+0x208>)
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	021a      	lsls	r2, r3, #8
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002da4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6859      	ldr	r1, [r3, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6899      	ldr	r1, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dde:	4a5e      	ldr	r2, [pc, #376]	@ (8002f58 <ADC_Init+0x20c>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d022      	beq.n	8002e2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002df2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6899      	ldr	r1, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6899      	ldr	r1, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	e00f      	b.n	8002e4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e48:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0202 	bic.w	r2, r2, #2
 8002e58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6899      	ldr	r1, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	7e1b      	ldrb	r3, [r3, #24]
 8002e64:	005a      	lsls	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d028      	beq.n	8002eca <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d003      	beq.n	8002e88 <ADC_Init+0x13c>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d904      	bls.n	8002e92 <ADC_Init+0x146>
 8002e88:	f44f 61f5 	mov.w	r1, #1960	@ 0x7a8
 8002e8c:	4833      	ldr	r0, [pc, #204]	@ (8002f5c <ADC_Init+0x210>)
 8002e8e:	f7fe f99c 	bl	80011ca <assert_failed>

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ea0:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002eb0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	035a      	lsls	r2, r3, #13
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	605a      	str	r2, [r3, #4]
 8002ec8:	e007      	b.n	8002eda <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ed8:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002ee8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	051a      	lsls	r2, r3, #20
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689a      	ldr	r2, [r3, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002f0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6899      	ldr	r1, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f1c:	025a      	lsls	r2, r3, #9
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6899      	ldr	r1, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	029a      	lsls	r2, r3, #10
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	609a      	str	r2, [r3, #8]
}
 8002f4a:	bf00      	nop
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40012300 	.word	0x40012300
 8002f58:	0f000001 	.word	0x0f000001
 8002f5c:	08010340 	.word	0x08010340

08002f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f70:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f92:	4a04      	ldr	r2, [pc, #16]	@ (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	60d3      	str	r3, [r2, #12]
}
 8002f98:	bf00      	nop
 8002f9a:	3714      	adds	r7, #20
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fac:	4b04      	ldr	r3, [pc, #16]	@ (8002fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	f003 0307 	and.w	r3, r3, #7
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	db0b      	blt.n	8002fee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	4907      	ldr	r1, [pc, #28]	@ (8002ffc <__NVIC_EnableIRQ+0x38>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	e000e100 	.word	0xe000e100

08003000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	6039      	str	r1, [r7, #0]
 800300a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	2b00      	cmp	r3, #0
 8003012:	db0a      	blt.n	800302a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	490c      	ldr	r1, [pc, #48]	@ (800304c <__NVIC_SetPriority+0x4c>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	440b      	add	r3, r1
 8003024:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003028:	e00a      	b.n	8003040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	4908      	ldr	r1, [pc, #32]	@ (8003050 <__NVIC_SetPriority+0x50>)
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	3b04      	subs	r3, #4
 8003038:	0112      	lsls	r2, r2, #4
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	440b      	add	r3, r1
 800303e:	761a      	strb	r2, [r3, #24]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	@ 0x24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f1c3 0307 	rsb	r3, r3, #7
 800306e:	2b04      	cmp	r3, #4
 8003070:	bf28      	it	cs
 8003072:	2304      	movcs	r3, #4
 8003074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3304      	adds	r3, #4
 800307a:	2b06      	cmp	r3, #6
 800307c:	d902      	bls.n	8003084 <NVIC_EncodePriority+0x30>
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3b03      	subs	r3, #3
 8003082:	e000      	b.n	8003086 <NVIC_EncodePriority+0x32>
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	f04f 32ff 	mov.w	r2, #4294967295
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43da      	mvns	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	401a      	ands	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800309c:	f04f 31ff 	mov.w	r1, #4294967295
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	fa01 f303 	lsl.w	r3, r1, r3
 80030a6:	43d9      	mvns	r1, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ac:	4313      	orrs	r3, r2
         );
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3724      	adds	r7, #36	@ 0x24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
	...

080030bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b07      	cmp	r3, #7
 80030c8:	d00f      	beq.n	80030ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b06      	cmp	r3, #6
 80030ce:	d00c      	beq.n	80030ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b05      	cmp	r3, #5
 80030d4:	d009      	beq.n	80030ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b04      	cmp	r3, #4
 80030da:	d006      	beq.n	80030ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d003      	beq.n	80030ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80030e2:	2190      	movs	r1, #144	@ 0x90
 80030e4:	4804      	ldr	r0, [pc, #16]	@ (80030f8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80030e6:	f7fe f870 	bl	80011ca <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7ff ff38 	bl	8002f60 <__NVIC_SetPriorityGrouping>
}
 80030f0:	bf00      	nop
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	08010378 	.word	0x08010378

080030fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b0f      	cmp	r3, #15
 8003112:	d903      	bls.n	800311c <HAL_NVIC_SetPriority+0x20>
 8003114:	21a8      	movs	r1, #168	@ 0xa8
 8003116:	480e      	ldr	r0, [pc, #56]	@ (8003150 <HAL_NVIC_SetPriority+0x54>)
 8003118:	f7fe f857 	bl	80011ca <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	2b0f      	cmp	r3, #15
 8003120:	d903      	bls.n	800312a <HAL_NVIC_SetPriority+0x2e>
 8003122:	21a9      	movs	r1, #169	@ 0xa9
 8003124:	480a      	ldr	r0, [pc, #40]	@ (8003150 <HAL_NVIC_SetPriority+0x54>)
 8003126:	f7fe f850 	bl	80011ca <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800312a:	f7ff ff3d 	bl	8002fa8 <__NVIC_GetPriorityGrouping>
 800312e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	68b9      	ldr	r1, [r7, #8]
 8003134:	6978      	ldr	r0, [r7, #20]
 8003136:	f7ff ff8d 	bl	8003054 <NVIC_EncodePriority>
 800313a:	4602      	mov	r2, r0
 800313c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff ff5c 	bl	8003000 <__NVIC_SetPriority>
}
 8003148:	bf00      	nop
 800314a:	3718      	adds	r7, #24
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	08010378 	.word	0x08010378

08003154 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	4603      	mov	r3, r0
 800315c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800315e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003162:	2b00      	cmp	r3, #0
 8003164:	da03      	bge.n	800316e <HAL_NVIC_EnableIRQ+0x1a>
 8003166:	21bc      	movs	r1, #188	@ 0xbc
 8003168:	4805      	ldr	r0, [pc, #20]	@ (8003180 <HAL_NVIC_EnableIRQ+0x2c>)
 800316a:	f7fe f82e 	bl	80011ca <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff ff26 	bl	8002fc4 <__NVIC_EnableIRQ>
}
 8003178:	bf00      	nop
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	08010378 	.word	0x08010378

08003184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003192:	2300      	movs	r3, #0
 8003194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a32      	ldr	r2, [pc, #200]	@ (8003268 <HAL_GPIO_Init+0xe4>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d017      	beq.n	80031d2 <HAL_GPIO_Init+0x4e>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a31      	ldr	r2, [pc, #196]	@ (800326c <HAL_GPIO_Init+0xe8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d013      	beq.n	80031d2 <HAL_GPIO_Init+0x4e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a30      	ldr	r2, [pc, #192]	@ (8003270 <HAL_GPIO_Init+0xec>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00f      	beq.n	80031d2 <HAL_GPIO_Init+0x4e>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003274 <HAL_GPIO_Init+0xf0>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00b      	beq.n	80031d2 <HAL_GPIO_Init+0x4e>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003278 <HAL_GPIO_Init+0xf4>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d007      	beq.n	80031d2 <HAL_GPIO_Init+0x4e>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a2d      	ldr	r2, [pc, #180]	@ (800327c <HAL_GPIO_Init+0xf8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d003      	beq.n	80031d2 <HAL_GPIO_Init+0x4e>
 80031ca:	21ac      	movs	r1, #172	@ 0xac
 80031cc:	482c      	ldr	r0, [pc, #176]	@ (8003280 <HAL_GPIO_Init+0xfc>)
 80031ce:	f7fd fffc 	bl	80011ca <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d004      	beq.n	80031e6 <HAL_GPIO_Init+0x62>
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e4:	d303      	bcc.n	80031ee <HAL_GPIO_Init+0x6a>
 80031e6:	21ad      	movs	r1, #173	@ 0xad
 80031e8:	4825      	ldr	r0, [pc, #148]	@ (8003280 <HAL_GPIO_Init+0xfc>)
 80031ea:	f7fd ffee 	bl	80011ca <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d035      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d031      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b11      	cmp	r3, #17
 8003204:	d02d      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b02      	cmp	r3, #2
 800320c:	d029      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b12      	cmp	r3, #18
 8003214:	d025      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800321e:	d020      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003228:	d01b      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8003232:	d016      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800323c:	d011      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003246:	d00c      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003250:	d007      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b03      	cmp	r3, #3
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0xde>
 800325a:	21ae      	movs	r1, #174	@ 0xae
 800325c:	4808      	ldr	r0, [pc, #32]	@ (8003280 <HAL_GPIO_Init+0xfc>)
 800325e:	f7fd ffb4 	bl	80011ca <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003262:	2300      	movs	r3, #0
 8003264:	61fb      	str	r3, [r7, #28]
 8003266:	e20b      	b.n	8003680 <HAL_GPIO_Init+0x4fc>
 8003268:	40020000 	.word	0x40020000
 800326c:	40020400 	.word	0x40020400
 8003270:	40020800 	.word	0x40020800
 8003274:	40020c00 	.word	0x40020c00
 8003278:	40021000 	.word	0x40021000
 800327c:	40021c00 	.word	0x40021c00
 8003280:	080103b4 	.word	0x080103b4
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003284:	2201      	movs	r2, #1
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	4013      	ands	r3, r2
 8003296:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	429a      	cmp	r2, r3
 800329e:	f040 81ec 	bne.w	800367a <HAL_GPIO_Init+0x4f6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d005      	beq.n	80032ba <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d144      	bne.n	8003344 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00f      	beq.n	80032e2 <HAL_GPIO_Init+0x15e>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d00b      	beq.n	80032e2 <HAL_GPIO_Init+0x15e>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d007      	beq.n	80032e2 <HAL_GPIO_Init+0x15e>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	d003      	beq.n	80032e2 <HAL_GPIO_Init+0x15e>
 80032da:	21c0      	movs	r1, #192	@ 0xc0
 80032dc:	4884      	ldr	r0, [pc, #528]	@ (80034f0 <HAL_GPIO_Init+0x36c>)
 80032de:	f7fd ff74 	bl	80011ca <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	2203      	movs	r2, #3
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4313      	orrs	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003318:	2201      	movs	r2, #1
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	091b      	lsrs	r3, r3, #4
 800332e:	f003 0201 	and.w	r2, r3, #1
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	2b03      	cmp	r3, #3
 800334e:	d027      	beq.n	80033a0 <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00b      	beq.n	8003370 <HAL_GPIO_Init+0x1ec>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d007      	beq.n	8003370 <HAL_GPIO_Init+0x1ec>
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2b02      	cmp	r3, #2
 8003366:	d003      	beq.n	8003370 <HAL_GPIO_Init+0x1ec>
 8003368:	21d1      	movs	r1, #209	@ 0xd1
 800336a:	4861      	ldr	r0, [pc, #388]	@ (80034f0 <HAL_GPIO_Init+0x36c>)
 800336c:	f7fd ff2d 	bl	80011ca <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2203      	movs	r2, #3
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	4313      	orrs	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	f040 80a3 	bne.w	80034f4 <HAL_GPIO_Init+0x370>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d077      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	2b09      	cmp	r3, #9
 80033bc:	d073      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d06f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d06b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d067      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d063      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d05f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d05b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d057      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d053      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d04f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	2b04      	cmp	r3, #4
 800340c:	d04b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b04      	cmp	r3, #4
 8003414:	d047      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	2b04      	cmp	r3, #4
 800341c:	d043      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	2b05      	cmp	r3, #5
 8003424:	d03f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	2b05      	cmp	r3, #5
 800342c:	d03b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b05      	cmp	r3, #5
 8003434:	d037      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	2b06      	cmp	r3, #6
 800343c:	d033      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	2b06      	cmp	r3, #6
 8003444:	d02f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	2b05      	cmp	r3, #5
 800344c:	d02b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	2b06      	cmp	r3, #6
 8003454:	d027      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	2b07      	cmp	r3, #7
 800345c:	d023      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	2b07      	cmp	r3, #7
 8003464:	d01f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	2b07      	cmp	r3, #7
 800346c:	d01b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	2b08      	cmp	r3, #8
 8003474:	d017      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	2b0a      	cmp	r3, #10
 800347c:	d013      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	2b09      	cmp	r3, #9
 8003484:	d00f      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2b09      	cmp	r3, #9
 800348c:	d00b      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	2b0c      	cmp	r3, #12
 8003494:	d007      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	2b0f      	cmp	r3, #15
 800349c:	d003      	beq.n	80034a6 <HAL_GPIO_Init+0x322>
 800349e:	21de      	movs	r1, #222	@ 0xde
 80034a0:	4813      	ldr	r0, [pc, #76]	@ (80034f0 <HAL_GPIO_Init+0x36c>)
 80034a2:	f7fd fe92 	bl	80011ca <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	08da      	lsrs	r2, r3, #3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	3208      	adds	r2, #8
 80034ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	220f      	movs	r2, #15
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	691a      	ldr	r2, [r3, #16]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	08da      	lsrs	r2, r3, #3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3208      	adds	r2, #8
 80034e8:	69b9      	ldr	r1, [r7, #24]
 80034ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80034ee:	e001      	b.n	80034f4 <HAL_GPIO_Init+0x370>
 80034f0:	080103b4 	.word	0x080103b4
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	2203      	movs	r2, #3
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 0203 	and.w	r2, r3, #3
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 80a2 	beq.w	800367a <HAL_GPIO_Init+0x4f6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	4b56      	ldr	r3, [pc, #344]	@ (8003694 <HAL_GPIO_Init+0x510>)
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	4a55      	ldr	r2, [pc, #340]	@ (8003694 <HAL_GPIO_Init+0x510>)
 8003540:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003544:	6453      	str	r3, [r2, #68]	@ 0x44
 8003546:	4b53      	ldr	r3, [pc, #332]	@ (8003694 <HAL_GPIO_Init+0x510>)
 8003548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003552:	4a51      	ldr	r2, [pc, #324]	@ (8003698 <HAL_GPIO_Init+0x514>)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	089b      	lsrs	r3, r3, #2
 8003558:	3302      	adds	r3, #2
 800355a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	220f      	movs	r2, #15
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43db      	mvns	r3, r3
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4013      	ands	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a48      	ldr	r2, [pc, #288]	@ (800369c <HAL_GPIO_Init+0x518>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d019      	beq.n	80035b2 <HAL_GPIO_Init+0x42e>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a47      	ldr	r2, [pc, #284]	@ (80036a0 <HAL_GPIO_Init+0x51c>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d013      	beq.n	80035ae <HAL_GPIO_Init+0x42a>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a46      	ldr	r2, [pc, #280]	@ (80036a4 <HAL_GPIO_Init+0x520>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d00d      	beq.n	80035aa <HAL_GPIO_Init+0x426>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a45      	ldr	r2, [pc, #276]	@ (80036a8 <HAL_GPIO_Init+0x524>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d007      	beq.n	80035a6 <HAL_GPIO_Init+0x422>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a44      	ldr	r2, [pc, #272]	@ (80036ac <HAL_GPIO_Init+0x528>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d101      	bne.n	80035a2 <HAL_GPIO_Init+0x41e>
 800359e:	2304      	movs	r3, #4
 80035a0:	e008      	b.n	80035b4 <HAL_GPIO_Init+0x430>
 80035a2:	2307      	movs	r3, #7
 80035a4:	e006      	b.n	80035b4 <HAL_GPIO_Init+0x430>
 80035a6:	2303      	movs	r3, #3
 80035a8:	e004      	b.n	80035b4 <HAL_GPIO_Init+0x430>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e002      	b.n	80035b4 <HAL_GPIO_Init+0x430>
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_GPIO_Init+0x430>
 80035b2:	2300      	movs	r3, #0
 80035b4:	69fa      	ldr	r2, [r7, #28]
 80035b6:	f002 0203 	and.w	r2, r2, #3
 80035ba:	0092      	lsls	r2, r2, #2
 80035bc:	4093      	lsls	r3, r2
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035c4:	4934      	ldr	r1, [pc, #208]	@ (8003698 <HAL_GPIO_Init+0x514>)
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	089b      	lsrs	r3, r3, #2
 80035ca:	3302      	adds	r3, #2
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035d2:	4b37      	ldr	r3, [pc, #220]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	43db      	mvns	r3, r3
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	4013      	ands	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_GPIO_Init+0x472>
        {
          temp |= iocurrent;
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035f6:	4a2e      	ldr	r2, [pc, #184]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035fc:	4b2c      	ldr	r3, [pc, #176]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_GPIO_Init+0x49c>
        {
          temp |= iocurrent;
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	4313      	orrs	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003620:	4a23      	ldr	r2, [pc, #140]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003626:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	43db      	mvns	r3, r3
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4013      	ands	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_GPIO_Init+0x4c6>
        {
          temp |= iocurrent;
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	4313      	orrs	r3, r2
 8003648:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800364a:	4a19      	ldr	r2, [pc, #100]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003650:	4b17      	ldr	r3, [pc, #92]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	43db      	mvns	r3, r3
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	4013      	ands	r3, r2
 800365e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <HAL_GPIO_Init+0x4f0>
        {
          temp |= iocurrent;
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	4313      	orrs	r3, r2
 8003672:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003674:	4a0e      	ldr	r2, [pc, #56]	@ (80036b0 <HAL_GPIO_Init+0x52c>)
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	3301      	adds	r3, #1
 800367e:	61fb      	str	r3, [r7, #28]
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	2b0f      	cmp	r3, #15
 8003684:	f67f adfe 	bls.w	8003284 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 8003688:	bf00      	nop
 800368a:	bf00      	nop
 800368c:	3720      	adds	r7, #32
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40023800 	.word	0x40023800
 8003698:	40013800 	.word	0x40013800
 800369c:	40020000 	.word	0x40020000
 80036a0:	40020400 	.word	0x40020400
 80036a4:	40020800 	.word	0x40020800
 80036a8:	40020c00 	.word	0x40020c00
 80036ac:	40021000 	.word	0x40021000
 80036b0:	40013c00 	.word	0x40013c00

080036b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	807b      	strh	r3, [r7, #2]
 80036c0:	4613      	mov	r3, r2
 80036c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80036c4:	887b      	ldrh	r3, [r7, #2]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d104      	bne.n	80036d4 <HAL_GPIO_WritePin+0x20>
 80036ca:	f240 119d 	movw	r1, #413	@ 0x19d
 80036ce:	480e      	ldr	r0, [pc, #56]	@ (8003708 <HAL_GPIO_WritePin+0x54>)
 80036d0:	f7fd fd7b 	bl	80011ca <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80036d4:	787b      	ldrb	r3, [r7, #1]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d007      	beq.n	80036ea <HAL_GPIO_WritePin+0x36>
 80036da:	787b      	ldrb	r3, [r7, #1]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d004      	beq.n	80036ea <HAL_GPIO_WritePin+0x36>
 80036e0:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 80036e4:	4808      	ldr	r0, [pc, #32]	@ (8003708 <HAL_GPIO_WritePin+0x54>)
 80036e6:	f7fd fd70 	bl	80011ca <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80036ea:	787b      	ldrb	r3, [r7, #1]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036f0:	887a      	ldrh	r2, [r7, #2]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036f6:	e003      	b.n	8003700 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036f8:	887b      	ldrh	r3, [r7, #2]
 80036fa:	041a      	lsls	r2, r3, #16
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	619a      	str	r2, [r3, #24]
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	080103b4 	.word	0x080103b4

0800370c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e1ba      	b.n	8003a94 <HAL_I2C_Init+0x388>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a9d      	ldr	r2, [pc, #628]	@ (8003998 <HAL_I2C_Init+0x28c>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d00e      	beq.n	8003746 <HAL_I2C_Init+0x3a>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a9b      	ldr	r2, [pc, #620]	@ (800399c <HAL_I2C_Init+0x290>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d009      	beq.n	8003746 <HAL_I2C_Init+0x3a>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a9a      	ldr	r2, [pc, #616]	@ (80039a0 <HAL_I2C_Init+0x294>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d004      	beq.n	8003746 <HAL_I2C_Init+0x3a>
 800373c:	f240 11c9 	movw	r1, #457	@ 0x1c9
 8003740:	4898      	ldr	r0, [pc, #608]	@ (80039a4 <HAL_I2C_Init+0x298>)
 8003742:	f7fd fd42 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d004      	beq.n	8003758 <HAL_I2C_Init+0x4c>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	4a95      	ldr	r2, [pc, #596]	@ (80039a8 <HAL_I2C_Init+0x29c>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d904      	bls.n	8003762 <HAL_I2C_Init+0x56>
 8003758:	f44f 71e5 	mov.w	r1, #458	@ 0x1ca
 800375c:	4891      	ldr	r0, [pc, #580]	@ (80039a4 <HAL_I2C_Init+0x298>)
 800375e:	f7fd fd34 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d009      	beq.n	800377e <HAL_I2C_Init+0x72>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003772:	d004      	beq.n	800377e <HAL_I2C_Init+0x72>
 8003774:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8003778:	488a      	ldr	r0, [pc, #552]	@ (80039a4 <HAL_I2C_Init+0x298>)
 800377a:	f7fd fd26 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003786:	d304      	bcc.n	8003792 <HAL_I2C_Init+0x86>
 8003788:	f44f 71e6 	mov.w	r1, #460	@ 0x1cc
 800378c:	4885      	ldr	r0, [pc, #532]	@ (80039a4 <HAL_I2C_Init+0x298>)
 800378e:	f7fd fd1c 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800379a:	d009      	beq.n	80037b0 <HAL_I2C_Init+0xa4>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80037a4:	d004      	beq.n	80037b0 <HAL_I2C_Init+0xa4>
 80037a6:	f240 11cd 	movw	r1, #461	@ 0x1cd
 80037aa:	487e      	ldr	r0, [pc, #504]	@ (80039a4 <HAL_I2C_Init+0x298>)
 80037ac:	f7fd fd0d 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d008      	beq.n	80037ca <HAL_I2C_Init+0xbe>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d004      	beq.n	80037ca <HAL_I2C_Init+0xbe>
 80037c0:	f44f 71e7 	mov.w	r1, #462	@ 0x1ce
 80037c4:	4877      	ldr	r0, [pc, #476]	@ (80039a4 <HAL_I2C_Init+0x298>)
 80037c6:	f7fd fd00 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d004      	beq.n	80037e0 <HAL_I2C_Init+0xd4>
 80037d6:	f240 11cf 	movw	r1, #463	@ 0x1cf
 80037da:	4872      	ldr	r0, [pc, #456]	@ (80039a4 <HAL_I2C_Init+0x298>)
 80037dc:	f7fd fcf5 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <HAL_I2C_Init+0xee>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	2b40      	cmp	r3, #64	@ 0x40
 80037ee:	d004      	beq.n	80037fa <HAL_I2C_Init+0xee>
 80037f0:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 80037f4:	486b      	ldr	r0, [pc, #428]	@ (80039a4 <HAL_I2C_Init+0x298>)
 80037f6:	f7fd fce8 	bl	80011ca <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d008      	beq.n	8003814 <HAL_I2C_Init+0x108>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	2b80      	cmp	r3, #128	@ 0x80
 8003808:	d004      	beq.n	8003814 <HAL_I2C_Init+0x108>
 800380a:	f240 11d1 	movw	r1, #465	@ 0x1d1
 800380e:	4865      	ldr	r0, [pc, #404]	@ (80039a4 <HAL_I2C_Init+0x298>)
 8003810:	f7fd fcdb 	bl	80011ca <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d106      	bne.n	800382e <HAL_I2C_Init+0x122>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7fd fbc7 	bl	8000fbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2224      	movs	r2, #36	@ 0x24
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0201 	bic.w	r2, r2, #1
 8003844:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003854:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003864:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003866:	f002 f943 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 800386a:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	4a4e      	ldr	r2, [pc, #312]	@ (80039ac <HAL_I2C_Init+0x2a0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d807      	bhi.n	8003886 <HAL_I2C_Init+0x17a>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a4d      	ldr	r2, [pc, #308]	@ (80039b0 <HAL_I2C_Init+0x2a4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	bf94      	ite	ls
 800387e:	2301      	movls	r3, #1
 8003880:	2300      	movhi	r3, #0
 8003882:	b2db      	uxtb	r3, r3
 8003884:	e006      	b.n	8003894 <HAL_I2C_Init+0x188>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4a4a      	ldr	r2, [pc, #296]	@ (80039b4 <HAL_I2C_Init+0x2a8>)
 800388a:	4293      	cmp	r3, r2
 800388c:	bf94      	ite	ls
 800388e:	2301      	movls	r3, #1
 8003890:	2300      	movhi	r3, #0
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <HAL_I2C_Init+0x190>
  {
    return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e0fb      	b.n	8003a94 <HAL_I2C_Init+0x388>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4a46      	ldr	r2, [pc, #280]	@ (80039b8 <HAL_I2C_Init+0x2ac>)
 80038a0:	fba2 2303 	umull	r2, r3, r2, r3
 80038a4:	0c9b      	lsrs	r3, r3, #18
 80038a6:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	4a38      	ldr	r2, [pc, #224]	@ (80039ac <HAL_I2C_Init+0x2a0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d802      	bhi.n	80038d6 <HAL_I2C_Init+0x1ca>
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	3301      	adds	r3, #1
 80038d4:	e009      	b.n	80038ea <HAL_I2C_Init+0x1de>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038dc:	fb02 f303 	mul.w	r3, r2, r3
 80038e0:	4a36      	ldr	r2, [pc, #216]	@ (80039bc <HAL_I2C_Init+0x2b0>)
 80038e2:	fba2 2303 	umull	r2, r3, r2, r3
 80038e6:	099b      	lsrs	r3, r3, #6
 80038e8:	3301      	adds	r3, #1
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	430b      	orrs	r3, r1
 80038f0:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	69db      	ldr	r3, [r3, #28]
 80038f8:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038fc:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	4929      	ldr	r1, [pc, #164]	@ (80039ac <HAL_I2C_Init+0x2a0>)
 8003906:	428b      	cmp	r3, r1
 8003908:	d819      	bhi.n	800393e <HAL_I2C_Init+0x232>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	1e59      	subs	r1, r3, #1
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	fbb1 f3f3 	udiv	r3, r1, r3
 8003918:	1c59      	adds	r1, r3, #1
 800391a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800391e:	400b      	ands	r3, r1
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00a      	beq.n	800393a <HAL_I2C_Init+0x22e>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	1e59      	subs	r1, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003932:	3301      	adds	r3, #1
 8003934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003938:	e065      	b.n	8003a06 <HAL_I2C_Init+0x2fa>
 800393a:	2304      	movs	r3, #4
 800393c:	e063      	b.n	8003a06 <HAL_I2C_Init+0x2fa>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d111      	bne.n	800396a <HAL_I2C_Init+0x25e>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1e58      	subs	r0, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6859      	ldr	r1, [r3, #4]
 800394e:	460b      	mov	r3, r1
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	440b      	add	r3, r1
 8003954:	fbb0 f3f3 	udiv	r3, r0, r3
 8003958:	3301      	adds	r3, #1
 800395a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800395e:	2b00      	cmp	r3, #0
 8003960:	bf0c      	ite	eq
 8003962:	2301      	moveq	r3, #1
 8003964:	2300      	movne	r3, #0
 8003966:	b2db      	uxtb	r3, r3
 8003968:	e012      	b.n	8003990 <HAL_I2C_Init+0x284>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	1e58      	subs	r0, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6859      	ldr	r1, [r3, #4]
 8003972:	460b      	mov	r3, r1
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	0099      	lsls	r1, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003980:	3301      	adds	r3, #1
 8003982:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf0c      	ite	eq
 800398a:	2301      	moveq	r3, #1
 800398c:	2300      	movne	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b00      	cmp	r3, #0
 8003992:	d015      	beq.n	80039c0 <HAL_I2C_Init+0x2b4>
 8003994:	2301      	movs	r3, #1
 8003996:	e036      	b.n	8003a06 <HAL_I2C_Init+0x2fa>
 8003998:	40005400 	.word	0x40005400
 800399c:	40005800 	.word	0x40005800
 80039a0:	40005c00 	.word	0x40005c00
 80039a4:	080103f0 	.word	0x080103f0
 80039a8:	00061a80 	.word	0x00061a80
 80039ac:	000186a0 	.word	0x000186a0
 80039b0:	001e847f 	.word	0x001e847f
 80039b4:	003d08ff 	.word	0x003d08ff
 80039b8:	431bde83 	.word	0x431bde83
 80039bc:	10624dd3 	.word	0x10624dd3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10e      	bne.n	80039e6 <HAL_I2C_Init+0x2da>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	1e58      	subs	r0, r3, #1
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6859      	ldr	r1, [r3, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	440b      	add	r3, r1
 80039d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039da:	3301      	adds	r3, #1
 80039dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039e4:	e00f      	b.n	8003a06 <HAL_I2C_Init+0x2fa>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	1e58      	subs	r0, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6859      	ldr	r1, [r3, #4]
 80039ee:	460b      	mov	r3, r1
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	0099      	lsls	r1, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fc:	3301      	adds	r3, #1
 80039fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	6809      	ldr	r1, [r1, #0]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	69da      	ldr	r2, [r3, #28]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	431a      	orrs	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	430a      	orrs	r2, r1
 8003a28:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a34:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6911      	ldr	r1, [r2, #16]
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	68d2      	ldr	r2, [r2, #12]
 8003a40:	4311      	orrs	r1, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6812      	ldr	r2, [r2, #0]
 8003a46:	430b      	orrs	r3, r1
 8003a48:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	695a      	ldr	r2, [r3, #20]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	431a      	orrs	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f042 0201 	orr.w	r2, r2, #1
 8003a74:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e10a      	b.n	8003cc4 <HAL_PCD_Init+0x228>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ab6:	d003      	beq.n	8003ac0 <HAL_PCD_Init+0x24>
 8003ab8:	2189      	movs	r1, #137	@ 0x89
 8003aba:	4884      	ldr	r0, [pc, #528]	@ (8003ccc <HAL_PCD_Init+0x230>)
 8003abc:	f7fd fb85 	bl	80011ca <assert_failed>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d106      	bne.n	8003ae0 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f00a feaa 	bl	800e834 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003aee:	d102      	bne.n	8003af6 <HAL_PCD_Init+0x5a>
  {
    hpcd->Init.dma_enable = 0U;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f004 fbf7 	bl	80082ee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6818      	ldr	r0, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	7c1a      	ldrb	r2, [r3, #16]
 8003b08:	f88d 2000 	strb.w	r2, [sp]
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b10:	f004 fad6 	bl	80080c0 <USB_CoreInit>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d005      	beq.n	8003b26 <HAL_PCD_Init+0x8a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e0ce      	b.n	8003cc4 <HAL_PCD_Init+0x228>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f004 fbef 	bl	8008310 <USB_SetCurrentMode>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d005      	beq.n	8003b44 <HAL_PCD_Init+0xa8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0bf      	b.n	8003cc4 <HAL_PCD_Init+0x228>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b44:	2300      	movs	r3, #0
 8003b46:	73fb      	strb	r3, [r7, #15]
 8003b48:	e04a      	b.n	8003be0 <HAL_PCD_Init+0x144>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b4a:	7bfa      	ldrb	r2, [r7, #15]
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	3315      	adds	r3, #21
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b5e:	7bfa      	ldrb	r2, [r7, #15]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	4413      	add	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	3314      	adds	r3, #20
 8003b6e:	7bfa      	ldrb	r2, [r7, #15]
 8003b70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b72:	7bfa      	ldrb	r2, [r7, #15]
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
 8003b76:	b298      	uxth	r0, r3
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	4413      	add	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	332e      	adds	r3, #46	@ 0x2e
 8003b86:	4602      	mov	r2, r0
 8003b88:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b8a:	7bfa      	ldrb	r2, [r7, #15]
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	4413      	add	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	440b      	add	r3, r1
 8003b98:	3318      	adds	r3, #24
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ba0:	6879      	ldr	r1, [r7, #4]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	4413      	add	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	440b      	add	r3, r1
 8003bac:	331c      	adds	r3, #28
 8003bae:	2200      	movs	r2, #0
 8003bb0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003bb2:	7bfa      	ldrb	r2, [r7, #15]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	4413      	add	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3320      	adds	r3, #32
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003bc6:	7bfa      	ldrb	r2, [r7, #15]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4413      	add	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	3324      	adds	r3, #36	@ 0x24
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bda:	7bfb      	ldrb	r3, [r7, #15]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	791b      	ldrb	r3, [r3, #4]
 8003be4:	7bfa      	ldrb	r2, [r7, #15]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d3af      	bcc.n	8003b4a <HAL_PCD_Init+0xae>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bea:	2300      	movs	r3, #0
 8003bec:	73fb      	strb	r3, [r7, #15]
 8003bee:	e044      	b.n	8003c7a <HAL_PCD_Init+0x1de>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003bf0:	7bfa      	ldrb	r2, [r7, #15]
 8003bf2:	6879      	ldr	r1, [r7, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003c02:	2200      	movs	r2, #0
 8003c04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c06:	7bfa      	ldrb	r2, [r7, #15]
 8003c08:	6879      	ldr	r1, [r7, #4]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	4413      	add	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003c18:	7bfa      	ldrb	r2, [r7, #15]
 8003c1a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c1c:	7bfa      	ldrb	r2, [r7, #15]
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	4613      	mov	r3, r2
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	440b      	add	r3, r1
 8003c2a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c2e:	2200      	movs	r2, #0
 8003c30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c32:	7bfa      	ldrb	r2, [r7, #15]
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	4413      	add	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c48:	7bfa      	ldrb	r2, [r7, #15]
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	4413      	add	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	440b      	add	r3, r1
 8003c56:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c5e:	7bfa      	ldrb	r2, [r7, #15]
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	4613      	mov	r3, r2
 8003c64:	00db      	lsls	r3, r3, #3
 8003c66:	4413      	add	r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	440b      	add	r3, r1
 8003c6c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
 8003c76:	3301      	adds	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	791b      	ldrb	r3, [r3, #4]
 8003c7e:	7bfa      	ldrb	r2, [r7, #15]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d3b5      	bcc.n	8003bf0 <HAL_PCD_Init+0x154>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	7c1a      	ldrb	r2, [r3, #16]
 8003c8c:	f88d 2000 	strb.w	r2, [sp]
 8003c90:	3304      	adds	r3, #4
 8003c92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c94:	f004 fb88 	bl	80083a8 <USB_DevInit>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_PCD_Init+0x20e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e00c      	b.n	8003cc4 <HAL_PCD_Init+0x228>
  }

  hpcd->USB_Address = 0U;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f005 fbd2 	bl	8009466 <USB_DevDisconnect>

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	08010428 	.word	0x08010428

08003cd0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d101      	bne.n	8003cec <HAL_PCD_Start+0x1c>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e022      	b.n	8003d32 <HAL_PCD_Start+0x62>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d009      	beq.n	8003d14 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d105      	bne.n	8003d14 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f004 fad7 	bl	80082cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f005 fb7e 	bl	8009424 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003d3a:	b590      	push	{r4, r7, lr}
 8003d3c:	b08d      	sub	sp, #52	@ 0x34
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d48:	6a3b      	ldr	r3, [r7, #32]
 8003d4a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f005 fc3c 	bl	80095ce <USB_GetMode>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f040 848c 	bne.w	8004676 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f005 fba0 	bl	80094a8 <USB_ReadInterrupts>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 8482 	beq.w	8004674 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	0a1b      	lsrs	r3, r3, #8
 8003d7a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f005 fb8d 	bl	80094a8 <USB_ReadInterrupts>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d107      	bne.n	8003da8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695a      	ldr	r2, [r3, #20]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f002 0202 	and.w	r2, r2, #2
 8003da6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f005 fb7b 	bl	80094a8 <USB_ReadInterrupts>
 8003db2:	4603      	mov	r3, r0
 8003db4:	f003 0310 	and.w	r3, r3, #16
 8003db8:	2b10      	cmp	r3, #16
 8003dba:	d161      	bne.n	8003e80 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0210 	bic.w	r2, r2, #16
 8003dca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	f003 020f 	and.w	r2, r3, #15
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	4413      	add	r3, r2
 8003de8:	3304      	adds	r3, #4
 8003dea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	0c5b      	lsrs	r3, r3, #17
 8003df0:	f003 030f 	and.w	r3, r3, #15
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d124      	bne.n	8003e42 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003dfe:	4013      	ands	r3, r2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d035      	beq.n	8003e70 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	6a38      	ldr	r0, [r7, #32]
 8003e18:	f005 f9b2 	bl	8009180 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	091b      	lsrs	r3, r3, #4
 8003e24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e28:	441a      	add	r2, r3
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	695a      	ldr	r2, [r3, #20]
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	091b      	lsrs	r3, r3, #4
 8003e36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e3a:	441a      	add	r2, r3
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	615a      	str	r2, [r3, #20]
 8003e40:	e016      	b.n	8003e70 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	0c5b      	lsrs	r3, r3, #17
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	2b06      	cmp	r3, #6
 8003e4c:	d110      	bne.n	8003e70 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e54:	2208      	movs	r2, #8
 8003e56:	4619      	mov	r1, r3
 8003e58:	6a38      	ldr	r0, [r7, #32]
 8003e5a:	f005 f991 	bl	8009180 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	695a      	ldr	r2, [r3, #20]
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	091b      	lsrs	r3, r3, #4
 8003e66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e6a:	441a      	add	r2, r3
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	699a      	ldr	r2, [r3, #24]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0210 	orr.w	r2, r2, #16
 8003e7e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4618      	mov	r0, r3
 8003e86:	f005 fb0f 	bl	80094a8 <USB_ReadInterrupts>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e90:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e94:	f040 80a7 	bne.w	8003fe6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f005 fb14 	bl	80094ce <USB_ReadDevAllOutEpInterrupt>
 8003ea6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003ea8:	e099      	b.n	8003fde <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 808e 	beq.w	8003fd2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ebc:	b2d2      	uxtb	r2, r2
 8003ebe:	4611      	mov	r1, r2
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f005 fb38 	bl	8009536 <USB_ReadDevOutEPInterrupt>
 8003ec6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00c      	beq.n	8003eec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed4:	015a      	lsls	r2, r3, #5
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	4413      	add	r3, r2
 8003eda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ede:	461a      	mov	r2, r3
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003ee4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fea4 	bl	8004c34 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	f003 0308 	and.w	r3, r3, #8
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00c      	beq.n	8003f10 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	015a      	lsls	r2, r3, #5
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	4413      	add	r3, r2
 8003efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f02:	461a      	mov	r2, r3
 8003f04:	2308      	movs	r3, #8
 8003f06:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003f08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 ff7a 	bl	8004e04 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	f003 0310 	and.w	r3, r3, #16
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d008      	beq.n	8003f2c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1c:	015a      	lsls	r2, r3, #5
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	4413      	add	r3, r2
 8003f22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f26:	461a      	mov	r2, r3
 8003f28:	2310      	movs	r3, #16
 8003f2a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d030      	beq.n	8003f98 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003f36:	6a3b      	ldr	r3, [r7, #32]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3e:	2b80      	cmp	r3, #128	@ 0x80
 8003f40:	d109      	bne.n	8003f56 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f54:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f58:	4613      	mov	r3, r2
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	4413      	add	r3, r2
 8003f68:	3304      	adds	r3, #4
 8003f6a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	78db      	ldrb	r3, [r3, #3]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d108      	bne.n	8003f86 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2200      	movs	r2, #0
 8003f78:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	4619      	mov	r1, r3
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f00a fd49 	bl	800ea18 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f88:	015a      	lsls	r2, r3, #5
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f92:	461a      	mov	r2, r3
 8003f94:	2302      	movs	r3, #2
 8003f96:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d008      	beq.n	8003fb4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa4:	015a      	lsls	r2, r3, #5
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	4413      	add	r3, r2
 8003faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fae:	461a      	mov	r2, r3
 8003fb0:	2320      	movs	r3, #32
 8003fb2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc0:	015a      	lsls	r2, r3, #5
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fca:	461a      	mov	r2, r3
 8003fcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003fd0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f47f af62 	bne.w	8003eaa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f005 fa5c 	bl	80094a8 <USB_ReadInterrupts>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ff6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ffa:	f040 80db 	bne.w	80041b4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f005 fa7d 	bl	8009502 <USB_ReadDevAllInEpInterrupt>
 8004008:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800400a:	2300      	movs	r3, #0
 800400c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800400e:	e0cd      	b.n	80041ac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 80c2 	beq.w	80041a0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	4611      	mov	r1, r2
 8004026:	4618      	mov	r0, r3
 8004028:	f005 faa3 	bl	8009572 <USB_ReadDevInEPInterrupt>
 800402c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b00      	cmp	r3, #0
 8004036:	d057      	beq.n	80040e8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	2201      	movs	r2, #1
 8004040:	fa02 f303 	lsl.w	r3, r2, r3
 8004044:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800404c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	43db      	mvns	r3, r3
 8004052:	69f9      	ldr	r1, [r7, #28]
 8004054:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004058:	4013      	ands	r3, r2
 800405a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	4413      	add	r3, r2
 8004064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004068:	461a      	mov	r2, r3
 800406a:	2301      	movs	r3, #1
 800406c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	799b      	ldrb	r3, [r3, #6]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d132      	bne.n	80040dc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800407a:	4613      	mov	r3, r2
 800407c:	00db      	lsls	r3, r3, #3
 800407e:	4413      	add	r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	3320      	adds	r3, #32
 8004086:	6819      	ldr	r1, [r3, #0]
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800408c:	4613      	mov	r3, r2
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	4413      	add	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4403      	add	r3, r0
 8004096:	331c      	adds	r3, #28
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4419      	add	r1, r3
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a0:	4613      	mov	r3, r2
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	4413      	add	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4403      	add	r3, r0
 80040aa:	3320      	adds	r3, #32
 80040ac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80040ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d113      	bne.n	80040dc <HAL_PCD_IRQHandler+0x3a2>
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b8:	4613      	mov	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	4413      	add	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	3324      	adds	r3, #36	@ 0x24
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d108      	bne.n	80040dc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6818      	ldr	r0, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040d4:	461a      	mov	r2, r3
 80040d6:	2101      	movs	r1, #1
 80040d8:	f005 faaa 	bl	8009630 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80040dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	4619      	mov	r1, r3
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f00a fc27 	bl	800e936 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d008      	beq.n	8004104 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80040f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f4:	015a      	lsls	r2, r3, #5
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	4413      	add	r3, r2
 80040fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040fe:	461a      	mov	r2, r3
 8004100:	2308      	movs	r3, #8
 8004102:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	f003 0310 	and.w	r3, r3, #16
 800410a:	2b00      	cmp	r3, #0
 800410c:	d008      	beq.n	8004120 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	015a      	lsls	r2, r3, #5
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	4413      	add	r3, r2
 8004116:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800411a:	461a      	mov	r2, r3
 800411c:	2310      	movs	r3, #16
 800411e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	d008      	beq.n	800413c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	4413      	add	r3, r2
 8004132:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004136:	461a      	mov	r2, r3
 8004138:	2340      	movs	r3, #64	@ 0x40
 800413a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d023      	beq.n	800418e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004146:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004148:	6a38      	ldr	r0, [r7, #32]
 800414a:	f004 fa91 	bl	8008670 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800414e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004150:	4613      	mov	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	3310      	adds	r3, #16
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	4413      	add	r3, r2
 800415e:	3304      	adds	r3, #4
 8004160:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	78db      	ldrb	r3, [r3, #3]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d108      	bne.n	800417c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	2200      	movs	r2, #0
 800416e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	b2db      	uxtb	r3, r3
 8004174:	4619      	mov	r1, r3
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f00a fc60 	bl	800ea3c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	015a      	lsls	r2, r3, #5
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	4413      	add	r3, r2
 8004184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004188:	461a      	mov	r2, r3
 800418a:	2302      	movs	r3, #2
 800418c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004198:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fcbd 	bl	8004b1a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	3301      	adds	r3, #1
 80041a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80041a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80041ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f47f af2e 	bne.w	8004010 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f005 f975 	bl	80094a8 <USB_ReadInterrupts>
 80041be:	4603      	mov	r3, r0
 80041c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041c8:	d122      	bne.n	8004210 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	69fa      	ldr	r2, [r7, #28]
 80041d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d108      	bne.n	80041fa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80041f0:	2100      	movs	r1, #0
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fea4 	bl	8004f40 <HAL_PCDEx_LPM_Callback>
 80041f8:	e002      	b.n	8004200 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f00a fbfe 	bl	800e9fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695a      	ldr	r2, [r3, #20]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800420e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4618      	mov	r0, r3
 8004216:	f005 f947 	bl	80094a8 <USB_ReadInterrupts>
 800421a:	4603      	mov	r3, r0
 800421c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004220:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004224:	d112      	bne.n	800424c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b01      	cmp	r3, #1
 8004234:	d102      	bne.n	800423c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f00a fbc3 	bl	800e9c2 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	695a      	ldr	r2, [r3, #20]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800424a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4618      	mov	r0, r3
 8004252:	f005 f929 	bl	80094a8 <USB_ReadInterrupts>
 8004256:	4603      	mov	r3, r0
 8004258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800425c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004260:	f040 80b7 	bne.w	80043d2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	69fa      	ldr	r2, [r7, #28]
 800426e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004272:	f023 0301 	bic.w	r3, r3, #1
 8004276:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2110      	movs	r1, #16
 800427e:	4618      	mov	r0, r3
 8004280:	f004 f9f6 	bl	8008670 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004284:	2300      	movs	r3, #0
 8004286:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004288:	e046      	b.n	8004318 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800428a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800428c:	015a      	lsls	r2, r3, #5
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	4413      	add	r3, r2
 8004292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004296:	461a      	mov	r2, r3
 8004298:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800429c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800429e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ae:	0151      	lsls	r1, r2, #5
 80042b0:	69fa      	ldr	r2, [r7, #28]
 80042b2:	440a      	add	r2, r1
 80042b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80042be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c0:	015a      	lsls	r2, r3, #5
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	4413      	add	r3, r2
 80042c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ca:	461a      	mov	r2, r3
 80042cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042d0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80042d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d4:	015a      	lsls	r2, r3, #5
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	4413      	add	r3, r2
 80042da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042e2:	0151      	lsls	r1, r2, #5
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	440a      	add	r2, r1
 80042e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80042ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80042f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f4:	015a      	lsls	r2, r3, #5
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	4413      	add	r3, r2
 80042fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004302:	0151      	lsls	r1, r2, #5
 8004304:	69fa      	ldr	r2, [r7, #28]
 8004306:	440a      	add	r2, r1
 8004308:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800430c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004310:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004314:	3301      	adds	r3, #1
 8004316:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	791b      	ldrb	r3, [r3, #4]
 800431c:	461a      	mov	r2, r3
 800431e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004320:	4293      	cmp	r3, r2
 8004322:	d3b2      	bcc.n	800428a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	69fa      	ldr	r2, [r7, #28]
 800432e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004332:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004336:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	7bdb      	ldrb	r3, [r3, #15]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d016      	beq.n	800436e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004346:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800434a:	69fa      	ldr	r2, [r7, #28]
 800434c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004350:	f043 030b 	orr.w	r3, r3, #11
 8004354:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800435e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004366:	f043 030b 	orr.w	r3, r3, #11
 800436a:	6453      	str	r3, [r2, #68]	@ 0x44
 800436c:	e015      	b.n	800439a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	69fa      	ldr	r2, [r7, #28]
 8004378:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800437c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004380:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004384:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004394:	f043 030b 	orr.w	r3, r3, #11
 8004398:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	69fa      	ldr	r2, [r7, #28]
 80043a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043a8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80043ac:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6818      	ldr	r0, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043bc:	461a      	mov	r2, r3
 80043be:	f005 f937 	bl	8009630 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695a      	ldr	r2, [r3, #20]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80043d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f005 f866 	bl	80094a8 <USB_ReadInterrupts>
 80043dc:	4603      	mov	r3, r0
 80043de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043e6:	d123      	bne.n	8004430 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f005 f8fc 	bl	80095ea <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f004 f9b3 	bl	8008762 <USB_GetDevSpeed>
 80043fc:	4603      	mov	r3, r0
 80043fe:	461a      	mov	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681c      	ldr	r4, [r3, #0]
 8004408:	f001 fb66 	bl	8005ad8 <HAL_RCC_GetHCLKFreq>
 800440c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004412:	461a      	mov	r2, r3
 8004414:	4620      	mov	r0, r4
 8004416:	f003 feb7 	bl	8008188 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f00a fab3 	bl	800e986 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	695a      	ldr	r2, [r3, #20]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800442e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f005 f837 	bl	80094a8 <USB_ReadInterrupts>
 800443a:	4603      	mov	r3, r0
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b08      	cmp	r3, #8
 8004442:	d10a      	bne.n	800445a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f00a fa90 	bl	800e96a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695a      	ldr	r2, [r3, #20]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f002 0208 	and.w	r2, r2, #8
 8004458:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f005 f822 	bl	80094a8 <USB_ReadInterrupts>
 8004464:	4603      	mov	r3, r0
 8004466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800446a:	2b80      	cmp	r3, #128	@ 0x80
 800446c:	d123      	bne.n	80044b6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004476:	6a3b      	ldr	r3, [r7, #32]
 8004478:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800447a:	2301      	movs	r3, #1
 800447c:	627b      	str	r3, [r7, #36]	@ 0x24
 800447e:	e014      	b.n	80044aa <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004484:	4613      	mov	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	4413      	add	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d105      	bne.n	80044a4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	b2db      	uxtb	r3, r3
 800449c:	4619      	mov	r1, r3
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 fb0a 	bl	8004ab8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	3301      	adds	r3, #1
 80044a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	791b      	ldrb	r3, [r3, #4]
 80044ae:	461a      	mov	r2, r3
 80044b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d3e4      	bcc.n	8004480 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f004 fff4 	bl	80094a8 <USB_ReadInterrupts>
 80044c0:	4603      	mov	r3, r0
 80044c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ca:	d13c      	bne.n	8004546 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044cc:	2301      	movs	r3, #1
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d0:	e02b      	b.n	800452a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	015a      	lsls	r2, r3, #5
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	4413      	add	r3, r2
 80044da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80044e2:	6879      	ldr	r1, [r7, #4]
 80044e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e6:	4613      	mov	r3, r2
 80044e8:	00db      	lsls	r3, r3, #3
 80044ea:	4413      	add	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	3318      	adds	r3, #24
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d115      	bne.n	8004524 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80044f8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	da12      	bge.n	8004524 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004502:	4613      	mov	r3, r2
 8004504:	00db      	lsls	r3, r3, #3
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	3317      	adds	r3, #23
 800450e:	2201      	movs	r2, #1
 8004510:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	b2db      	uxtb	r3, r3
 8004516:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800451a:	b2db      	uxtb	r3, r3
 800451c:	4619      	mov	r1, r3
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 faca 	bl	8004ab8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004526:	3301      	adds	r3, #1
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	791b      	ldrb	r3, [r3, #4]
 800452e:	461a      	mov	r2, r3
 8004530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004532:	4293      	cmp	r3, r2
 8004534:	d3cd      	bcc.n	80044d2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695a      	ldr	r2, [r3, #20]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004544:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f004 ffac 	bl	80094a8 <USB_ReadInterrupts>
 8004550:	4603      	mov	r3, r0
 8004552:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004556:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800455a:	d156      	bne.n	800460a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800455c:	2301      	movs	r3, #1
 800455e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004560:	e045      	b.n	80045ee <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004564:	015a      	lsls	r2, r3, #5
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	4413      	add	r3, r2
 800456a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004572:	6879      	ldr	r1, [r7, #4]
 8004574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004576:	4613      	mov	r3, r2
 8004578:	00db      	lsls	r3, r3, #3
 800457a:	4413      	add	r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	440b      	add	r3, r1
 8004580:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d12e      	bne.n	80045e8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800458a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800458c:	2b00      	cmp	r3, #0
 800458e:	da2b      	bge.n	80045e8 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	0c1a      	lsrs	r2, r3, #16
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800459a:	4053      	eors	r3, r2
 800459c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d121      	bne.n	80045e8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a8:	4613      	mov	r3, r2
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	4413      	add	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80045b6:	2201      	movs	r2, #1
 80045b8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80045c2:	6a3b      	ldr	r3, [r7, #32]
 80045c4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10a      	bne.n	80045e8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	69fa      	ldr	r2, [r7, #28]
 80045dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045e4:	6053      	str	r3, [r2, #4]
            break;
 80045e6:	e008      	b.n	80045fa <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ea:	3301      	adds	r3, #1
 80045ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	791b      	ldrb	r3, [r3, #4]
 80045f2:	461a      	mov	r2, r3
 80045f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d3b3      	bcc.n	8004562 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695a      	ldr	r2, [r3, #20]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004608:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	f004 ff4a 	bl	80094a8 <USB_ReadInterrupts>
 8004614:	4603      	mov	r3, r0
 8004616:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800461e:	d10a      	bne.n	8004636 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f00a fa1d 	bl	800ea60 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	695a      	ldr	r2, [r3, #20]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004634:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f004 ff34 	bl	80094a8 <USB_ReadInterrupts>
 8004640:	4603      	mov	r3, r0
 8004642:	f003 0304 	and.w	r3, r3, #4
 8004646:	2b04      	cmp	r3, #4
 8004648:	d115      	bne.n	8004676 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d002      	beq.n	8004662 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f00a fa0d 	bl	800ea7c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6859      	ldr	r1, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	69ba      	ldr	r2, [r7, #24]
 800466e:	430a      	orrs	r2, r1
 8004670:	605a      	str	r2, [r3, #4]
 8004672:	e000      	b.n	8004676 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004674:	bf00      	nop
    }
  }
}
 8004676:	3734      	adds	r7, #52	@ 0x34
 8004678:	46bd      	mov	sp, r7
 800467a:	bd90      	pop	{r4, r7, pc}

0800467c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800468e:	2b01      	cmp	r3, #1
 8004690:	d101      	bne.n	8004696 <HAL_PCD_SetAddress+0x1a>
 8004692:	2302      	movs	r3, #2
 8004694:	e012      	b.n	80046bc <HAL_PCD_SetAddress+0x40>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	78fa      	ldrb	r2, [r7, #3]
 80046aa:	4611      	mov	r1, r2
 80046ac:	4618      	mov	r0, r3
 80046ae:	f004 fe93 	bl	80093d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	4608      	mov	r0, r1
 80046ce:	4611      	mov	r1, r2
 80046d0:	461a      	mov	r2, r3
 80046d2:	4603      	mov	r3, r0
 80046d4:	70fb      	strb	r3, [r7, #3]
 80046d6:	460b      	mov	r3, r1
 80046d8:	803b      	strh	r3, [r7, #0]
 80046da:	4613      	mov	r3, r2
 80046dc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80046de:	2300      	movs	r3, #0
 80046e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80046e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	da0f      	bge.n	800470a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046ea:	78fb      	ldrb	r3, [r7, #3]
 80046ec:	f003 020f 	and.w	r2, r3, #15
 80046f0:	4613      	mov	r3, r2
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	3310      	adds	r3, #16
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	4413      	add	r3, r2
 80046fe:	3304      	adds	r3, #4
 8004700:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	705a      	strb	r2, [r3, #1]
 8004708:	e00f      	b.n	800472a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800470a:	78fb      	ldrb	r3, [r7, #3]
 800470c:	f003 020f 	and.w	r2, r3, #15
 8004710:	4613      	mov	r3, r2
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	4413      	add	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	4413      	add	r3, r2
 8004720:	3304      	adds	r3, #4
 8004722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800472a:	78fb      	ldrb	r3, [r7, #3]
 800472c:	f003 030f 	and.w	r3, r3, #15
 8004730:	b2da      	uxtb	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004736:	883b      	ldrh	r3, [r7, #0]
 8004738:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	78ba      	ldrb	r2, [r7, #2]
 8004744:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	785b      	ldrb	r3, [r3, #1]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d004      	beq.n	8004758 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	461a      	mov	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004758:	78bb      	ldrb	r3, [r7, #2]
 800475a:	2b02      	cmp	r3, #2
 800475c:	d102      	bne.n	8004764 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_PCD_EP_Open+0xae>
 800476e:	2302      	movs	r3, #2
 8004770:	e00e      	b.n	8004790 <HAL_PCD_EP_Open+0xcc>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68f9      	ldr	r1, [r7, #12]
 8004780:	4618      	mov	r0, r3
 8004782:	f004 f813 	bl	80087ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800478e:	7afb      	ldrb	r3, [r7, #11]
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	da0f      	bge.n	80047cc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047ac:	78fb      	ldrb	r3, [r7, #3]
 80047ae:	f003 020f 	and.w	r2, r3, #15
 80047b2:	4613      	mov	r3, r2
 80047b4:	00db      	lsls	r3, r3, #3
 80047b6:	4413      	add	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	3310      	adds	r3, #16
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	4413      	add	r3, r2
 80047c0:	3304      	adds	r3, #4
 80047c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2201      	movs	r2, #1
 80047c8:	705a      	strb	r2, [r3, #1]
 80047ca:	e00f      	b.n	80047ec <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047cc:	78fb      	ldrb	r3, [r7, #3]
 80047ce:	f003 020f 	and.w	r2, r3, #15
 80047d2:	4613      	mov	r3, r2
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	4413      	add	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	4413      	add	r3, r2
 80047e2:	3304      	adds	r3, #4
 80047e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80047ec:	78fb      	ldrb	r3, [r7, #3]
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d101      	bne.n	8004806 <HAL_PCD_EP_Close+0x6e>
 8004802:	2302      	movs	r3, #2
 8004804:	e00e      	b.n	8004824 <HAL_PCD_EP_Close+0x8c>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68f9      	ldr	r1, [r7, #12]
 8004814:	4618      	mov	r0, r3
 8004816:	f004 f851 	bl	80088bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	607a      	str	r2, [r7, #4]
 8004836:	603b      	str	r3, [r7, #0]
 8004838:	460b      	mov	r3, r1
 800483a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800483c:	7afb      	ldrb	r3, [r7, #11]
 800483e:	f003 020f 	and.w	r2, r3, #15
 8004842:	4613      	mov	r3, r2
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	4413      	add	r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4413      	add	r3, r2
 8004852:	3304      	adds	r3, #4
 8004854:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2200      	movs	r2, #0
 8004866:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	2200      	movs	r2, #0
 800486c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800486e:	7afb      	ldrb	r3, [r7, #11]
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	b2da      	uxtb	r2, r3
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	799b      	ldrb	r3, [r3, #6]
 800487e:	2b01      	cmp	r3, #1
 8004880:	d102      	bne.n	8004888 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6818      	ldr	r0, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	799b      	ldrb	r3, [r3, #6]
 8004890:	461a      	mov	r2, r3
 8004892:	6979      	ldr	r1, [r7, #20]
 8004894:	f004 f8ee 	bl	8008a74 <USB_EPStartXfer>

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3718      	adds	r7, #24
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
 80048aa:	460b      	mov	r3, r1
 80048ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	f003 020f 	and.w	r2, r3, #15
 80048b4:	6879      	ldr	r1, [r7, #4]
 80048b6:	4613      	mov	r3, r2
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	4413      	add	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	440b      	add	r3, r1
 80048c0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80048c4:	681b      	ldr	r3, [r3, #0]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b086      	sub	sp, #24
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	60f8      	str	r0, [r7, #12]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
 80048de:	460b      	mov	r3, r1
 80048e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e2:	7afb      	ldrb	r3, [r7, #11]
 80048e4:	f003 020f 	and.w	r2, r3, #15
 80048e8:	4613      	mov	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4413      	add	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	3310      	adds	r3, #16
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	4413      	add	r3, r2
 80048f6:	3304      	adds	r3, #4
 80048f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2200      	movs	r2, #0
 800490a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	2201      	movs	r2, #1
 8004910:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004912:	7afb      	ldrb	r3, [r7, #11]
 8004914:	f003 030f 	and.w	r3, r3, #15
 8004918:	b2da      	uxtb	r2, r3
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	799b      	ldrb	r3, [r3, #6]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d102      	bne.n	800492c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6818      	ldr	r0, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	799b      	ldrb	r3, [r3, #6]
 8004934:	461a      	mov	r2, r3
 8004936:	6979      	ldr	r1, [r7, #20]
 8004938:	f004 f89c 	bl	8008a74 <USB_EPStartXfer>

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3718      	adds	r7, #24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
 800494e:	460b      	mov	r3, r1
 8004950:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004952:	78fb      	ldrb	r3, [r7, #3]
 8004954:	f003 030f 	and.w	r3, r3, #15
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	7912      	ldrb	r2, [r2, #4]
 800495c:	4293      	cmp	r3, r2
 800495e:	d901      	bls.n	8004964 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e04f      	b.n	8004a04 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004968:	2b00      	cmp	r3, #0
 800496a:	da0f      	bge.n	800498c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800496c:	78fb      	ldrb	r3, [r7, #3]
 800496e:	f003 020f 	and.w	r2, r3, #15
 8004972:	4613      	mov	r3, r2
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	3310      	adds	r3, #16
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	4413      	add	r3, r2
 8004980:	3304      	adds	r3, #4
 8004982:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2201      	movs	r2, #1
 8004988:	705a      	strb	r2, [r3, #1]
 800498a:	e00d      	b.n	80049a8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800498c:	78fa      	ldrb	r2, [r7, #3]
 800498e:	4613      	mov	r3, r2
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	4413      	add	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	4413      	add	r3, r2
 800499e:	3304      	adds	r3, #4
 80049a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2201      	movs	r2, #1
 80049ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049ae:	78fb      	ldrb	r3, [r7, #3]
 80049b0:	f003 030f 	and.w	r3, r3, #15
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_PCD_EP_SetStall+0x82>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e01d      	b.n	8004a04 <HAL_PCD_EP_SetStall+0xbe>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68f9      	ldr	r1, [r7, #12]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f004 fc2a 	bl	8009230 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	f003 030f 	and.w	r3, r3, #15
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d109      	bne.n	80049fa <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6818      	ldr	r0, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	7999      	ldrb	r1, [r3, #6]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80049f4:	461a      	mov	r2, r3
 80049f6:	f004 fe1b 	bl	8009630 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3710      	adds	r7, #16
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	460b      	mov	r3, r1
 8004a16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004a18:	78fb      	ldrb	r3, [r7, #3]
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	7912      	ldrb	r2, [r2, #4]
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d901      	bls.n	8004a2a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e042      	b.n	8004ab0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	da0f      	bge.n	8004a52 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a32:	78fb      	ldrb	r3, [r7, #3]
 8004a34:	f003 020f 	and.w	r2, r3, #15
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	3310      	adds	r3, #16
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	4413      	add	r3, r2
 8004a46:	3304      	adds	r3, #4
 8004a48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	705a      	strb	r2, [r3, #1]
 8004a50:	e00f      	b.n	8004a72 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a52:	78fb      	ldrb	r3, [r7, #3]
 8004a54:	f003 020f 	and.w	r2, r3, #15
 8004a58:	4613      	mov	r3, r2
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	4413      	add	r3, r2
 8004a68:	3304      	adds	r3, #4
 8004a6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a78:	78fb      	ldrb	r3, [r7, #3]
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d101      	bne.n	8004a92 <HAL_PCD_EP_ClrStall+0x86>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	e00e      	b.n	8004ab0 <HAL_PCD_EP_ClrStall+0xa4>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68f9      	ldr	r1, [r7, #12]
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f004 fc33 	bl	800930c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004ac4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	da0c      	bge.n	8004ae6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004acc:	78fb      	ldrb	r3, [r7, #3]
 8004ace:	f003 020f 	and.w	r2, r3, #15
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	3310      	adds	r3, #16
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	4413      	add	r3, r2
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	e00c      	b.n	8004b00 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ae6:	78fb      	ldrb	r3, [r7, #3]
 8004ae8:	f003 020f 	and.w	r2, r3, #15
 8004aec:	4613      	mov	r3, r2
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	4413      	add	r3, r2
 8004afc:	3304      	adds	r3, #4
 8004afe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68f9      	ldr	r1, [r7, #12]
 8004b06:	4618      	mov	r0, r3
 8004b08:	f004 fa52 	bl	8008fb0 <USB_EPStopXfer>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004b10:	7afb      	ldrb	r3, [r7, #11]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b08a      	sub	sp, #40	@ 0x28
 8004b1e:	af02      	add	r7, sp, #8
 8004b20:	6078      	str	r0, [r7, #4]
 8004b22:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004b2e:	683a      	ldr	r2, [r7, #0]
 8004b30:	4613      	mov	r3, r2
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	4413      	add	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	3310      	adds	r3, #16
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	3304      	adds	r3, #4
 8004b40:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	695a      	ldr	r2, [r3, #20]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d901      	bls.n	8004b52 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e06b      	b.n	8004c2a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	69fa      	ldr	r2, [r7, #28]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d902      	bls.n	8004b6e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	3303      	adds	r3, #3
 8004b72:	089b      	lsrs	r3, r3, #2
 8004b74:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b76:	e02a      	b.n	8004bce <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	691a      	ldr	r2, [r3, #16]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	69fa      	ldr	r2, [r7, #28]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d902      	bls.n	8004b94 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	3303      	adds	r3, #3
 8004b98:	089b      	lsrs	r3, r3, #2
 8004b9a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	68d9      	ldr	r1, [r3, #12]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	4603      	mov	r3, r0
 8004bb0:	6978      	ldr	r0, [r7, #20]
 8004bb2:	f004 faa7 	bl	8009104 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	68da      	ldr	r2, [r3, #12]
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	441a      	add	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	695a      	ldr	r2, [r3, #20]
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	441a      	add	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	015a      	lsls	r2, r3, #5
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d809      	bhi.n	8004bf8 <PCD_WriteEmptyTxFifo+0xde>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	695a      	ldr	r2, [r3, #20]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d203      	bcs.n	8004bf8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1bf      	bne.n	8004b78 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	691a      	ldr	r2, [r3, #16]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d811      	bhi.n	8004c28 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c10:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	6939      	ldr	r1, [r7, #16]
 8004c20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c24:	4013      	ands	r3, r2
 8004c26:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3720      	adds	r7, #32
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	333c      	adds	r3, #60	@ 0x3c
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	015a      	lsls	r2, r3, #5
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	4413      	add	r3, r2
 8004c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	799b      	ldrb	r3, [r3, #6]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d17b      	bne.n	8004d62 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d015      	beq.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	4a61      	ldr	r2, [pc, #388]	@ (8004dfc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	f240 80b9 	bls.w	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 80b3 	beq.w	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	015a      	lsls	r2, r3, #5
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	4413      	add	r3, r2
 8004c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c96:	461a      	mov	r2, r3
 8004c98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c9c:	6093      	str	r3, [r2, #8]
 8004c9e:	e0a7      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f003 0320 	and.w	r3, r3, #32
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d009      	beq.n	8004cbe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	015a      	lsls	r2, r3, #5
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	2320      	movs	r3, #32
 8004cba:	6093      	str	r3, [r2, #8]
 8004cbc:	e098      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f040 8093 	bne.w	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	4a4b      	ldr	r2, [pc, #300]	@ (8004dfc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d90f      	bls.n	8004cf2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	015a      	lsls	r2, r3, #5
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ce8:	461a      	mov	r2, r3
 8004cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cee:	6093      	str	r3, [r2, #8]
 8004cf0:	e07e      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	4413      	add	r3, r2
 8004d04:	3304      	adds	r3, #4
 8004d06:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a1a      	ldr	r2, [r3, #32]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	0159      	lsls	r1, r3, #5
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	440b      	add	r3, r1
 8004d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d1e:	1ad2      	subs	r2, r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d114      	bne.n	8004d54 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2101      	movs	r1, #1
 8004d40:	f004 fc76 	bl	8009630 <USB_EP0_OutStart>
 8004d44:	e006      	b.n	8004d54 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	441a      	add	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	4619      	mov	r1, r3
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f009 fdd0 	bl	800e900 <HAL_PCD_DataOutStageCallback>
 8004d60:	e046      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	4a26      	ldr	r2, [pc, #152]	@ (8004e00 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d124      	bne.n	8004db4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00a      	beq.n	8004d8a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d80:	461a      	mov	r2, r3
 8004d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d86:	6093      	str	r3, [r2, #8]
 8004d88:	e032      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da0:	461a      	mov	r2, r3
 8004da2:	2320      	movs	r3, #32
 8004da4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	4619      	mov	r1, r3
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f009 fda7 	bl	800e900 <HAL_PCD_DataOutStageCallback>
 8004db2:	e01d      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d114      	bne.n	8004de4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	00db      	lsls	r3, r3, #3
 8004dc2:	4413      	add	r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	440b      	add	r3, r1
 8004dc8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d108      	bne.n	8004de4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ddc:	461a      	mov	r2, r3
 8004dde:	2100      	movs	r1, #0
 8004de0:	f004 fc26 	bl	8009630 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	4619      	mov	r1, r3
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f009 fd88 	bl	800e900 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3720      	adds	r7, #32
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	4f54300a 	.word	0x4f54300a
 8004e00:	4f54310a 	.word	0x4f54310a

08004e04 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	333c      	adds	r3, #60	@ 0x3c
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4a15      	ldr	r2, [pc, #84]	@ (8004e8c <PCD_EP_OutSetupPacket_int+0x88>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d90e      	bls.n	8004e58 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d009      	beq.n	8004e58 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e50:	461a      	mov	r2, r3
 8004e52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e56:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f009 fd3f 	bl	800e8dc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4a0a      	ldr	r2, [pc, #40]	@ (8004e8c <PCD_EP_OutSetupPacket_int+0x88>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d90c      	bls.n	8004e80 <PCD_EP_OutSetupPacket_int+0x7c>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	799b      	ldrb	r3, [r3, #6]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d108      	bne.n	8004e80 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	f004 fbd8 	bl	8009630 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	4f54300a 	.word	0x4f54300a

08004e90 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	70fb      	strb	r3, [r7, #3]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ea8:	78fb      	ldrb	r3, [r7, #3]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d107      	bne.n	8004ebe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004eae:	883b      	ldrh	r3, [r7, #0]
 8004eb0:	0419      	lsls	r1, r3, #16
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ebc:	e028      	b.n	8004f10 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec4:	0c1b      	lsrs	r3, r3, #16
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	4413      	add	r3, r2
 8004eca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ecc:	2300      	movs	r3, #0
 8004ece:	73fb      	strb	r3, [r7, #15]
 8004ed0:	e00d      	b.n	8004eee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
 8004ed8:	3340      	adds	r3, #64	@ 0x40
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4413      	add	r3, r2
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	0c1b      	lsrs	r3, r3, #16
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	3301      	adds	r3, #1
 8004eec:	73fb      	strb	r3, [r7, #15]
 8004eee:	7bfa      	ldrb	r2, [r7, #15]
 8004ef0:	78fb      	ldrb	r3, [r7, #3]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d3ec      	bcc.n	8004ed2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004ef8:	883b      	ldrh	r3, [r7, #0]
 8004efa:	0418      	lsls	r0, r3, #16
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6819      	ldr	r1, [r3, #0]
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	4302      	orrs	r2, r0
 8004f08:	3340      	adds	r3, #64	@ 0x40
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	887a      	ldrh	r2, [r7, #2]
 8004f30:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e318      	b.n	800559c <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b0f      	cmp	r3, #15
 8004f70:	d903      	bls.n	8004f7a <HAL_RCC_OscConfig+0x22>
 8004f72:	21e6      	movs	r1, #230	@ 0xe6
 8004f74:	4897      	ldr	r0, [pc, #604]	@ (80051d4 <HAL_RCC_OscConfig+0x27c>)
 8004f76:	f7fc f928 	bl	80011ca <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 8088 	beq.w	8005098 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00d      	beq.n	8004fac <HAL_RCC_OscConfig+0x54>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f98:	d008      	beq.n	8004fac <HAL_RCC_OscConfig+0x54>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fa2:	d003      	beq.n	8004fac <HAL_RCC_OscConfig+0x54>
 8004fa4:	21eb      	movs	r1, #235	@ 0xeb
 8004fa6:	488b      	ldr	r0, [pc, #556]	@ (80051d4 <HAL_RCC_OscConfig+0x27c>)
 8004fa8:	f7fc f90f 	bl	80011ca <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004fac:	4b8a      	ldr	r3, [pc, #552]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 030c 	and.w	r3, r3, #12
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d00c      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fb8:	4b87      	ldr	r3, [pc, #540]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004fc0:	2b08      	cmp	r3, #8
 8004fc2:	d112      	bne.n	8004fea <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fc4:	4b84      	ldr	r3, [pc, #528]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fd0:	d10b      	bne.n	8004fea <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd2:	4b81      	ldr	r3, [pc, #516]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d05b      	beq.n	8005096 <HAL_RCC_OscConfig+0x13e>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d157      	bne.n	8005096 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e2d8      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff2:	d106      	bne.n	8005002 <HAL_RCC_OscConfig+0xaa>
 8004ff4:	4b78      	ldr	r3, [pc, #480]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a77      	ldr	r2, [pc, #476]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8004ffa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ffe:	6013      	str	r3, [r2, #0]
 8005000:	e01d      	b.n	800503e <HAL_RCC_OscConfig+0xe6>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800500a:	d10c      	bne.n	8005026 <HAL_RCC_OscConfig+0xce>
 800500c:	4b72      	ldr	r3, [pc, #456]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a71      	ldr	r2, [pc, #452]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005012:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005016:	6013      	str	r3, [r2, #0]
 8005018:	4b6f      	ldr	r3, [pc, #444]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a6e      	ldr	r2, [pc, #440]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800501e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005022:	6013      	str	r3, [r2, #0]
 8005024:	e00b      	b.n	800503e <HAL_RCC_OscConfig+0xe6>
 8005026:	4b6c      	ldr	r3, [pc, #432]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a6b      	ldr	r2, [pc, #428]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800502c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	4b69      	ldr	r3, [pc, #420]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a68      	ldr	r2, [pc, #416]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005038:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800503c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d013      	beq.n	800506e <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005046:	f7fd fb7d 	bl	8002744 <HAL_GetTick>
 800504a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504c:	e008      	b.n	8005060 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800504e:	f7fd fb79 	bl	8002744 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b64      	cmp	r3, #100	@ 0x64
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e29d      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005060:	4b5d      	ldr	r3, [pc, #372]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0f0      	beq.n	800504e <HAL_RCC_OscConfig+0xf6>
 800506c:	e014      	b.n	8005098 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506e:	f7fd fb69 	bl	8002744 <HAL_GetTick>
 8005072:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005074:	e008      	b.n	8005088 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005076:	f7fd fb65 	bl	8002744 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b64      	cmp	r3, #100	@ 0x64
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e289      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005088:	4b53      	ldr	r3, [pc, #332]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1f0      	bne.n	8005076 <HAL_RCC_OscConfig+0x11e>
 8005094:	e000      	b.n	8005098 <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005096:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d079      	beq.n	8005198 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d008      	beq.n	80050be <HAL_RCC_OscConfig+0x166>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d004      	beq.n	80050be <HAL_RCC_OscConfig+0x166>
 80050b4:	f240 111d 	movw	r1, #285	@ 0x11d
 80050b8:	4846      	ldr	r0, [pc, #280]	@ (80051d4 <HAL_RCC_OscConfig+0x27c>)
 80050ba:	f7fc f886 	bl	80011ca <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	2b1f      	cmp	r3, #31
 80050c4:	d904      	bls.n	80050d0 <HAL_RCC_OscConfig+0x178>
 80050c6:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 80050ca:	4842      	ldr	r0, [pc, #264]	@ (80051d4 <HAL_RCC_OscConfig+0x27c>)
 80050cc:	f7fc f87d 	bl	80011ca <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050d0:	4b41      	ldr	r3, [pc, #260]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f003 030c 	and.w	r3, r3, #12
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00b      	beq.n	80050f4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050dc:	4b3e      	ldr	r3, [pc, #248]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d11c      	bne.n	8005122 <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050e8:	4b3b      	ldr	r3, [pc, #236]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d116      	bne.n	8005122 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050f4:	4b38      	ldr	r3, [pc, #224]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_RCC_OscConfig+0x1b4>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d001      	beq.n	800510c <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e247      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800510c:	4b32      	ldr	r3, [pc, #200]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	492f      	ldr	r1, [pc, #188]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800511c:	4313      	orrs	r3, r2
 800511e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005120:	e03a      	b.n	8005198 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d020      	beq.n	800516c <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800512a:	4b2c      	ldr	r3, [pc, #176]	@ (80051dc <HAL_RCC_OscConfig+0x284>)
 800512c:	2201      	movs	r2, #1
 800512e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005130:	f7fd fb08 	bl	8002744 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005138:	f7fd fb04 	bl	8002744 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e228      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800514a:	4b23      	ldr	r3, [pc, #140]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0f0      	beq.n	8005138 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005156:	4b20      	ldr	r3, [pc, #128]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	491c      	ldr	r1, [pc, #112]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 8005166:	4313      	orrs	r3, r2
 8005168:	600b      	str	r3, [r1, #0]
 800516a:	e015      	b.n	8005198 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800516c:	4b1b      	ldr	r3, [pc, #108]	@ (80051dc <HAL_RCC_OscConfig+0x284>)
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005172:	f7fd fae7 	bl	8002744 <HAL_GetTick>
 8005176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005178:	e008      	b.n	800518c <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800517a:	f7fd fae3 	bl	8002744 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b02      	cmp	r3, #2
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e207      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800518c:	4b12      	ldr	r3, [pc, #72]	@ (80051d8 <HAL_RCC_OscConfig+0x280>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1f0      	bne.n	800517a <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0308 	and.w	r3, r3, #8
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d045      	beq.n	8005230 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d008      	beq.n	80051be <HAL_RCC_OscConfig+0x266>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d004      	beq.n	80051be <HAL_RCC_OscConfig+0x266>
 80051b4:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80051b8:	4806      	ldr	r0, [pc, #24]	@ (80051d4 <HAL_RCC_OscConfig+0x27c>)
 80051ba:	f7fc f806 	bl	80011ca <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d01e      	beq.n	8005204 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051c6:	4b06      	ldr	r3, [pc, #24]	@ (80051e0 <HAL_RCC_OscConfig+0x288>)
 80051c8:	2201      	movs	r2, #1
 80051ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051cc:	f7fd faba 	bl	8002744 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051d2:	e010      	b.n	80051f6 <HAL_RCC_OscConfig+0x29e>
 80051d4:	08010460 	.word	0x08010460
 80051d8:	40023800 	.word	0x40023800
 80051dc:	42470000 	.word	0x42470000
 80051e0:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051e4:	f7fd faae 	bl	8002744 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e1d2      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051f6:	4b5e      	ldr	r3, [pc, #376]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80051f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d0f0      	beq.n	80051e4 <HAL_RCC_OscConfig+0x28c>
 8005202:	e015      	b.n	8005230 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005204:	4b5b      	ldr	r3, [pc, #364]	@ (8005374 <HAL_RCC_OscConfig+0x41c>)
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800520a:	f7fd fa9b 	bl	8002744 <HAL_GetTick>
 800520e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005210:	e008      	b.n	8005224 <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005212:	f7fd fa97 	bl	8002744 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b02      	cmp	r3, #2
 800521e:	d901      	bls.n	8005224 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e1bb      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005224:	4b52      	ldr	r3, [pc, #328]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005226:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f0      	bne.n	8005212 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0304 	and.w	r3, r3, #4
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 80b0 	beq.w	800539e <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 800523e:	2300      	movs	r3, #0
 8005240:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00c      	beq.n	8005264 <HAL_RCC_OscConfig+0x30c>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d008      	beq.n	8005264 <HAL_RCC_OscConfig+0x30c>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	2b05      	cmp	r3, #5
 8005258:	d004      	beq.n	8005264 <HAL_RCC_OscConfig+0x30c>
 800525a:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 800525e:	4846      	ldr	r0, [pc, #280]	@ (8005378 <HAL_RCC_OscConfig+0x420>)
 8005260:	f7fb ffb3 	bl	80011ca <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005264:	4b42      	ldr	r3, [pc, #264]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10f      	bne.n	8005290 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005270:	2300      	movs	r3, #0
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	4b3e      	ldr	r3, [pc, #248]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005278:	4a3d      	ldr	r2, [pc, #244]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 800527a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800527e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005280:	4b3b      	ldr	r3, [pc, #236]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005284:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800528c:	2301      	movs	r3, #1
 800528e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005290:	4b3a      	ldr	r3, [pc, #232]	@ (800537c <HAL_RCC_OscConfig+0x424>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005298:	2b00      	cmp	r3, #0
 800529a:	d118      	bne.n	80052ce <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800529c:	4b37      	ldr	r3, [pc, #220]	@ (800537c <HAL_RCC_OscConfig+0x424>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a36      	ldr	r2, [pc, #216]	@ (800537c <HAL_RCC_OscConfig+0x424>)
 80052a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052a8:	f7fd fa4c 	bl	8002744 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b0:	f7fd fa48 	bl	8002744 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e16c      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c2:	4b2e      	ldr	r3, [pc, #184]	@ (800537c <HAL_RCC_OscConfig+0x424>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0f0      	beq.n	80052b0 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d106      	bne.n	80052e4 <HAL_RCC_OscConfig+0x38c>
 80052d6:	4b26      	ldr	r3, [pc, #152]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80052d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052da:	4a25      	ldr	r2, [pc, #148]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80052dc:	f043 0301 	orr.w	r3, r3, #1
 80052e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80052e2:	e01c      	b.n	800531e <HAL_RCC_OscConfig+0x3c6>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b05      	cmp	r3, #5
 80052ea:	d10c      	bne.n	8005306 <HAL_RCC_OscConfig+0x3ae>
 80052ec:	4b20      	ldr	r3, [pc, #128]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80052ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80052f2:	f043 0304 	orr.w	r3, r3, #4
 80052f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80052f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80052fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	6713      	str	r3, [r2, #112]	@ 0x70
 8005304:	e00b      	b.n	800531e <HAL_RCC_OscConfig+0x3c6>
 8005306:	4b1a      	ldr	r3, [pc, #104]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530a:	4a19      	ldr	r2, [pc, #100]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 800530c:	f023 0301 	bic.w	r3, r3, #1
 8005310:	6713      	str	r3, [r2, #112]	@ 0x70
 8005312:	4b17      	ldr	r3, [pc, #92]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005316:	4a16      	ldr	r2, [pc, #88]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005318:	f023 0304 	bic.w	r3, r3, #4
 800531c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d015      	beq.n	8005352 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005326:	f7fd fa0d 	bl	8002744 <HAL_GetTick>
 800532a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532c:	e00a      	b.n	8005344 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800532e:	f7fd fa09 	bl	8002744 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800533c:	4293      	cmp	r3, r2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e12b      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005344:	4b0a      	ldr	r3, [pc, #40]	@ (8005370 <HAL_RCC_OscConfig+0x418>)
 8005346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0ee      	beq.n	800532e <HAL_RCC_OscConfig+0x3d6>
 8005350:	e01c      	b.n	800538c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005352:	f7fd f9f7 	bl	8002744 <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005358:	e012      	b.n	8005380 <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800535a:	f7fd f9f3 	bl	8002744 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005368:	4293      	cmp	r3, r2
 800536a:	d909      	bls.n	8005380 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e115      	b.n	800559c <HAL_RCC_OscConfig+0x644>
 8005370:	40023800 	.word	0x40023800
 8005374:	42470e80 	.word	0x42470e80
 8005378:	08010460 	.word	0x08010460
 800537c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005380:	4b88      	ldr	r3, [pc, #544]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 8005382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005384:	f003 0302 	and.w	r3, r3, #2
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e6      	bne.n	800535a <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800538c:	7dfb      	ldrb	r3, [r7, #23]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d105      	bne.n	800539e <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005392:	4b84      	ldr	r3, [pc, #528]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 8005394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005396:	4a83      	ldr	r2, [pc, #524]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 8005398:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800539c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <HAL_RCC_OscConfig+0x468>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d008      	beq.n	80053c0 <HAL_RCC_OscConfig+0x468>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d004      	beq.n	80053c0 <HAL_RCC_OscConfig+0x468>
 80053b6:	f240 11cd 	movw	r1, #461	@ 0x1cd
 80053ba:	487b      	ldr	r0, [pc, #492]	@ (80055a8 <HAL_RCC_OscConfig+0x650>)
 80053bc:	f7fb ff05 	bl	80011ca <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f000 80e8 	beq.w	800559a <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ca:	4b76      	ldr	r3, [pc, #472]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 030c 	and.w	r3, r3, #12
 80053d2:	2b08      	cmp	r3, #8
 80053d4:	f000 80a9 	beq.w	800552a <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	2b02      	cmp	r3, #2
 80053de:	f040 808d 	bne.w	80054fc <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d009      	beq.n	80053fe <HAL_RCC_OscConfig+0x4a6>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053f2:	d004      	beq.n	80053fe <HAL_RCC_OscConfig+0x4a6>
 80053f4:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 80053f8:	486b      	ldr	r0, [pc, #428]	@ (80055a8 <HAL_RCC_OscConfig+0x650>)
 80053fa:	f7fb fee6 	bl	80011ca <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d903      	bls.n	800540e <HAL_RCC_OscConfig+0x4b6>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	2b3f      	cmp	r3, #63	@ 0x3f
 800540c:	d904      	bls.n	8005418 <HAL_RCC_OscConfig+0x4c0>
 800540e:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8005412:	4865      	ldr	r0, [pc, #404]	@ (80055a8 <HAL_RCC_OscConfig+0x650>)
 8005414:	f7fb fed9 	bl	80011ca <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	2b31      	cmp	r3, #49	@ 0x31
 800541e:	d904      	bls.n	800542a <HAL_RCC_OscConfig+0x4d2>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8005428:	d904      	bls.n	8005434 <HAL_RCC_OscConfig+0x4dc>
 800542a:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 800542e:	485e      	ldr	r0, [pc, #376]	@ (80055a8 <HAL_RCC_OscConfig+0x650>)
 8005430:	f7fb fecb 	bl	80011ca <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005438:	2b02      	cmp	r3, #2
 800543a:	d010      	beq.n	800545e <HAL_RCC_OscConfig+0x506>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005440:	2b04      	cmp	r3, #4
 8005442:	d00c      	beq.n	800545e <HAL_RCC_OscConfig+0x506>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005448:	2b06      	cmp	r3, #6
 800544a:	d008      	beq.n	800545e <HAL_RCC_OscConfig+0x506>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005450:	2b08      	cmp	r3, #8
 8005452:	d004      	beq.n	800545e <HAL_RCC_OscConfig+0x506>
 8005454:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8005458:	4853      	ldr	r0, [pc, #332]	@ (80055a8 <HAL_RCC_OscConfig+0x650>)
 800545a:	f7fb feb6 	bl	80011ca <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005462:	2b01      	cmp	r3, #1
 8005464:	d903      	bls.n	800546e <HAL_RCC_OscConfig+0x516>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546a:	2b0f      	cmp	r3, #15
 800546c:	d904      	bls.n	8005478 <HAL_RCC_OscConfig+0x520>
 800546e:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8005472:	484d      	ldr	r0, [pc, #308]	@ (80055a8 <HAL_RCC_OscConfig+0x650>)
 8005474:	f7fb fea9 	bl	80011ca <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005478:	4b4c      	ldr	r3, [pc, #304]	@ (80055ac <HAL_RCC_OscConfig+0x654>)
 800547a:	2200      	movs	r2, #0
 800547c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547e:	f7fd f961 	bl	8002744 <HAL_GetTick>
 8005482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005484:	e008      	b.n	8005498 <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005486:	f7fd f95d 	bl	8002744 <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b02      	cmp	r3, #2
 8005492:	d901      	bls.n	8005498 <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e081      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005498:	4b42      	ldr	r3, [pc, #264]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d1f0      	bne.n	8005486 <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	69da      	ldr	r2, [r3, #28]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b2:	019b      	lsls	r3, r3, #6
 80054b4:	431a      	orrs	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ba:	085b      	lsrs	r3, r3, #1
 80054bc:	3b01      	subs	r3, #1
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	431a      	orrs	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c6:	061b      	lsls	r3, r3, #24
 80054c8:	4936      	ldr	r1, [pc, #216]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054ce:	4b37      	ldr	r3, [pc, #220]	@ (80055ac <HAL_RCC_OscConfig+0x654>)
 80054d0:	2201      	movs	r2, #1
 80054d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d4:	f7fd f936 	bl	8002744 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054dc:	f7fd f932 	bl	8002744 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e056      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ee:	4b2d      	ldr	r3, [pc, #180]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d0f0      	beq.n	80054dc <HAL_RCC_OscConfig+0x584>
 80054fa:	e04e      	b.n	800559a <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fc:	4b2b      	ldr	r3, [pc, #172]	@ (80055ac <HAL_RCC_OscConfig+0x654>)
 80054fe:	2200      	movs	r2, #0
 8005500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005502:	f7fd f91f 	bl	8002744 <HAL_GetTick>
 8005506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005508:	e008      	b.n	800551c <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800550a:	f7fd f91b 	bl	8002744 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d901      	bls.n	800551c <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e03f      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800551c:	4b21      	ldr	r3, [pc, #132]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1f0      	bne.n	800550a <HAL_RCC_OscConfig+0x5b2>
 8005528:	e037      	b.n	800559a <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d101      	bne.n	8005536 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e032      	b.n	800559c <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005536:	4b1b      	ldr	r3, [pc, #108]	@ (80055a4 <HAL_RCC_OscConfig+0x64c>)
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d028      	beq.n	8005596 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800554e:	429a      	cmp	r2, r3
 8005550:	d121      	bne.n	8005596 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800555c:	429a      	cmp	r2, r3
 800555e:	d11a      	bne.n	8005596 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005566:	4013      	ands	r3, r2
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800556c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800556e:	4293      	cmp	r3, r2
 8005570:	d111      	bne.n	8005596 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557c:	085b      	lsrs	r3, r3, #1
 800557e:	3b01      	subs	r3, #1
 8005580:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005582:	429a      	cmp	r2, r3
 8005584:	d107      	bne.n	8005596 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005590:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005592:	429a      	cmp	r2, r3
 8005594:	d001      	beq.n	800559a <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e000      	b.n	800559c <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40023800 	.word	0x40023800
 80055a8:	08010460 	.word	0x08010460
 80055ac:	42470060 	.word	0x42470060

080055b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e174      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <HAL_RCC_ClockConfig+0x24>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b0f      	cmp	r3, #15
 80055d2:	d904      	bls.n	80055de <HAL_RCC_ClockConfig+0x2e>
 80055d4:	f240 215a 	movw	r1, #602	@ 0x25a
 80055d8:	487b      	ldr	r0, [pc, #492]	@ (80057c8 <HAL_RCC_ClockConfig+0x218>)
 80055da:	f7fb fdf6 	bl	80011ca <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d019      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d016      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d013      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	2b03      	cmp	r3, #3
 80055f4:	d010      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b04      	cmp	r3, #4
 80055fa:	d00d      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b05      	cmp	r3, #5
 8005600:	d00a      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b06      	cmp	r3, #6
 8005606:	d007      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	2b07      	cmp	r3, #7
 800560c:	d004      	beq.n	8005618 <HAL_RCC_ClockConfig+0x68>
 800560e:	f240 215b 	movw	r1, #603	@ 0x25b
 8005612:	486d      	ldr	r0, [pc, #436]	@ (80057c8 <HAL_RCC_ClockConfig+0x218>)
 8005614:	f7fb fdd9 	bl	80011ca <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005618:	4b6c      	ldr	r3, [pc, #432]	@ (80057cc <HAL_RCC_ClockConfig+0x21c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0307 	and.w	r3, r3, #7
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d90c      	bls.n	8005640 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005626:	4b69      	ldr	r3, [pc, #420]	@ (80057cc <HAL_RCC_ClockConfig+0x21c>)
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800562e:	4b67      	ldr	r3, [pc, #412]	@ (80057cc <HAL_RCC_ClockConfig+0x21c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0307 	and.w	r3, r3, #7
 8005636:	683a      	ldr	r2, [r7, #0]
 8005638:	429a      	cmp	r2, r3
 800563a:	d001      	beq.n	8005640 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e136      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d049      	beq.n	80056e0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005658:	4b5d      	ldr	r3, [pc, #372]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	4a5c      	ldr	r2, [pc, #368]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 800565e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005662:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0308 	and.w	r3, r3, #8
 800566c:	2b00      	cmp	r3, #0
 800566e:	d005      	beq.n	800567c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005670:	4b57      	ldr	r3, [pc, #348]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	4a56      	ldr	r2, [pc, #344]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005676:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800567a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d024      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	2b80      	cmp	r3, #128	@ 0x80
 800568a:	d020      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	2b90      	cmp	r3, #144	@ 0x90
 8005692:	d01c      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	2ba0      	cmp	r3, #160	@ 0xa0
 800569a:	d018      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	2bb0      	cmp	r3, #176	@ 0xb0
 80056a2:	d014      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80056aa:	d010      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	2bd0      	cmp	r3, #208	@ 0xd0
 80056b2:	d00c      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	2be0      	cmp	r3, #224	@ 0xe0
 80056ba:	d008      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2bf0      	cmp	r3, #240	@ 0xf0
 80056c2:	d004      	beq.n	80056ce <HAL_RCC_ClockConfig+0x11e>
 80056c4:	f240 217e 	movw	r1, #638	@ 0x27e
 80056c8:	483f      	ldr	r0, [pc, #252]	@ (80057c8 <HAL_RCC_ClockConfig+0x218>)
 80056ca:	f7fb fd7e 	bl	80011ca <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056ce:	4b40      	ldr	r3, [pc, #256]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	493d      	ldr	r1, [pc, #244]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d059      	beq.n	80057a0 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d010      	beq.n	8005716 <HAL_RCC_ClockConfig+0x166>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d00c      	beq.n	8005716 <HAL_RCC_ClockConfig+0x166>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b02      	cmp	r3, #2
 8005702:	d008      	beq.n	8005716 <HAL_RCC_ClockConfig+0x166>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	2b03      	cmp	r3, #3
 800570a:	d004      	beq.n	8005716 <HAL_RCC_ClockConfig+0x166>
 800570c:	f240 2185 	movw	r1, #645	@ 0x285
 8005710:	482d      	ldr	r0, [pc, #180]	@ (80057c8 <HAL_RCC_ClockConfig+0x218>)
 8005712:	f7fb fd5a 	bl	80011ca <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d107      	bne.n	800572e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800571e:	4b2c      	ldr	r3, [pc, #176]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d119      	bne.n	800575e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e0bf      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	2b02      	cmp	r3, #2
 8005734:	d003      	beq.n	800573e <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800573a:	2b03      	cmp	r3, #3
 800573c:	d107      	bne.n	800574e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800573e:	4b24      	ldr	r3, [pc, #144]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d109      	bne.n	800575e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e0af      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800574e:	4b20      	ldr	r3, [pc, #128]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e0a7      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800575e:	4b1c      	ldr	r3, [pc, #112]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f023 0203 	bic.w	r2, r3, #3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	4919      	ldr	r1, [pc, #100]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 800576c:	4313      	orrs	r3, r2
 800576e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005770:	f7fc ffe8 	bl	8002744 <HAL_GetTick>
 8005774:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005776:	e00a      	b.n	800578e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005778:	f7fc ffe4 	bl	8002744 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005786:	4293      	cmp	r3, r2
 8005788:	d901      	bls.n	800578e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e08f      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800578e:	4b10      	ldr	r3, [pc, #64]	@ (80057d0 <HAL_RCC_ClockConfig+0x220>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f003 020c 	and.w	r2, r3, #12
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	429a      	cmp	r2, r3
 800579e:	d1eb      	bne.n	8005778 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057a0:	4b0a      	ldr	r3, [pc, #40]	@ (80057cc <HAL_RCC_ClockConfig+0x21c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0307 	and.w	r3, r3, #7
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d212      	bcs.n	80057d4 <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ae:	4b07      	ldr	r3, [pc, #28]	@ (80057cc <HAL_RCC_ClockConfig+0x21c>)
 80057b0:	683a      	ldr	r2, [r7, #0]
 80057b2:	b2d2      	uxtb	r2, r2
 80057b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057b6:	4b05      	ldr	r3, [pc, #20]	@ (80057cc <HAL_RCC_ClockConfig+0x21c>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0307 	and.w	r3, r3, #7
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d007      	beq.n	80057d4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e072      	b.n	80058ae <HAL_RCC_ClockConfig+0x2fe>
 80057c8:	08010460 	.word	0x08010460
 80057cc:	40023c00 	.word	0x40023c00
 80057d0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d025      	beq.n	800582c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d018      	beq.n	800581a <HAL_RCC_ClockConfig+0x26a>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f0:	d013      	beq.n	800581a <HAL_RCC_ClockConfig+0x26a>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80057fa:	d00e      	beq.n	800581a <HAL_RCC_ClockConfig+0x26a>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8005804:	d009      	beq.n	800581a <HAL_RCC_ClockConfig+0x26a>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800580e:	d004      	beq.n	800581a <HAL_RCC_ClockConfig+0x26a>
 8005810:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8005814:	4828      	ldr	r0, [pc, #160]	@ (80058b8 <HAL_RCC_ClockConfig+0x308>)
 8005816:	f7fb fcd8 	bl	80011ca <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800581a:	4b28      	ldr	r3, [pc, #160]	@ (80058bc <HAL_RCC_ClockConfig+0x30c>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	4925      	ldr	r1, [pc, #148]	@ (80058bc <HAL_RCC_ClockConfig+0x30c>)
 8005828:	4313      	orrs	r3, r2
 800582a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b00      	cmp	r3, #0
 8005836:	d026      	beq.n	8005886 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d018      	beq.n	8005872 <HAL_RCC_ClockConfig+0x2c2>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005848:	d013      	beq.n	8005872 <HAL_RCC_ClockConfig+0x2c2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005852:	d00e      	beq.n	8005872 <HAL_RCC_ClockConfig+0x2c2>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800585c:	d009      	beq.n	8005872 <HAL_RCC_ClockConfig+0x2c2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8005866:	d004      	beq.n	8005872 <HAL_RCC_ClockConfig+0x2c2>
 8005868:	f240 21ca 	movw	r1, #714	@ 0x2ca
 800586c:	4812      	ldr	r0, [pc, #72]	@ (80058b8 <HAL_RCC_ClockConfig+0x308>)
 800586e:	f7fb fcac 	bl	80011ca <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005872:	4b12      	ldr	r3, [pc, #72]	@ (80058bc <HAL_RCC_ClockConfig+0x30c>)
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	490e      	ldr	r1, [pc, #56]	@ (80058bc <HAL_RCC_ClockConfig+0x30c>)
 8005882:	4313      	orrs	r3, r2
 8005884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005886:	f000 f821 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 800588a:	4602      	mov	r2, r0
 800588c:	4b0b      	ldr	r3, [pc, #44]	@ (80058bc <HAL_RCC_ClockConfig+0x30c>)
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	091b      	lsrs	r3, r3, #4
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	490a      	ldr	r1, [pc, #40]	@ (80058c0 <HAL_RCC_ClockConfig+0x310>)
 8005898:	5ccb      	ldrb	r3, [r1, r3]
 800589a:	fa22 f303 	lsr.w	r3, r2, r3
 800589e:	4a09      	ldr	r2, [pc, #36]	@ (80058c4 <HAL_RCC_ClockConfig+0x314>)
 80058a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80058a2:	4b09      	ldr	r3, [pc, #36]	@ (80058c8 <HAL_RCC_ClockConfig+0x318>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fb fd74 	bl	8001394 <HAL_InitTick>

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	08010460 	.word	0x08010460
 80058bc:	40023800 	.word	0x40023800
 80058c0:	08010628 	.word	0x08010628
 80058c4:	20000004 	.word	0x20000004
 80058c8:	20000020 	.word	0x20000020

080058cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058d0:	b094      	sub	sp, #80	@ 0x50
 80058d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80058d4:	2300      	movs	r3, #0
 80058d6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80058d8:	2300      	movs	r3, #0
 80058da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80058dc:	2300      	movs	r3, #0
 80058de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058e4:	4b79      	ldr	r3, [pc, #484]	@ (8005acc <HAL_RCC_GetSysClockFreq+0x200>)
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f003 030c 	and.w	r3, r3, #12
 80058ec:	2b08      	cmp	r3, #8
 80058ee:	d00d      	beq.n	800590c <HAL_RCC_GetSysClockFreq+0x40>
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	f200 80e1 	bhi.w	8005ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d002      	beq.n	8005900 <HAL_RCC_GetSysClockFreq+0x34>
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d003      	beq.n	8005906 <HAL_RCC_GetSysClockFreq+0x3a>
 80058fe:	e0db      	b.n	8005ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005900:	4b73      	ldr	r3, [pc, #460]	@ (8005ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005902:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005904:	e0db      	b.n	8005abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005906:	4b73      	ldr	r3, [pc, #460]	@ (8005ad4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005908:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800590a:	e0d8      	b.n	8005abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800590c:	4b6f      	ldr	r3, [pc, #444]	@ (8005acc <HAL_RCC_GetSysClockFreq+0x200>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005914:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005916:	4b6d      	ldr	r3, [pc, #436]	@ (8005acc <HAL_RCC_GetSysClockFreq+0x200>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d063      	beq.n	80059ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005922:	4b6a      	ldr	r3, [pc, #424]	@ (8005acc <HAL_RCC_GetSysClockFreq+0x200>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	099b      	lsrs	r3, r3, #6
 8005928:	2200      	movs	r2, #0
 800592a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800592c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800592e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005934:	633b      	str	r3, [r7, #48]	@ 0x30
 8005936:	2300      	movs	r3, #0
 8005938:	637b      	str	r3, [r7, #52]	@ 0x34
 800593a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800593e:	4622      	mov	r2, r4
 8005940:	462b      	mov	r3, r5
 8005942:	f04f 0000 	mov.w	r0, #0
 8005946:	f04f 0100 	mov.w	r1, #0
 800594a:	0159      	lsls	r1, r3, #5
 800594c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005950:	0150      	lsls	r0, r2, #5
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4621      	mov	r1, r4
 8005958:	1a51      	subs	r1, r2, r1
 800595a:	6139      	str	r1, [r7, #16]
 800595c:	4629      	mov	r1, r5
 800595e:	eb63 0301 	sbc.w	r3, r3, r1
 8005962:	617b      	str	r3, [r7, #20]
 8005964:	f04f 0200 	mov.w	r2, #0
 8005968:	f04f 0300 	mov.w	r3, #0
 800596c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005970:	4659      	mov	r1, fp
 8005972:	018b      	lsls	r3, r1, #6
 8005974:	4651      	mov	r1, sl
 8005976:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800597a:	4651      	mov	r1, sl
 800597c:	018a      	lsls	r2, r1, #6
 800597e:	4651      	mov	r1, sl
 8005980:	ebb2 0801 	subs.w	r8, r2, r1
 8005984:	4659      	mov	r1, fp
 8005986:	eb63 0901 	sbc.w	r9, r3, r1
 800598a:	f04f 0200 	mov.w	r2, #0
 800598e:	f04f 0300 	mov.w	r3, #0
 8005992:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005996:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800599a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800599e:	4690      	mov	r8, r2
 80059a0:	4699      	mov	r9, r3
 80059a2:	4623      	mov	r3, r4
 80059a4:	eb18 0303 	adds.w	r3, r8, r3
 80059a8:	60bb      	str	r3, [r7, #8]
 80059aa:	462b      	mov	r3, r5
 80059ac:	eb49 0303 	adc.w	r3, r9, r3
 80059b0:	60fb      	str	r3, [r7, #12]
 80059b2:	f04f 0200 	mov.w	r2, #0
 80059b6:	f04f 0300 	mov.w	r3, #0
 80059ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80059be:	4629      	mov	r1, r5
 80059c0:	024b      	lsls	r3, r1, #9
 80059c2:	4621      	mov	r1, r4
 80059c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80059c8:	4621      	mov	r1, r4
 80059ca:	024a      	lsls	r2, r1, #9
 80059cc:	4610      	mov	r0, r2
 80059ce:	4619      	mov	r1, r3
 80059d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059d2:	2200      	movs	r2, #0
 80059d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059dc:	f7fa fe84 	bl	80006e8 <__aeabi_uldivmod>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4613      	mov	r3, r2
 80059e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059e8:	e058      	b.n	8005a9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ea:	4b38      	ldr	r3, [pc, #224]	@ (8005acc <HAL_RCC_GetSysClockFreq+0x200>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	099b      	lsrs	r3, r3, #6
 80059f0:	2200      	movs	r2, #0
 80059f2:	4618      	mov	r0, r3
 80059f4:	4611      	mov	r1, r2
 80059f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059fa:	623b      	str	r3, [r7, #32]
 80059fc:	2300      	movs	r3, #0
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a04:	4642      	mov	r2, r8
 8005a06:	464b      	mov	r3, r9
 8005a08:	f04f 0000 	mov.w	r0, #0
 8005a0c:	f04f 0100 	mov.w	r1, #0
 8005a10:	0159      	lsls	r1, r3, #5
 8005a12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a16:	0150      	lsls	r0, r2, #5
 8005a18:	4602      	mov	r2, r0
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	4641      	mov	r1, r8
 8005a1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a22:	4649      	mov	r1, r9
 8005a24:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a3c:	ebb2 040a 	subs.w	r4, r2, sl
 8005a40:	eb63 050b 	sbc.w	r5, r3, fp
 8005a44:	f04f 0200 	mov.w	r2, #0
 8005a48:	f04f 0300 	mov.w	r3, #0
 8005a4c:	00eb      	lsls	r3, r5, #3
 8005a4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a52:	00e2      	lsls	r2, r4, #3
 8005a54:	4614      	mov	r4, r2
 8005a56:	461d      	mov	r5, r3
 8005a58:	4643      	mov	r3, r8
 8005a5a:	18e3      	adds	r3, r4, r3
 8005a5c:	603b      	str	r3, [r7, #0]
 8005a5e:	464b      	mov	r3, r9
 8005a60:	eb45 0303 	adc.w	r3, r5, r3
 8005a64:	607b      	str	r3, [r7, #4]
 8005a66:	f04f 0200 	mov.w	r2, #0
 8005a6a:	f04f 0300 	mov.w	r3, #0
 8005a6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a72:	4629      	mov	r1, r5
 8005a74:	028b      	lsls	r3, r1, #10
 8005a76:	4621      	mov	r1, r4
 8005a78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	028a      	lsls	r2, r1, #10
 8005a80:	4610      	mov	r0, r2
 8005a82:	4619      	mov	r1, r3
 8005a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a86:	2200      	movs	r2, #0
 8005a88:	61bb      	str	r3, [r7, #24]
 8005a8a:	61fa      	str	r2, [r7, #28]
 8005a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a90:	f7fa fe2a 	bl	80006e8 <__aeabi_uldivmod>
 8005a94:	4602      	mov	r2, r0
 8005a96:	460b      	mov	r3, r1
 8005a98:	4613      	mov	r3, r2
 8005a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005acc <HAL_RCC_GetSysClockFreq+0x200>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	0c1b      	lsrs	r3, r3, #16
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ab6:	e002      	b.n	8005abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ab8:	4b05      	ldr	r3, [pc, #20]	@ (8005ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005aba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005abc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3750      	adds	r7, #80	@ 0x50
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aca:	bf00      	nop
 8005acc:	40023800 	.word	0x40023800
 8005ad0:	00f42400 	.word	0x00f42400
 8005ad4:	007a1200 	.word	0x007a1200

08005ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005adc:	4b03      	ldr	r3, [pc, #12]	@ (8005aec <HAL_RCC_GetHCLKFreq+0x14>)
 8005ade:	681b      	ldr	r3, [r3, #0]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20000004 	.word	0x20000004

08005af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005af4:	f7ff fff0 	bl	8005ad8 <HAL_RCC_GetHCLKFreq>
 8005af8:	4602      	mov	r2, r0
 8005afa:	4b05      	ldr	r3, [pc, #20]	@ (8005b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	0a9b      	lsrs	r3, r3, #10
 8005b00:	f003 0307 	and.w	r3, r3, #7
 8005b04:	4903      	ldr	r1, [pc, #12]	@ (8005b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b06:	5ccb      	ldrb	r3, [r1, r3]
 8005b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40023800 	.word	0x40023800
 8005b14:	08010638 	.word	0x08010638

08005b18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	220f      	movs	r2, #15
 8005b26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b28:	4b12      	ldr	r3, [pc, #72]	@ (8005b74 <HAL_RCC_GetClockConfig+0x5c>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f003 0203 	and.w	r2, r3, #3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005b34:	4b0f      	ldr	r3, [pc, #60]	@ (8005b74 <HAL_RCC_GetClockConfig+0x5c>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b40:	4b0c      	ldr	r3, [pc, #48]	@ (8005b74 <HAL_RCC_GetClockConfig+0x5c>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005b4c:	4b09      	ldr	r3, [pc, #36]	@ (8005b74 <HAL_RCC_GetClockConfig+0x5c>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	08db      	lsrs	r3, r3, #3
 8005b52:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b5a:	4b07      	ldr	r3, [pc, #28]	@ (8005b78 <HAL_RCC_GetClockConfig+0x60>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0207 	and.w	r2, r3, #7
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	601a      	str	r2, [r3, #0]
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40023800 	.word	0x40023800
 8005b78:	40023c00 	.word	0x40023c00

08005b7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e18c      	b.n	8005ea8 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a75      	ldr	r2, [pc, #468]	@ (8005d68 <HAL_SPI_Init+0x1ec>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d018      	beq.n	8005bca <HAL_SPI_Init+0x4e>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a73      	ldr	r2, [pc, #460]	@ (8005d6c <HAL_SPI_Init+0x1f0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d013      	beq.n	8005bca <HAL_SPI_Init+0x4e>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a72      	ldr	r2, [pc, #456]	@ (8005d70 <HAL_SPI_Init+0x1f4>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d00e      	beq.n	8005bca <HAL_SPI_Init+0x4e>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a70      	ldr	r2, [pc, #448]	@ (8005d74 <HAL_SPI_Init+0x1f8>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d009      	beq.n	8005bca <HAL_SPI_Init+0x4e>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a6f      	ldr	r2, [pc, #444]	@ (8005d78 <HAL_SPI_Init+0x1fc>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d004      	beq.n	8005bca <HAL_SPI_Init+0x4e>
 8005bc0:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8005bc4:	486d      	ldr	r0, [pc, #436]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005bc6:	f7fb fb00 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d009      	beq.n	8005be6 <HAL_SPI_Init+0x6a>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bda:	d004      	beq.n	8005be6 <HAL_SPI_Init+0x6a>
 8005bdc:	f240 1143 	movw	r1, #323	@ 0x143
 8005be0:	4866      	ldr	r0, [pc, #408]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005be2:	f7fb faf2 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00e      	beq.n	8005c0c <HAL_SPI_Init+0x90>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf6:	d009      	beq.n	8005c0c <HAL_SPI_Init+0x90>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c00:	d004      	beq.n	8005c0c <HAL_SPI_Init+0x90>
 8005c02:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8005c06:	485d      	ldr	r0, [pc, #372]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005c08:	f7fb fadf 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c14:	d008      	beq.n	8005c28 <HAL_SPI_Init+0xac>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d004      	beq.n	8005c28 <HAL_SPI_Init+0xac>
 8005c1e:	f240 1145 	movw	r1, #325	@ 0x145
 8005c22:	4856      	ldr	r0, [pc, #344]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005c24:	f7fb fad1 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	699b      	ldr	r3, [r3, #24]
 8005c2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c30:	d00d      	beq.n	8005c4e <HAL_SPI_Init+0xd2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d009      	beq.n	8005c4e <HAL_SPI_Init+0xd2>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c42:	d004      	beq.n	8005c4e <HAL_SPI_Init+0xd2>
 8005c44:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8005c48:	484c      	ldr	r0, [pc, #304]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005c4a:	f7fb fabe 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d020      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	2b08      	cmp	r3, #8
 8005c5c:	d01c      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	2b10      	cmp	r3, #16
 8005c64:	d018      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	2b18      	cmp	r3, #24
 8005c6c:	d014      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	2b20      	cmp	r3, #32
 8005c74:	d010      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	69db      	ldr	r3, [r3, #28]
 8005c7a:	2b28      	cmp	r3, #40	@ 0x28
 8005c7c:	d00c      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	2b30      	cmp	r3, #48	@ 0x30
 8005c84:	d008      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	69db      	ldr	r3, [r3, #28]
 8005c8a:	2b38      	cmp	r3, #56	@ 0x38
 8005c8c:	d004      	beq.n	8005c98 <HAL_SPI_Init+0x11c>
 8005c8e:	f240 1147 	movw	r1, #327	@ 0x147
 8005c92:	483a      	ldr	r0, [pc, #232]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005c94:	f7fb fa99 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a1b      	ldr	r3, [r3, #32]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d008      	beq.n	8005cb2 <HAL_SPI_Init+0x136>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	2b80      	cmp	r3, #128	@ 0x80
 8005ca6:	d004      	beq.n	8005cb2 <HAL_SPI_Init+0x136>
 8005ca8:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8005cac:	4833      	ldr	r0, [pc, #204]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005cae:	f7fb fa8c 	bl	80011ca <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d008      	beq.n	8005ccc <HAL_SPI_Init+0x150>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbe:	2b10      	cmp	r3, #16
 8005cc0:	d004      	beq.n	8005ccc <HAL_SPI_Init+0x150>
 8005cc2:	f240 1149 	movw	r1, #329	@ 0x149
 8005cc6:	482d      	ldr	r0, [pc, #180]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005cc8:	f7fb fa7f 	bl	80011ca <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d155      	bne.n	8005d80 <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d008      	beq.n	8005cee <HAL_SPI_Init+0x172>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d004      	beq.n	8005cee <HAL_SPI_Init+0x172>
 8005ce4:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8005ce8:	4824      	ldr	r0, [pc, #144]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005cea:	f7fb fa6e 	bl	80011ca <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d008      	beq.n	8005d08 <HAL_SPI_Init+0x18c>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d004      	beq.n	8005d08 <HAL_SPI_Init+0x18c>
 8005cfe:	f240 114d 	movw	r1, #333	@ 0x14d
 8005d02:	481e      	ldr	r0, [pc, #120]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005d04:	f7fb fa61 	bl	80011ca <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d10:	d125      	bne.n	8005d5e <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d05d      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	2b08      	cmp	r3, #8
 8005d20:	d059      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	2b10      	cmp	r3, #16
 8005d28:	d055      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	2b18      	cmp	r3, #24
 8005d30:	d051      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	2b20      	cmp	r3, #32
 8005d38:	d04d      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	2b28      	cmp	r3, #40	@ 0x28
 8005d40:	d049      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	2b30      	cmp	r3, #48	@ 0x30
 8005d48:	d045      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	69db      	ldr	r3, [r3, #28]
 8005d4e:	2b38      	cmp	r3, #56	@ 0x38
 8005d50:	d041      	beq.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d52:	f240 1151 	movw	r1, #337	@ 0x151
 8005d56:	4809      	ldr	r0, [pc, #36]	@ (8005d7c <HAL_SPI_Init+0x200>)
 8005d58:	f7fb fa37 	bl	80011ca <assert_failed>
 8005d5c:	e03b      	b.n	8005dd6 <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	61da      	str	r2, [r3, #28]
 8005d64:	e037      	b.n	8005dd6 <HAL_SPI_Init+0x25a>
 8005d66:	bf00      	nop
 8005d68:	40013000 	.word	0x40013000
 8005d6c:	40003800 	.word	0x40003800
 8005d70:	40003c00 	.word	0x40003c00
 8005d74:	40013400 	.word	0x40013400
 8005d78:	40015000 	.word	0x40015000
 8005d7c:	08010498 	.word	0x08010498
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d020      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	2b08      	cmp	r3, #8
 8005d8e:	d01c      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d018      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	69db      	ldr	r3, [r3, #28]
 8005d9c:	2b18      	cmp	r3, #24
 8005d9e:	d014      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	69db      	ldr	r3, [r3, #28]
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d010      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	69db      	ldr	r3, [r3, #28]
 8005dac:	2b28      	cmp	r3, #40	@ 0x28
 8005dae:	d00c      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	69db      	ldr	r3, [r3, #28]
 8005db4:	2b30      	cmp	r3, #48	@ 0x30
 8005db6:	d008      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	2b38      	cmp	r3, #56	@ 0x38
 8005dbe:	d004      	beq.n	8005dca <HAL_SPI_Init+0x24e>
 8005dc0:	f240 115b 	movw	r1, #347	@ 0x15b
 8005dc4:	483a      	ldr	r0, [pc, #232]	@ (8005eb0 <HAL_SPI_Init+0x334>)
 8005dc6:	f7fb fa00 	bl	80011ca <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d106      	bne.n	8005df6 <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f7fb fa2b 	bl	800124c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e0c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	431a      	orrs	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e46:	431a      	orrs	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	69db      	ldr	r3, [r3, #28]
 8005e4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e50:	431a      	orrs	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e5a:	ea42 0103 	orr.w	r1, r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e62:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	0c1b      	lsrs	r3, r3, #16
 8005e74:	f003 0104 	and.w	r1, r3, #4
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7c:	f003 0210 	and.w	r2, r3, #16
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	69da      	ldr	r2, [r3, #28]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e96:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3708      	adds	r7, #8
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	08010498 	.word	0x08010498

08005eb4 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b088      	sub	sp, #32
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	603b      	str	r3, [r7, #0]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d009      	beq.n	8005ee0 <HAL_SPI_Transmit+0x2c>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed4:	d004      	beq.n	8005ee0 <HAL_SPI_Transmit+0x2c>
 8005ed6:	f240 3109 	movw	r1, #777	@ 0x309
 8005eda:	4886      	ldr	r0, [pc, #536]	@ (80060f4 <HAL_SPI_Transmit+0x240>)
 8005edc:	f7fb f975 	bl	80011ca <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ee0:	f7fc fc30 	bl	8002744 <HAL_GetTick>
 8005ee4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005ee6:	88fb      	ldrh	r3, [r7, #6]
 8005ee8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d001      	beq.n	8005efa <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e12c      	b.n	8006154 <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d002      	beq.n	8005f06 <HAL_SPI_Transmit+0x52>
 8005f00:	88fb      	ldrh	r3, [r7, #6]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d101      	bne.n	8005f0a <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e124      	b.n	8006154 <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d101      	bne.n	8005f18 <HAL_SPI_Transmit+0x64>
 8005f14:	2302      	movs	r3, #2
 8005f16:	e11d      	b.n	8006154 <HAL_SPI_Transmit+0x2a0>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2203      	movs	r2, #3
 8005f24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	88fa      	ldrh	r2, [r7, #6]
 8005f38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	88fa      	ldrh	r2, [r7, #6]
 8005f3e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f66:	d10f      	bne.n	8005f88 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f76:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f92:	2b40      	cmp	r3, #64	@ 0x40
 8005f94:	d007      	beq.n	8005fa6 <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fa4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fae:	d152      	bne.n	8006056 <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d002      	beq.n	8005fbe <HAL_SPI_Transmit+0x10a>
 8005fb8:	8b7b      	ldrh	r3, [r7, #26]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d145      	bne.n	800604a <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc2:	881a      	ldrh	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fce:	1c9a      	adds	r2, r3, #2
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005fe2:	e032      	b.n	800604a <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f003 0302 	and.w	r3, r3, #2
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d112      	bne.n	8006018 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff6:	881a      	ldrh	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006002:	1c9a      	adds	r2, r3, #2
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006016:	e018      	b.n	800604a <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006018:	f7fc fb94 	bl	8002744 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d803      	bhi.n	8006030 <HAL_SPI_Transmit+0x17c>
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602e:	d102      	bne.n	8006036 <HAL_SPI_Transmit+0x182>
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d109      	bne.n	800604a <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e084      	b.n	8006154 <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800604e:	b29b      	uxth	r3, r3
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1c7      	bne.n	8005fe4 <HAL_SPI_Transmit+0x130>
 8006054:	e055      	b.n	8006102 <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <HAL_SPI_Transmit+0x1b0>
 800605e:	8b7b      	ldrh	r3, [r7, #26]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d149      	bne.n	80060f8 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	330c      	adds	r3, #12
 800606e:	7812      	ldrb	r2, [r2, #0]
 8006070:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006076:	1c5a      	adds	r2, r3, #1
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800608a:	e035      	b.n	80060f8 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	2b02      	cmp	r3, #2
 8006098:	d113      	bne.n	80060c2 <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	330c      	adds	r3, #12
 80060a4:	7812      	ldrb	r2, [r2, #0]
 80060a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ac:	1c5a      	adds	r2, r3, #1
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	3b01      	subs	r3, #1
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80060c0:	e01a      	b.n	80060f8 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060c2:	f7fc fb3f 	bl	8002744 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d803      	bhi.n	80060da <HAL_SPI_Transmit+0x226>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d8:	d102      	bne.n	80060e0 <HAL_SPI_Transmit+0x22c>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10b      	bne.n	80060f8 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e02f      	b.n	8006154 <HAL_SPI_Transmit+0x2a0>
 80060f4:	08010498 	.word	0x08010498
    while (hspi->TxXferCount > 0U)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1c4      	bne.n	800608c <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006102:	69fa      	ldr	r2, [r7, #28]
 8006104:	6839      	ldr	r1, [r7, #0]
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 f8b0 	bl	800626c <SPI_EndRxTxTransaction>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2220      	movs	r2, #32
 8006116:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10a      	bne.n	8006136 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006120:	2300      	movs	r3, #0
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	617b      	str	r3, [r7, #20]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e000      	b.n	8006154 <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 8006152:	2300      	movs	r3, #0
  }
}
 8006154:	4618      	mov	r0, r3
 8006156:	3720      	adds	r7, #32
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	603b      	str	r3, [r7, #0]
 8006168:	4613      	mov	r3, r2
 800616a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800616c:	f7fc faea 	bl	8002744 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006174:	1a9b      	subs	r3, r3, r2
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	4413      	add	r3, r2
 800617a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800617c:	f7fc fae2 	bl	8002744 <HAL_GetTick>
 8006180:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006182:	4b39      	ldr	r3, [pc, #228]	@ (8006268 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	015b      	lsls	r3, r3, #5
 8006188:	0d1b      	lsrs	r3, r3, #20
 800618a:	69fa      	ldr	r2, [r7, #28]
 800618c:	fb02 f303 	mul.w	r3, r2, r3
 8006190:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006192:	e055      	b.n	8006240 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619a:	d051      	beq.n	8006240 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800619c:	f7fc fad2 	bl	8002744 <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	69fa      	ldr	r2, [r7, #28]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d902      	bls.n	80061b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d13d      	bne.n	800622e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061ca:	d111      	bne.n	80061f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061d4:	d004      	beq.n	80061e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061de:	d107      	bne.n	80061f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061f8:	d10f      	bne.n	800621a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006218:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e018      	b.n	8006260 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d102      	bne.n	800623a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006234:	2300      	movs	r3, #0
 8006236:	61fb      	str	r3, [r7, #28]
 8006238:	e002      	b.n	8006240 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	3b01      	subs	r3, #1
 800623e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	689a      	ldr	r2, [r3, #8]
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	4013      	ands	r3, r2
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	429a      	cmp	r2, r3
 800624e:	bf0c      	ite	eq
 8006250:	2301      	moveq	r3, #1
 8006252:	2300      	movne	r3, #0
 8006254:	b2db      	uxtb	r3, r3
 8006256:	461a      	mov	r2, r3
 8006258:	79fb      	ldrb	r3, [r7, #7]
 800625a:	429a      	cmp	r2, r3
 800625c:	d19a      	bne.n	8006194 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3720      	adds	r7, #32
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}
 8006268:	20000004 	.word	0x20000004

0800626c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b088      	sub	sp, #32
 8006270:	af02      	add	r7, sp, #8
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2201      	movs	r2, #1
 8006280:	2102      	movs	r1, #2
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	f7ff ff6a 	bl	800615c <SPI_WaitFlagStateUntilTimeout>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d007      	beq.n	800629e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006292:	f043 0220 	orr.w	r2, r3, #32
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	e032      	b.n	8006304 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800629e:	4b1b      	ldr	r3, [pc, #108]	@ (800630c <SPI_EndRxTxTransaction+0xa0>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006310 <SPI_EndRxTxTransaction+0xa4>)
 80062a4:	fba2 2303 	umull	r2, r3, r2, r3
 80062a8:	0d5b      	lsrs	r3, r3, #21
 80062aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062bc:	d112      	bne.n	80062e4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2200      	movs	r2, #0
 80062c6:	2180      	movs	r1, #128	@ 0x80
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	f7ff ff47 	bl	800615c <SPI_WaitFlagStateUntilTimeout>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d016      	beq.n	8006302 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d8:	f043 0220 	orr.w	r2, r3, #32
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80062e0:	2303      	movs	r3, #3
 80062e2:	e00f      	b.n	8006304 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00a      	beq.n	8006300 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	3b01      	subs	r3, #1
 80062ee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062fa:	2b80      	cmp	r3, #128	@ 0x80
 80062fc:	d0f2      	beq.n	80062e4 <SPI_EndRxTxTransaction+0x78>
 80062fe:	e000      	b.n	8006302 <SPI_EndRxTxTransaction+0x96>
        break;
 8006300:	bf00      	nop
  }

  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3718      	adds	r7, #24
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	20000004 	.word	0x20000004
 8006310:	165e9f81 	.word	0x165e9f81

08006314 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e0cf      	b.n	80064c6 <HAL_TIM_Base_Init+0x1b2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a69      	ldr	r2, [pc, #420]	@ (80064d0 <HAL_TIM_Base_Init+0x1bc>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d027      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006338:	d022      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a65      	ldr	r2, [pc, #404]	@ (80064d4 <HAL_TIM_Base_Init+0x1c0>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d01d      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a63      	ldr	r2, [pc, #396]	@ (80064d8 <HAL_TIM_Base_Init+0x1c4>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d018      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a62      	ldr	r2, [pc, #392]	@ (80064dc <HAL_TIM_Base_Init+0x1c8>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d013      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a60      	ldr	r2, [pc, #384]	@ (80064e0 <HAL_TIM_Base_Init+0x1cc>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d00e      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a5f      	ldr	r2, [pc, #380]	@ (80064e4 <HAL_TIM_Base_Init+0x1d0>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d009      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a5d      	ldr	r2, [pc, #372]	@ (80064e8 <HAL_TIM_Base_Init+0x1d4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d004      	beq.n	8006380 <HAL_TIM_Base_Init+0x6c>
 8006376:	f240 1113 	movw	r1, #275	@ 0x113
 800637a:	485c      	ldr	r0, [pc, #368]	@ (80064ec <HAL_TIM_Base_Init+0x1d8>)
 800637c:	f7fa ff25 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d014      	beq.n	80063b2 <HAL_TIM_Base_Init+0x9e>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	2b10      	cmp	r3, #16
 800638e:	d010      	beq.n	80063b2 <HAL_TIM_Base_Init+0x9e>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	2b20      	cmp	r3, #32
 8006396:	d00c      	beq.n	80063b2 <HAL_TIM_Base_Init+0x9e>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	2b40      	cmp	r3, #64	@ 0x40
 800639e:	d008      	beq.n	80063b2 <HAL_TIM_Base_Init+0x9e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	2b60      	cmp	r3, #96	@ 0x60
 80063a6:	d004      	beq.n	80063b2 <HAL_TIM_Base_Init+0x9e>
 80063a8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80063ac:	484f      	ldr	r0, [pc, #316]	@ (80064ec <HAL_TIM_Base_Init+0x1d8>)
 80063ae:	f7fa ff0c 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00e      	beq.n	80063d8 <HAL_TIM_Base_Init+0xc4>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c2:	d009      	beq.n	80063d8 <HAL_TIM_Base_Init+0xc4>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063cc:	d004      	beq.n	80063d8 <HAL_TIM_Base_Init+0xc4>
 80063ce:	f240 1115 	movw	r1, #277	@ 0x115
 80063d2:	4846      	ldr	r0, [pc, #280]	@ (80064ec <HAL_TIM_Base_Init+0x1d8>)
 80063d4:	f7fa fef9 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063e0:	d004      	beq.n	80063ec <HAL_TIM_Base_Init+0xd8>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a3d      	ldr	r2, [pc, #244]	@ (80064dc <HAL_TIM_Base_Init+0x1c8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d107      	bne.n	80063fc <HAL_TIM_Base_Init+0xe8>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	bf14      	ite	ne
 80063f4:	2301      	movne	r3, #1
 80063f6:	2300      	moveq	r3, #0
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	e00e      	b.n	800641a <HAL_TIM_Base_Init+0x106>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d006      	beq.n	8006412 <HAL_TIM_Base_Init+0xfe>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800640c:	d201      	bcs.n	8006412 <HAL_TIM_Base_Init+0xfe>
 800640e:	2301      	movs	r3, #1
 8006410:	e000      	b.n	8006414 <HAL_TIM_Base_Init+0x100>
 8006412:	2300      	movs	r3, #0
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d104      	bne.n	8006428 <HAL_TIM_Base_Init+0x114>
 800641e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006422:	4832      	ldr	r0, [pc, #200]	@ (80064ec <HAL_TIM_Base_Init+0x1d8>)
 8006424:	f7fa fed1 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d008      	beq.n	8006442 <HAL_TIM_Base_Init+0x12e>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	2b80      	cmp	r3, #128	@ 0x80
 8006436:	d004      	beq.n	8006442 <HAL_TIM_Base_Init+0x12e>
 8006438:	f240 1117 	movw	r1, #279	@ 0x117
 800643c:	482b      	ldr	r0, [pc, #172]	@ (80064ec <HAL_TIM_Base_Init+0x1d8>)
 800643e:	f7fa fec4 	bl	80011ca <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d106      	bne.n	800645c <HAL_TIM_Base_Init+0x148>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7fb fa44 	bl	80018e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3304      	adds	r3, #4
 800646c:	4619      	mov	r1, r3
 800646e:	4610      	mov	r0, r2
 8006470:	f001 f958 	bl	8007724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	40010000 	.word	0x40010000
 80064d4:	40000400 	.word	0x40000400
 80064d8:	40000800 	.word	0x40000800
 80064dc:	40000c00 	.word	0x40000c00
 80064e0:	40014000 	.word	0x40014000
 80064e4:	40014400 	.word	0x40014400
 80064e8:	40014800 	.word	0x40014800
 80064ec:	080104d0 	.word	0x080104d0

080064f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a3d      	ldr	r2, [pc, #244]	@ (80065f4 <HAL_TIM_Base_Start_IT+0x104>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d027      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800650a:	d022      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a39      	ldr	r2, [pc, #228]	@ (80065f8 <HAL_TIM_Base_Start_IT+0x108>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d01d      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a38      	ldr	r2, [pc, #224]	@ (80065fc <HAL_TIM_Base_Start_IT+0x10c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d018      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a36      	ldr	r2, [pc, #216]	@ (8006600 <HAL_TIM_Base_Start_IT+0x110>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d013      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a35      	ldr	r2, [pc, #212]	@ (8006604 <HAL_TIM_Base_Start_IT+0x114>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d00e      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a33      	ldr	r2, [pc, #204]	@ (8006608 <HAL_TIM_Base_Start_IT+0x118>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d009      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a32      	ldr	r2, [pc, #200]	@ (800660c <HAL_TIM_Base_Start_IT+0x11c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d004      	beq.n	8006552 <HAL_TIM_Base_Start_IT+0x62>
 8006548:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 800654c:	4830      	ldr	r0, [pc, #192]	@ (8006610 <HAL_TIM_Base_Start_IT+0x120>)
 800654e:	f7fa fe3c 	bl	80011ca <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b01      	cmp	r3, #1
 800655c:	d001      	beq.n	8006562 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e044      	b.n	80065ec <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2202      	movs	r2, #2
 8006566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f042 0201 	orr.w	r2, r2, #1
 8006578:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a1d      	ldr	r2, [pc, #116]	@ (80065f4 <HAL_TIM_Base_Start_IT+0x104>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d018      	beq.n	80065b6 <HAL_TIM_Base_Start_IT+0xc6>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800658c:	d013      	beq.n	80065b6 <HAL_TIM_Base_Start_IT+0xc6>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a19      	ldr	r2, [pc, #100]	@ (80065f8 <HAL_TIM_Base_Start_IT+0x108>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d00e      	beq.n	80065b6 <HAL_TIM_Base_Start_IT+0xc6>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a17      	ldr	r2, [pc, #92]	@ (80065fc <HAL_TIM_Base_Start_IT+0x10c>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d009      	beq.n	80065b6 <HAL_TIM_Base_Start_IT+0xc6>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a16      	ldr	r2, [pc, #88]	@ (8006600 <HAL_TIM_Base_Start_IT+0x110>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d004      	beq.n	80065b6 <HAL_TIM_Base_Start_IT+0xc6>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a14      	ldr	r2, [pc, #80]	@ (8006604 <HAL_TIM_Base_Start_IT+0x114>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d111      	bne.n	80065da <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2b06      	cmp	r3, #6
 80065c6:	d010      	beq.n	80065ea <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f042 0201 	orr.w	r2, r2, #1
 80065d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d8:	e007      	b.n	80065ea <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f042 0201 	orr.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	40010000 	.word	0x40010000
 80065f8:	40000400 	.word	0x40000400
 80065fc:	40000800 	.word	0x40000800
 8006600:	40000c00 	.word	0x40000c00
 8006604:	40014000 	.word	0x40014000
 8006608:	40014400 	.word	0x40014400
 800660c:	40014800 	.word	0x40014800
 8006610:	080104d0 	.word	0x080104d0

08006614 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d101      	bne.n	8006626 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e0cf      	b.n	80067c6 <HAL_TIM_PWM_Init+0x1b2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a69      	ldr	r2, [pc, #420]	@ (80067d0 <HAL_TIM_PWM_Init+0x1bc>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d027      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006638:	d022      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a65      	ldr	r2, [pc, #404]	@ (80067d4 <HAL_TIM_PWM_Init+0x1c0>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d01d      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a63      	ldr	r2, [pc, #396]	@ (80067d8 <HAL_TIM_PWM_Init+0x1c4>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d018      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a62      	ldr	r2, [pc, #392]	@ (80067dc <HAL_TIM_PWM_Init+0x1c8>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d013      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a60      	ldr	r2, [pc, #384]	@ (80067e0 <HAL_TIM_PWM_Init+0x1cc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d00e      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a5f      	ldr	r2, [pc, #380]	@ (80067e4 <HAL_TIM_PWM_Init+0x1d0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d009      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a5d      	ldr	r2, [pc, #372]	@ (80067e8 <HAL_TIM_PWM_Init+0x1d4>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d004      	beq.n	8006680 <HAL_TIM_PWM_Init+0x6c>
 8006676:	f240 512c 	movw	r1, #1324	@ 0x52c
 800667a:	485c      	ldr	r0, [pc, #368]	@ (80067ec <HAL_TIM_PWM_Init+0x1d8>)
 800667c:	f7fa fda5 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d014      	beq.n	80066b2 <HAL_TIM_PWM_Init+0x9e>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	2b10      	cmp	r3, #16
 800668e:	d010      	beq.n	80066b2 <HAL_TIM_PWM_Init+0x9e>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	2b20      	cmp	r3, #32
 8006696:	d00c      	beq.n	80066b2 <HAL_TIM_PWM_Init+0x9e>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2b40      	cmp	r3, #64	@ 0x40
 800669e:	d008      	beq.n	80066b2 <HAL_TIM_PWM_Init+0x9e>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	2b60      	cmp	r3, #96	@ 0x60
 80066a6:	d004      	beq.n	80066b2 <HAL_TIM_PWM_Init+0x9e>
 80066a8:	f240 512d 	movw	r1, #1325	@ 0x52d
 80066ac:	484f      	ldr	r0, [pc, #316]	@ (80067ec <HAL_TIM_PWM_Init+0x1d8>)
 80066ae:	f7fa fd8c 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00e      	beq.n	80066d8 <HAL_TIM_PWM_Init+0xc4>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066c2:	d009      	beq.n	80066d8 <HAL_TIM_PWM_Init+0xc4>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066cc:	d004      	beq.n	80066d8 <HAL_TIM_PWM_Init+0xc4>
 80066ce:	f240 512e 	movw	r1, #1326	@ 0x52e
 80066d2:	4846      	ldr	r0, [pc, #280]	@ (80067ec <HAL_TIM_PWM_Init+0x1d8>)
 80066d4:	f7fa fd79 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066e0:	d004      	beq.n	80066ec <HAL_TIM_PWM_Init+0xd8>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a3d      	ldr	r2, [pc, #244]	@ (80067dc <HAL_TIM_PWM_Init+0x1c8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d107      	bne.n	80066fc <HAL_TIM_PWM_Init+0xe8>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	bf14      	ite	ne
 80066f4:	2301      	movne	r3, #1
 80066f6:	2300      	moveq	r3, #0
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	e00e      	b.n	800671a <HAL_TIM_PWM_Init+0x106>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d006      	beq.n	8006712 <HAL_TIM_PWM_Init+0xfe>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800670c:	d201      	bcs.n	8006712 <HAL_TIM_PWM_Init+0xfe>
 800670e:	2301      	movs	r3, #1
 8006710:	e000      	b.n	8006714 <HAL_TIM_PWM_Init+0x100>
 8006712:	2300      	movs	r3, #0
 8006714:	f003 0301 	and.w	r3, r3, #1
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d104      	bne.n	8006728 <HAL_TIM_PWM_Init+0x114>
 800671e:	f240 512f 	movw	r1, #1327	@ 0x52f
 8006722:	4832      	ldr	r0, [pc, #200]	@ (80067ec <HAL_TIM_PWM_Init+0x1d8>)
 8006724:	f7fa fd51 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d008      	beq.n	8006742 <HAL_TIM_PWM_Init+0x12e>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	2b80      	cmp	r3, #128	@ 0x80
 8006736:	d004      	beq.n	8006742 <HAL_TIM_PWM_Init+0x12e>
 8006738:	f44f 61a6 	mov.w	r1, #1328	@ 0x530
 800673c:	482b      	ldr	r0, [pc, #172]	@ (80067ec <HAL_TIM_PWM_Init+0x1d8>)
 800673e:	f7fa fd44 	bl	80011ca <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d106      	bne.n	800675c <HAL_TIM_PWM_Init+0x148>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f84a 	bl	80067f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2202      	movs	r2, #2
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	3304      	adds	r3, #4
 800676c:	4619      	mov	r1, r3
 800676e:	4610      	mov	r0, r2
 8006770:	f000 ffd8 	bl	8007724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	40010000 	.word	0x40010000
 80067d4:	40000400 	.word	0x40000400
 80067d8:	40000800 	.word	0x40000800
 80067dc:	40000c00 	.word	0x40000c00
 80067e0:	40014000 	.word	0x40014000
 80067e4:	40014400 	.word	0x40014400
 80067e8:	40014800 	.word	0x40014800
 80067ec:	080104d0 	.word	0x080104d0

080067f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d101      	bne.n	8006818 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e1b0      	b.n	8006b7a <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a7f      	ldr	r2, [pc, #508]	@ (8006a1c <HAL_TIM_Encoder_Init+0x218>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d01d      	beq.n	800685e <HAL_TIM_Encoder_Init+0x5a>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800682a:	d018      	beq.n	800685e <HAL_TIM_Encoder_Init+0x5a>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a7b      	ldr	r2, [pc, #492]	@ (8006a20 <HAL_TIM_Encoder_Init+0x21c>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d013      	beq.n	800685e <HAL_TIM_Encoder_Init+0x5a>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a7a      	ldr	r2, [pc, #488]	@ (8006a24 <HAL_TIM_Encoder_Init+0x220>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d00e      	beq.n	800685e <HAL_TIM_Encoder_Init+0x5a>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a78      	ldr	r2, [pc, #480]	@ (8006a28 <HAL_TIM_Encoder_Init+0x224>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d009      	beq.n	800685e <HAL_TIM_Encoder_Init+0x5a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a77      	ldr	r2, [pc, #476]	@ (8006a2c <HAL_TIM_Encoder_Init+0x228>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d004      	beq.n	800685e <HAL_TIM_Encoder_Init+0x5a>
 8006854:	f640 31d8 	movw	r1, #3032	@ 0xbd8
 8006858:	4875      	ldr	r0, [pc, #468]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 800685a:	f7fa fcb6 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d014      	beq.n	8006890 <HAL_TIM_Encoder_Init+0x8c>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	2b10      	cmp	r3, #16
 800686c:	d010      	beq.n	8006890 <HAL_TIM_Encoder_Init+0x8c>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	2b20      	cmp	r3, #32
 8006874:	d00c      	beq.n	8006890 <HAL_TIM_Encoder_Init+0x8c>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	2b40      	cmp	r3, #64	@ 0x40
 800687c:	d008      	beq.n	8006890 <HAL_TIM_Encoder_Init+0x8c>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	2b60      	cmp	r3, #96	@ 0x60
 8006884:	d004      	beq.n	8006890 <HAL_TIM_Encoder_Init+0x8c>
 8006886:	f640 31d9 	movw	r1, #3033	@ 0xbd9
 800688a:	4869      	ldr	r0, [pc, #420]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 800688c:	f7fa fc9d 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00e      	beq.n	80068b6 <HAL_TIM_Encoder_Init+0xb2>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068a0:	d009      	beq.n	80068b6 <HAL_TIM_Encoder_Init+0xb2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068aa:	d004      	beq.n	80068b6 <HAL_TIM_Encoder_Init+0xb2>
 80068ac:	f640 31da 	movw	r1, #3034	@ 0xbda
 80068b0:	485f      	ldr	r0, [pc, #380]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 80068b2:	f7fa fc8a 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d008      	beq.n	80068d0 <HAL_TIM_Encoder_Init+0xcc>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	2b80      	cmp	r3, #128	@ 0x80
 80068c4:	d004      	beq.n	80068d0 <HAL_TIM_Encoder_Init+0xcc>
 80068c6:	f640 31db 	movw	r1, #3035	@ 0xbdb
 80068ca:	4859      	ldr	r0, [pc, #356]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 80068cc:	f7fa fc7d 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d00c      	beq.n	80068f2 <HAL_TIM_Encoder_Init+0xee>
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d008      	beq.n	80068f2 <HAL_TIM_Encoder_Init+0xee>
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b03      	cmp	r3, #3
 80068e6:	d004      	beq.n	80068f2 <HAL_TIM_Encoder_Init+0xee>
 80068e8:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 80068ec:	4850      	ldr	r0, [pc, #320]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 80068ee:	f7fa fc6c 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d00c      	beq.n	8006914 <HAL_TIM_Encoder_Init+0x110>
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d008      	beq.n	8006914 <HAL_TIM_Encoder_Init+0x110>
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	2b03      	cmp	r3, #3
 8006908:	d004      	beq.n	8006914 <HAL_TIM_Encoder_Init+0x110>
 800690a:	f640 31dd 	movw	r1, #3037	@ 0xbdd
 800690e:	4848      	ldr	r0, [pc, #288]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 8006910:	f7fa fc5b 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d00c      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x132>
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	2b02      	cmp	r3, #2
 8006922:	d008      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x132>
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	2b03      	cmp	r3, #3
 800692a:	d004      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x132>
 800692c:	f640 31de 	movw	r1, #3038	@ 0xbde
 8006930:	483f      	ldr	r0, [pc, #252]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 8006932:	f7fa fc4a 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <HAL_TIM_Encoder_Init+0x14c>
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	2b02      	cmp	r3, #2
 8006944:	d004      	beq.n	8006950 <HAL_TIM_Encoder_Init+0x14c>
 8006946:	f640 31df 	movw	r1, #3039	@ 0xbdf
 800694a:	4839      	ldr	r0, [pc, #228]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 800694c:	f7fa fc3d 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	695b      	ldr	r3, [r3, #20]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d008      	beq.n	800696a <HAL_TIM_Encoder_Init+0x166>
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	2b02      	cmp	r3, #2
 800695e:	d004      	beq.n	800696a <HAL_TIM_Encoder_Init+0x166>
 8006960:	f44f 613e 	mov.w	r1, #3040	@ 0xbe0
 8006964:	4832      	ldr	r0, [pc, #200]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 8006966:	f7fa fc30 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d010      	beq.n	8006994 <HAL_TIM_Encoder_Init+0x190>
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	2b04      	cmp	r3, #4
 8006978:	d00c      	beq.n	8006994 <HAL_TIM_Encoder_Init+0x190>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	2b08      	cmp	r3, #8
 8006980:	d008      	beq.n	8006994 <HAL_TIM_Encoder_Init+0x190>
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	2b0c      	cmp	r3, #12
 8006988:	d004      	beq.n	8006994 <HAL_TIM_Encoder_Init+0x190>
 800698a:	f640 31e1 	movw	r1, #3041	@ 0xbe1
 800698e:	4828      	ldr	r0, [pc, #160]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 8006990:	f7fa fc1b 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	69db      	ldr	r3, [r3, #28]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d010      	beq.n	80069be <HAL_TIM_Encoder_Init+0x1ba>
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	69db      	ldr	r3, [r3, #28]
 80069a0:	2b04      	cmp	r3, #4
 80069a2:	d00c      	beq.n	80069be <HAL_TIM_Encoder_Init+0x1ba>
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	2b08      	cmp	r3, #8
 80069aa:	d008      	beq.n	80069be <HAL_TIM_Encoder_Init+0x1ba>
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	2b0c      	cmp	r3, #12
 80069b2:	d004      	beq.n	80069be <HAL_TIM_Encoder_Init+0x1ba>
 80069b4:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 80069b8:	481d      	ldr	r0, [pc, #116]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 80069ba:	f7fa fc06 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	2b0f      	cmp	r3, #15
 80069c4:	d904      	bls.n	80069d0 <HAL_TIM_Encoder_Init+0x1cc>
 80069c6:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 80069ca:	4819      	ldr	r0, [pc, #100]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 80069cc:	f7fa fbfd 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	2b0f      	cmp	r3, #15
 80069d6:	d904      	bls.n	80069e2 <HAL_TIM_Encoder_Init+0x1de>
 80069d8:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 80069dc:	4814      	ldr	r0, [pc, #80]	@ (8006a30 <HAL_TIM_Encoder_Init+0x22c>)
 80069de:	f7fa fbf4 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ea:	d004      	beq.n	80069f6 <HAL_TIM_Encoder_Init+0x1f2>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a0d      	ldr	r2, [pc, #52]	@ (8006a28 <HAL_TIM_Encoder_Init+0x224>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d107      	bne.n	8006a06 <HAL_TIM_Encoder_Init+0x202>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	bf14      	ite	ne
 80069fe:	2301      	movne	r3, #1
 8006a00:	2300      	moveq	r3, #0
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	e01a      	b.n	8006a3c <HAL_TIM_Encoder_Init+0x238>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d012      	beq.n	8006a34 <HAL_TIM_Encoder_Init+0x230>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a16:	d20d      	bcs.n	8006a34 <HAL_TIM_Encoder_Init+0x230>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e00c      	b.n	8006a36 <HAL_TIM_Encoder_Init+0x232>
 8006a1c:	40010000 	.word	0x40010000
 8006a20:	40000400 	.word	0x40000400
 8006a24:	40000800 	.word	0x40000800
 8006a28:	40000c00 	.word	0x40000c00
 8006a2c:	40014000 	.word	0x40014000
 8006a30:	080104d0 	.word	0x080104d0
 8006a34:	2300      	movs	r3, #0
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d104      	bne.n	8006a4a <HAL_TIM_Encoder_Init+0x246>
 8006a40:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 8006a44:	484f      	ldr	r0, [pc, #316]	@ (8006b84 <HAL_TIM_Encoder_Init+0x380>)
 8006a46:	f7fa fbc0 	bl	80011ca <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d106      	bne.n	8006a64 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fa ff62 	bl	8001928 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2202      	movs	r2, #2
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	6812      	ldr	r2, [r2, #0]
 8006a76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a7a:	f023 0307 	bic.w	r3, r3, #7
 8006a7e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	3304      	adds	r3, #4
 8006a88:	4619      	mov	r1, r3
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	f000 fe4a 	bl	8007724 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ab8:	f023 0303 	bic.w	r3, r3, #3
 8006abc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	689a      	ldr	r2, [r3, #8]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	021b      	lsls	r3, r3, #8
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006ad6:	f023 030c 	bic.w	r3, r3, #12
 8006ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ae2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	68da      	ldr	r2, [r3, #12]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	69db      	ldr	r3, [r3, #28]
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	4313      	orrs	r3, r2
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	011a      	lsls	r2, r3, #4
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	031b      	lsls	r3, r3, #12
 8006b06:	4313      	orrs	r3, r2
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006b14:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006b1c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	693a      	ldr	r2, [r7, #16]
 8006b3e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b78:	2300      	movs	r3, #0
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3718      	adds	r7, #24
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	080104d0 	.word	0x080104d0

08006b88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d020      	beq.n	8006bec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f003 0302 	and.w	r3, r3, #2
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d01b      	beq.n	8006bec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f06f 0202 	mvn.w	r2, #2
 8006bbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	f003 0303 	and.w	r3, r3, #3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d003      	beq.n	8006bda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 fd88 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8006bd8:	e005      	b.n	8006be6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 fd7a 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fd8b 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	f003 0304 	and.w	r3, r3, #4
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d020      	beq.n	8006c38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f003 0304 	and.w	r3, r3, #4
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d01b      	beq.n	8006c38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f06f 0204 	mvn.w	r2, #4
 8006c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2202      	movs	r2, #2
 8006c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d003      	beq.n	8006c26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 fd62 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8006c24:	e005      	b.n	8006c32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 fd54 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f000 fd65 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	f003 0308 	and.w	r3, r3, #8
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d020      	beq.n	8006c84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f003 0308 	and.w	r3, r3, #8
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d01b      	beq.n	8006c84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f06f 0208 	mvn.w	r2, #8
 8006c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2204      	movs	r2, #4
 8006c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	69db      	ldr	r3, [r3, #28]
 8006c62:	f003 0303 	and.w	r3, r3, #3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 fd3c 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8006c70:	e005      	b.n	8006c7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 fd2e 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fd3f 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f003 0310 	and.w	r3, r3, #16
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d020      	beq.n	8006cd0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d01b      	beq.n	8006cd0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f06f 0210 	mvn.w	r2, #16
 8006ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2208      	movs	r2, #8
 8006ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d003      	beq.n	8006cbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 fd16 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8006cbc:	e005      	b.n	8006cca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 fd08 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fd19 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00c      	beq.n	8006cf4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d007      	beq.n	8006cf4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f06f 0201 	mvn.w	r2, #1
 8006cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7fa fa56 	bl	80011a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00c      	beq.n	8006d18 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d007      	beq.n	8006d18 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f001 f9ca 	bl	80080ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d00c      	beq.n	8006d3c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d007      	beq.n	8006d3c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fcea 	bl	8007710 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	f003 0320 	and.w	r3, r3, #32
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00c      	beq.n	8006d60 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f003 0320 	and.w	r3, r3, #32
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d007      	beq.n	8006d60 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f06f 0220 	mvn.w	r2, #32
 8006d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f001 f99c 	bl	8008098 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d60:	bf00      	nop
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b086      	sub	sp, #24
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d74:	2300      	movs	r3, #0
 8006d76:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d010      	beq.n	8006da0 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2b04      	cmp	r3, #4
 8006d82:	d00d      	beq.n	8006da0 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b08      	cmp	r3, #8
 8006d88:	d00a      	beq.n	8006da0 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2b0c      	cmp	r3, #12
 8006d8e:	d007      	beq.n	8006da0 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b3c      	cmp	r3, #60	@ 0x3c
 8006d94:	d004      	beq.n	8006da0 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006d96:	f241 0182 	movw	r1, #4226	@ 0x1082
 8006d9a:	4893      	ldr	r0, [pc, #588]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006d9c:	f7fa fa15 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2b60      	cmp	r3, #96	@ 0x60
 8006da6:	d008      	beq.n	8006dba <HAL_TIM_PWM_ConfigChannel+0x52>
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b70      	cmp	r3, #112	@ 0x70
 8006dae:	d004      	beq.n	8006dba <HAL_TIM_PWM_ConfigChannel+0x52>
 8006db0:	f241 0183 	movw	r1, #4227	@ 0x1083
 8006db4:	488c      	ldr	r0, [pc, #560]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006db6:	f7fa fa08 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d008      	beq.n	8006dd4 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d004      	beq.n	8006dd4 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006dca:	f241 0184 	movw	r1, #4228	@ 0x1084
 8006dce:	4886      	ldr	r0, [pc, #536]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006dd0:	f7fa f9fb 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d008      	beq.n	8006dee <HAL_TIM_PWM_ConfigChannel+0x86>
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	2b04      	cmp	r3, #4
 8006de2:	d004      	beq.n	8006dee <HAL_TIM_PWM_ConfigChannel+0x86>
 8006de4:	f241 0185 	movw	r1, #4229	@ 0x1085
 8006de8:	487f      	ldr	r0, [pc, #508]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006dea:	f7fa f9ee 	bl	80011ca <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d101      	bne.n	8006dfc <HAL_TIM_PWM_ConfigChannel+0x94>
 8006df8:	2302      	movs	r3, #2
 8006dfa:	e14c      	b.n	8007096 <HAL_TIM_PWM_ConfigChannel+0x32e>
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b0c      	cmp	r3, #12
 8006e08:	f200 813d 	bhi.w	8007086 <HAL_TIM_PWM_ConfigChannel+0x31e>
 8006e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e14 <HAL_TIM_PWM_ConfigChannel+0xac>)
 8006e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e12:	bf00      	nop
 8006e14:	08006e49 	.word	0x08006e49
 8006e18:	08007087 	.word	0x08007087
 8006e1c:	08007087 	.word	0x08007087
 8006e20:	08007087 	.word	0x08007087
 8006e24:	08006ee3 	.word	0x08006ee3
 8006e28:	08007087 	.word	0x08007087
 8006e2c:	08007087 	.word	0x08007087
 8006e30:	08007087 	.word	0x08007087
 8006e34:	08006f6b 	.word	0x08006f6b
 8006e38:	08007087 	.word	0x08007087
 8006e3c:	08007087 	.word	0x08007087
 8006e40:	08007087 	.word	0x08007087
 8006e44:	08007009 	.word	0x08007009
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a67      	ldr	r2, [pc, #412]	@ (8006fec <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d027      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e5a:	d022      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a63      	ldr	r2, [pc, #396]	@ (8006ff0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d01d      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a62      	ldr	r2, [pc, #392]	@ (8006ff4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d018      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a60      	ldr	r2, [pc, #384]	@ (8006ff8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d013      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a5f      	ldr	r2, [pc, #380]	@ (8006ffc <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d00e      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a5d      	ldr	r2, [pc, #372]	@ (8007000 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d009      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a5c      	ldr	r2, [pc, #368]	@ (8007004 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d004      	beq.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006e98:	f241 018f 	movw	r1, #4239	@ 0x108f
 8006e9c:	4852      	ldr	r0, [pc, #328]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006e9e:	f7fa f994 	bl	80011ca <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68b9      	ldr	r1, [r7, #8]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f000 fcc1 	bl	8007830 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	699a      	ldr	r2, [r3, #24]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f042 0208 	orr.w	r2, r2, #8
 8006ebc:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	699a      	ldr	r2, [r3, #24]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0204 	bic.w	r2, r2, #4
 8006ecc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6999      	ldr	r1, [r3, #24]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	691a      	ldr	r2, [r3, #16]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	430a      	orrs	r2, r1
 8006ede:	619a      	str	r2, [r3, #24]
      break;
 8006ee0:	e0d4      	b.n	800708c <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a41      	ldr	r2, [pc, #260]	@ (8006fec <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d01d      	beq.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef4:	d018      	beq.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a3d      	ldr	r2, [pc, #244]	@ (8006ff0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d013      	beq.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a3b      	ldr	r2, [pc, #236]	@ (8006ff4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d00e      	beq.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8006ff8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d009      	beq.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a38      	ldr	r2, [pc, #224]	@ (8006ffc <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d004      	beq.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006f1e:	f44f 5185 	mov.w	r1, #4256	@ 0x10a0
 8006f22:	4831      	ldr	r0, [pc, #196]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006f24:	f7fa f951 	bl	80011ca <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68b9      	ldr	r1, [r7, #8]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fd0e 	bl	8007950 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699a      	ldr	r2, [r3, #24]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	699a      	ldr	r2, [r3, #24]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6999      	ldr	r1, [r3, #24]
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	021a      	lsls	r2, r3, #8
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	430a      	orrs	r2, r1
 8006f66:	619a      	str	r2, [r3, #24]
      break;
 8006f68:	e090      	b.n	800708c <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006fec <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d018      	beq.n	8006fa6 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7c:	d013      	beq.n	8006fa6 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a1b      	ldr	r2, [pc, #108]	@ (8006ff0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d00e      	beq.n	8006fa6 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a19      	ldr	r2, [pc, #100]	@ (8006ff4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d009      	beq.n	8006fa6 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a18      	ldr	r2, [pc, #96]	@ (8006ff8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d004      	beq.n	8006fa6 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8006f9c:	f241 01b1 	movw	r1, #4273	@ 0x10b1
 8006fa0:	4811      	ldr	r0, [pc, #68]	@ (8006fe8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006fa2:	f7fa f912 	bl	80011ca <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68b9      	ldr	r1, [r7, #8]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f000 fd63 	bl	8007a78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	69da      	ldr	r2, [r3, #28]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f042 0208 	orr.w	r2, r2, #8
 8006fc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	69da      	ldr	r2, [r3, #28]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f022 0204 	bic.w	r2, r2, #4
 8006fd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69d9      	ldr	r1, [r3, #28]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	691a      	ldr	r2, [r3, #16]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	430a      	orrs	r2, r1
 8006fe2:	61da      	str	r2, [r3, #28]
      break;
 8006fe4:	e052      	b.n	800708c <HAL_TIM_PWM_ConfigChannel+0x324>
 8006fe6:	bf00      	nop
 8006fe8:	080104d0 	.word	0x080104d0
 8006fec:	40010000 	.word	0x40010000
 8006ff0:	40000400 	.word	0x40000400
 8006ff4:	40000800 	.word	0x40000800
 8006ff8:	40000c00 	.word	0x40000c00
 8006ffc:	40014000 	.word	0x40014000
 8007000:	40014400 	.word	0x40014400
 8007004:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a24      	ldr	r2, [pc, #144]	@ (80070a0 <HAL_TIM_PWM_ConfigChannel+0x338>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d018      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701a:	d013      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a20      	ldr	r2, [pc, #128]	@ (80070a4 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d00e      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a1f      	ldr	r2, [pc, #124]	@ (80070a8 <HAL_TIM_PWM_ConfigChannel+0x340>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d009      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a1d      	ldr	r2, [pc, #116]	@ (80070ac <HAL_TIM_PWM_ConfigChannel+0x344>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d004      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800703a:	f241 01c2 	movw	r1, #4290	@ 0x10c2
 800703e:	481c      	ldr	r0, [pc, #112]	@ (80070b0 <HAL_TIM_PWM_ConfigChannel+0x348>)
 8007040:	f7fa f8c3 	bl	80011ca <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68b9      	ldr	r1, [r7, #8]
 800704a:	4618      	mov	r0, r3
 800704c:	f000 fda8 	bl	8007ba0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	69da      	ldr	r2, [r3, #28]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800705e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	69da      	ldr	r2, [r3, #28]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800706e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	69d9      	ldr	r1, [r3, #28]
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	691b      	ldr	r3, [r3, #16]
 800707a:	021a      	lsls	r2, r3, #8
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	61da      	str	r2, [r3, #28]
      break;
 8007084:	e002      	b.n	800708c <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      status = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	75fb      	strb	r3, [r7, #23]
      break;
 800708a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007094:	7dfb      	ldrb	r3, [r7, #23]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3718      	adds	r7, #24
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	40010000 	.word	0x40010000
 80070a4:	40000400 	.word	0x40000400
 80070a8:	40000800 	.word	0x40000800
 80070ac:	40000c00 	.word	0x40000c00
 80070b0:	080104d0 	.word	0x080104d0

080070b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070be:	2300      	movs	r3, #0
 80070c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d101      	bne.n	80070d0 <HAL_TIM_ConfigClockSource+0x1c>
 80070cc:	2302      	movs	r3, #2
 80070ce:	e2f0      	b.n	80076b2 <HAL_TIM_ConfigClockSource+0x5fe>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2202      	movs	r2, #2
 80070dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070e8:	d029      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2b70      	cmp	r3, #112	@ 0x70
 80070f0:	d025      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070fa:	d020      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b40      	cmp	r3, #64	@ 0x40
 8007102:	d01c      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2b50      	cmp	r3, #80	@ 0x50
 800710a:	d018      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2b60      	cmp	r3, #96	@ 0x60
 8007112:	d014      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d010      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2b10      	cmp	r3, #16
 8007122:	d00c      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2b20      	cmp	r3, #32
 800712a:	d008      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2b30      	cmp	r3, #48	@ 0x30
 8007132:	d004      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x8a>
 8007134:	f241 41c3 	movw	r1, #5315	@ 0x14c3
 8007138:	487c      	ldr	r0, [pc, #496]	@ (800732c <HAL_TIM_ConfigClockSource+0x278>)
 800713a:	f7fa f846 	bl	80011ca <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800714c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007154:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007166:	f000 80f1 	beq.w	800734c <HAL_TIM_ConfigClockSource+0x298>
 800716a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800716e:	f200 8293 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 8007172:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007176:	d02d      	beq.n	80071d4 <HAL_TIM_ConfigClockSource+0x120>
 8007178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800717c:	f200 828c 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 8007180:	2b70      	cmp	r3, #112	@ 0x70
 8007182:	d05d      	beq.n	8007240 <HAL_TIM_ConfigClockSource+0x18c>
 8007184:	2b70      	cmp	r3, #112	@ 0x70
 8007186:	f200 8287 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 800718a:	2b60      	cmp	r3, #96	@ 0x60
 800718c:	f000 81a0 	beq.w	80074d0 <HAL_TIM_ConfigClockSource+0x41c>
 8007190:	2b60      	cmp	r3, #96	@ 0x60
 8007192:	f200 8281 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 8007196:	2b50      	cmp	r3, #80	@ 0x50
 8007198:	f000 8144 	beq.w	8007424 <HAL_TIM_ConfigClockSource+0x370>
 800719c:	2b50      	cmp	r3, #80	@ 0x50
 800719e:	f200 827b 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 80071a2:	2b40      	cmp	r3, #64	@ 0x40
 80071a4:	f000 81f6 	beq.w	8007594 <HAL_TIM_ConfigClockSource+0x4e0>
 80071a8:	2b40      	cmp	r3, #64	@ 0x40
 80071aa:	f200 8275 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 80071ae:	2b30      	cmp	r3, #48	@ 0x30
 80071b0:	f000 8246 	beq.w	8007640 <HAL_TIM_ConfigClockSource+0x58c>
 80071b4:	2b30      	cmp	r3, #48	@ 0x30
 80071b6:	f200 826f 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 80071ba:	2b20      	cmp	r3, #32
 80071bc:	f000 8240 	beq.w	8007640 <HAL_TIM_ConfigClockSource+0x58c>
 80071c0:	2b20      	cmp	r3, #32
 80071c2:	f200 8269 	bhi.w	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 823a 	beq.w	8007640 <HAL_TIM_ConfigClockSource+0x58c>
 80071cc:	2b10      	cmp	r3, #16
 80071ce:	f000 8237 	beq.w	8007640 <HAL_TIM_ConfigClockSource+0x58c>
 80071d2:	e261      	b.n	8007698 <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a55      	ldr	r2, [pc, #340]	@ (8007330 <HAL_TIM_ConfigClockSource+0x27c>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	f000 825f 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071e8:	f000 8259 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a50      	ldr	r2, [pc, #320]	@ (8007334 <HAL_TIM_ConfigClockSource+0x280>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	f000 8253 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a4e      	ldr	r2, [pc, #312]	@ (8007338 <HAL_TIM_ConfigClockSource+0x284>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	f000 824d 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a4c      	ldr	r2, [pc, #304]	@ (800733c <HAL_TIM_ConfigClockSource+0x288>)
 800720a:	4293      	cmp	r3, r2
 800720c:	f000 8247 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a4a      	ldr	r2, [pc, #296]	@ (8007340 <HAL_TIM_ConfigClockSource+0x28c>)
 8007216:	4293      	cmp	r3, r2
 8007218:	f000 8241 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a48      	ldr	r2, [pc, #288]	@ (8007344 <HAL_TIM_ConfigClockSource+0x290>)
 8007222:	4293      	cmp	r3, r2
 8007224:	f000 823b 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a46      	ldr	r2, [pc, #280]	@ (8007348 <HAL_TIM_ConfigClockSource+0x294>)
 800722e:	4293      	cmp	r3, r2
 8007230:	f000 8235 	beq.w	800769e <HAL_TIM_ConfigClockSource+0x5ea>
 8007234:	f241 41cf 	movw	r1, #5327	@ 0x14cf
 8007238:	483c      	ldr	r0, [pc, #240]	@ (800732c <HAL_TIM_ConfigClockSource+0x278>)
 800723a:	f7f9 ffc6 	bl	80011ca <assert_failed>
      break;
 800723e:	e22e      	b.n	800769e <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a3a      	ldr	r2, [pc, #232]	@ (8007330 <HAL_TIM_ConfigClockSource+0x27c>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d01d      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x1d2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007252:	d018      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x1d2>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a36      	ldr	r2, [pc, #216]	@ (8007334 <HAL_TIM_ConfigClockSource+0x280>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d013      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x1d2>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a35      	ldr	r2, [pc, #212]	@ (8007338 <HAL_TIM_ConfigClockSource+0x284>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d00e      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x1d2>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a33      	ldr	r2, [pc, #204]	@ (800733c <HAL_TIM_ConfigClockSource+0x288>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d009      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x1d2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a32      	ldr	r2, [pc, #200]	@ (8007340 <HAL_TIM_ConfigClockSource+0x28c>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d004      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x1d2>
 800727c:	f241 41d6 	movw	r1, #5334	@ 0x14d6
 8007280:	482a      	ldr	r0, [pc, #168]	@ (800732c <HAL_TIM_ConfigClockSource+0x278>)
 8007282:	f7f9 ffa2 	bl	80011ca <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d013      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x202>
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007296:	d00e      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x202>
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072a0:	d009      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x202>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072aa:	d004      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0x202>
 80072ac:	f241 41d9 	movw	r1, #5337	@ 0x14d9
 80072b0:	481e      	ldr	r0, [pc, #120]	@ (800732c <HAL_TIM_ConfigClockSource+0x278>)
 80072b2:	f7f9 ff8a 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072be:	d014      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x236>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d010      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x236>
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d00c      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x236>
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d008      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x236>
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	2b0a      	cmp	r3, #10
 80072de:	d004      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x236>
 80072e0:	f241 41da 	movw	r1, #5338	@ 0x14da
 80072e4:	4811      	ldr	r0, [pc, #68]	@ (800732c <HAL_TIM_ConfigClockSource+0x278>)
 80072e6:	f7f9 ff70 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	2b0f      	cmp	r3, #15
 80072f0:	d904      	bls.n	80072fc <HAL_TIM_ConfigClockSource+0x248>
 80072f2:	f241 41db 	movw	r1, #5339	@ 0x14db
 80072f6:	480d      	ldr	r0, [pc, #52]	@ (800732c <HAL_TIM_ConfigClockSource+0x278>)
 80072f8:	f7f9 ff67 	bl	80011ca <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800730c:	f000 fd20 	bl	8007d50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800731e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	609a      	str	r2, [r3, #8]
      break;
 8007328:	e1ba      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
 800732a:	bf00      	nop
 800732c:	080104d0 	.word	0x080104d0
 8007330:	40010000 	.word	0x40010000
 8007334:	40000400 	.word	0x40000400
 8007338:	40000800 	.word	0x40000800
 800733c:	40000c00 	.word	0x40000c00
 8007340:	40014000 	.word	0x40014000
 8007344:	40014400 	.word	0x40014400
 8007348:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a8a      	ldr	r2, [pc, #552]	@ (800757c <HAL_TIM_ConfigClockSource+0x4c8>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d018      	beq.n	8007388 <HAL_TIM_ConfigClockSource+0x2d4>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800735e:	d013      	beq.n	8007388 <HAL_TIM_ConfigClockSource+0x2d4>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a86      	ldr	r2, [pc, #536]	@ (8007580 <HAL_TIM_ConfigClockSource+0x4cc>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d00e      	beq.n	8007388 <HAL_TIM_ConfigClockSource+0x2d4>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a85      	ldr	r2, [pc, #532]	@ (8007584 <HAL_TIM_ConfigClockSource+0x4d0>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d009      	beq.n	8007388 <HAL_TIM_ConfigClockSource+0x2d4>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a83      	ldr	r2, [pc, #524]	@ (8007588 <HAL_TIM_ConfigClockSource+0x4d4>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d004      	beq.n	8007388 <HAL_TIM_ConfigClockSource+0x2d4>
 800737e:	f241 41ee 	movw	r1, #5358	@ 0x14ee
 8007382:	4882      	ldr	r0, [pc, #520]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 8007384:	f7f9 ff21 	bl	80011ca <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d013      	beq.n	80073b8 <HAL_TIM_ConfigClockSource+0x304>
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007398:	d00e      	beq.n	80073b8 <HAL_TIM_ConfigClockSource+0x304>
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073a2:	d009      	beq.n	80073b8 <HAL_TIM_ConfigClockSource+0x304>
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073ac:	d004      	beq.n	80073b8 <HAL_TIM_ConfigClockSource+0x304>
 80073ae:	f241 41f1 	movw	r1, #5361	@ 0x14f1
 80073b2:	4876      	ldr	r0, [pc, #472]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 80073b4:	f7f9 ff09 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073c0:	d014      	beq.n	80073ec <HAL_TIM_ConfigClockSource+0x338>
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d010      	beq.n	80073ec <HAL_TIM_ConfigClockSource+0x338>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00c      	beq.n	80073ec <HAL_TIM_ConfigClockSource+0x338>
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d008      	beq.n	80073ec <HAL_TIM_ConfigClockSource+0x338>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b0a      	cmp	r3, #10
 80073e0:	d004      	beq.n	80073ec <HAL_TIM_ConfigClockSource+0x338>
 80073e2:	f241 41f2 	movw	r1, #5362	@ 0x14f2
 80073e6:	4869      	ldr	r0, [pc, #420]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 80073e8:	f7f9 feef 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	2b0f      	cmp	r3, #15
 80073f2:	d904      	bls.n	80073fe <HAL_TIM_ConfigClockSource+0x34a>
 80073f4:	f241 41f3 	movw	r1, #5363	@ 0x14f3
 80073f8:	4864      	ldr	r0, [pc, #400]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 80073fa:	f7f9 fee6 	bl	80011ca <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800740e:	f000 fc9f 	bl	8007d50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007420:	609a      	str	r2, [r3, #8]
      break;
 8007422:	e13d      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a54      	ldr	r2, [pc, #336]	@ (800757c <HAL_TIM_ConfigClockSource+0x4c8>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d01d      	beq.n	800746a <HAL_TIM_ConfigClockSource+0x3b6>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007436:	d018      	beq.n	800746a <HAL_TIM_ConfigClockSource+0x3b6>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a50      	ldr	r2, [pc, #320]	@ (8007580 <HAL_TIM_ConfigClockSource+0x4cc>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d013      	beq.n	800746a <HAL_TIM_ConfigClockSource+0x3b6>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a4f      	ldr	r2, [pc, #316]	@ (8007584 <HAL_TIM_ConfigClockSource+0x4d0>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d00e      	beq.n	800746a <HAL_TIM_ConfigClockSource+0x3b6>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a4d      	ldr	r2, [pc, #308]	@ (8007588 <HAL_TIM_ConfigClockSource+0x4d4>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d009      	beq.n	800746a <HAL_TIM_ConfigClockSource+0x3b6>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a4d      	ldr	r2, [pc, #308]	@ (8007590 <HAL_TIM_ConfigClockSource+0x4dc>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d004      	beq.n	800746a <HAL_TIM_ConfigClockSource+0x3b6>
 8007460:	f241 5102 	movw	r1, #5378	@ 0x1502
 8007464:	4849      	ldr	r0, [pc, #292]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 8007466:	f7f9 feb0 	bl	80011ca <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007472:	d014      	beq.n	800749e <HAL_TIM_ConfigClockSource+0x3ea>
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d010      	beq.n	800749e <HAL_TIM_ConfigClockSource+0x3ea>
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00c      	beq.n	800749e <HAL_TIM_ConfigClockSource+0x3ea>
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	2b02      	cmp	r3, #2
 800748a:	d008      	beq.n	800749e <HAL_TIM_ConfigClockSource+0x3ea>
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	2b0a      	cmp	r3, #10
 8007492:	d004      	beq.n	800749e <HAL_TIM_ConfigClockSource+0x3ea>
 8007494:	f241 5105 	movw	r1, #5381	@ 0x1505
 8007498:	483c      	ldr	r0, [pc, #240]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 800749a:	f7f9 fe96 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	2b0f      	cmp	r3, #15
 80074a4:	d904      	bls.n	80074b0 <HAL_TIM_ConfigClockSource+0x3fc>
 80074a6:	f241 5106 	movw	r1, #5382	@ 0x1506
 80074aa:	4838      	ldr	r0, [pc, #224]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 80074ac:	f7f9 fe8d 	bl	80011ca <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074bc:	461a      	mov	r2, r3
 80074be:	f000 fbcd 	bl	8007c5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2150      	movs	r1, #80	@ 0x50
 80074c8:	4618      	mov	r0, r3
 80074ca:	f000 fc26 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 80074ce:	e0e7      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a29      	ldr	r2, [pc, #164]	@ (800757c <HAL_TIM_ConfigClockSource+0x4c8>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d01d      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x462>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074e2:	d018      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x462>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a25      	ldr	r2, [pc, #148]	@ (8007580 <HAL_TIM_ConfigClockSource+0x4cc>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d013      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x462>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a24      	ldr	r2, [pc, #144]	@ (8007584 <HAL_TIM_ConfigClockSource+0x4d0>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d00e      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x462>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a22      	ldr	r2, [pc, #136]	@ (8007588 <HAL_TIM_ConfigClockSource+0x4d4>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d009      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x462>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a22      	ldr	r2, [pc, #136]	@ (8007590 <HAL_TIM_ConfigClockSource+0x4dc>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d004      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x462>
 800750c:	f241 5112 	movw	r1, #5394	@ 0x1512
 8007510:	481e      	ldr	r0, [pc, #120]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 8007512:	f7f9 fe5a 	bl	80011ca <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800751e:	d014      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x496>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d010      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x496>
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00c      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x496>
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	2b02      	cmp	r3, #2
 8007536:	d008      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x496>
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	2b0a      	cmp	r3, #10
 800753e:	d004      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x496>
 8007540:	f241 5115 	movw	r1, #5397	@ 0x1515
 8007544:	4811      	ldr	r0, [pc, #68]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 8007546:	f7f9 fe40 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	2b0f      	cmp	r3, #15
 8007550:	d904      	bls.n	800755c <HAL_TIM_ConfigClockSource+0x4a8>
 8007552:	f241 5116 	movw	r1, #5398	@ 0x1516
 8007556:	480d      	ldr	r0, [pc, #52]	@ (800758c <HAL_TIM_ConfigClockSource+0x4d8>)
 8007558:	f7f9 fe37 	bl	80011ca <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007568:	461a      	mov	r2, r3
 800756a:	f000 fba6 	bl	8007cba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2160      	movs	r1, #96	@ 0x60
 8007574:	4618      	mov	r0, r3
 8007576:	f000 fbd0 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 800757a:	e091      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
 800757c:	40010000 	.word	0x40010000
 8007580:	40000400 	.word	0x40000400
 8007584:	40000800 	.word	0x40000800
 8007588:	40000c00 	.word	0x40000c00
 800758c:	080104d0 	.word	0x080104d0
 8007590:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a48      	ldr	r2, [pc, #288]	@ (80076bc <HAL_TIM_ConfigClockSource+0x608>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d01d      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x526>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a6:	d018      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x526>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a44      	ldr	r2, [pc, #272]	@ (80076c0 <HAL_TIM_ConfigClockSource+0x60c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d013      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x526>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a43      	ldr	r2, [pc, #268]	@ (80076c4 <HAL_TIM_ConfigClockSource+0x610>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d00e      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x526>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a41      	ldr	r2, [pc, #260]	@ (80076c8 <HAL_TIM_ConfigClockSource+0x614>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d009      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x526>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a40      	ldr	r2, [pc, #256]	@ (80076cc <HAL_TIM_ConfigClockSource+0x618>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d004      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x526>
 80075d0:	f241 5122 	movw	r1, #5410	@ 0x1522
 80075d4:	483e      	ldr	r0, [pc, #248]	@ (80076d0 <HAL_TIM_ConfigClockSource+0x61c>)
 80075d6:	f7f9 fdf8 	bl	80011ca <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075e2:	d014      	beq.n	800760e <HAL_TIM_ConfigClockSource+0x55a>
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d010      	beq.n	800760e <HAL_TIM_ConfigClockSource+0x55a>
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00c      	beq.n	800760e <HAL_TIM_ConfigClockSource+0x55a>
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d008      	beq.n	800760e <HAL_TIM_ConfigClockSource+0x55a>
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	2b0a      	cmp	r3, #10
 8007602:	d004      	beq.n	800760e <HAL_TIM_ConfigClockSource+0x55a>
 8007604:	f241 5125 	movw	r1, #5413	@ 0x1525
 8007608:	4831      	ldr	r0, [pc, #196]	@ (80076d0 <HAL_TIM_ConfigClockSource+0x61c>)
 800760a:	f7f9 fdde 	bl	80011ca <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	2b0f      	cmp	r3, #15
 8007614:	d904      	bls.n	8007620 <HAL_TIM_ConfigClockSource+0x56c>
 8007616:	f241 5126 	movw	r1, #5414	@ 0x1526
 800761a:	482d      	ldr	r0, [pc, #180]	@ (80076d0 <HAL_TIM_ConfigClockSource+0x61c>)
 800761c:	f7f9 fdd5 	bl	80011ca <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800762c:	461a      	mov	r2, r3
 800762e:	f000 fb15 	bl	8007c5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2140      	movs	r1, #64	@ 0x40
 8007638:	4618      	mov	r0, r3
 800763a:	f000 fb6e 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 800763e:	e02f      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a1d      	ldr	r2, [pc, #116]	@ (80076bc <HAL_TIM_ConfigClockSource+0x608>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d01d      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x5d2>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007652:	d018      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x5d2>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a19      	ldr	r2, [pc, #100]	@ (80076c0 <HAL_TIM_ConfigClockSource+0x60c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d013      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x5d2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a18      	ldr	r2, [pc, #96]	@ (80076c4 <HAL_TIM_ConfigClockSource+0x610>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d00e      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x5d2>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a16      	ldr	r2, [pc, #88]	@ (80076c8 <HAL_TIM_ConfigClockSource+0x614>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d009      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x5d2>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a15      	ldr	r2, [pc, #84]	@ (80076cc <HAL_TIM_ConfigClockSource+0x618>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d004      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x5d2>
 800767c:	f241 5135 	movw	r1, #5429	@ 0x1535
 8007680:	4813      	ldr	r0, [pc, #76]	@ (80076d0 <HAL_TIM_ConfigClockSource+0x61c>)
 8007682:	f7f9 fda2 	bl	80011ca <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4619      	mov	r1, r3
 8007690:	4610      	mov	r0, r2
 8007692:	f000 fb42 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 8007696:	e003      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	73fb      	strb	r3, [r7, #15]
      break;
 800769c:	e000      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 800769e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	40010000 	.word	0x40010000
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	40014000 	.word	0x40014000
 80076d0:	080104d0 	.word	0x080104d0

080076d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007704:	bf00      	nop
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007710:	b480      	push	{r7}
 8007712:	b083      	sub	sp, #12
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007718:	bf00      	nop
 800771a:	370c      	adds	r7, #12
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a37      	ldr	r2, [pc, #220]	@ (8007814 <TIM_Base_SetConfig+0xf0>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d00f      	beq.n	800775c <TIM_Base_SetConfig+0x38>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007742:	d00b      	beq.n	800775c <TIM_Base_SetConfig+0x38>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a34      	ldr	r2, [pc, #208]	@ (8007818 <TIM_Base_SetConfig+0xf4>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d007      	beq.n	800775c <TIM_Base_SetConfig+0x38>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a33      	ldr	r2, [pc, #204]	@ (800781c <TIM_Base_SetConfig+0xf8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d003      	beq.n	800775c <TIM_Base_SetConfig+0x38>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a32      	ldr	r2, [pc, #200]	@ (8007820 <TIM_Base_SetConfig+0xfc>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d108      	bne.n	800776e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007762:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	4313      	orrs	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a28      	ldr	r2, [pc, #160]	@ (8007814 <TIM_Base_SetConfig+0xf0>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d01b      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800777c:	d017      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a25      	ldr	r2, [pc, #148]	@ (8007818 <TIM_Base_SetConfig+0xf4>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d013      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a24      	ldr	r2, [pc, #144]	@ (800781c <TIM_Base_SetConfig+0xf8>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d00f      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a23      	ldr	r2, [pc, #140]	@ (8007820 <TIM_Base_SetConfig+0xfc>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d00b      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a22      	ldr	r2, [pc, #136]	@ (8007824 <TIM_Base_SetConfig+0x100>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d007      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a21      	ldr	r2, [pc, #132]	@ (8007828 <TIM_Base_SetConfig+0x104>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d003      	beq.n	80077ae <TIM_Base_SetConfig+0x8a>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a20      	ldr	r2, [pc, #128]	@ (800782c <TIM_Base_SetConfig+0x108>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d108      	bne.n	80077c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	4313      	orrs	r3, r2
 80077be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	689a      	ldr	r2, [r3, #8]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a0c      	ldr	r2, [pc, #48]	@ (8007814 <TIM_Base_SetConfig+0xf0>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d103      	bne.n	80077ee <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	691a      	ldr	r2, [r3, #16]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f043 0204 	orr.w	r2, r3, #4
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2201      	movs	r2, #1
 80077fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	601a      	str	r2, [r3, #0]
}
 8007806:	bf00      	nop
 8007808:	3714      	adds	r7, #20
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop
 8007814:	40010000 	.word	0x40010000
 8007818:	40000400 	.word	0x40000400
 800781c:	40000800 	.word	0x40000800
 8007820:	40000c00 	.word	0x40000c00
 8007824:	40014000 	.word	0x40014000
 8007828:	40014400 	.word	0x40014400
 800782c:	40014800 	.word	0x40014800

08007830 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a1b      	ldr	r3, [r3, #32]
 800783e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a1b      	ldr	r3, [r3, #32]
 8007844:	f023 0201 	bic.w	r2, r3, #1
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800785e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f023 0303 	bic.w	r3, r3, #3
 8007866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4313      	orrs	r3, r2
 8007870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	f023 0302 	bic.w	r3, r3, #2
 8007878:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	697a      	ldr	r2, [r7, #20]
 8007880:	4313      	orrs	r3, r2
 8007882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a30      	ldr	r2, [pc, #192]	@ (8007948 <TIM_OC1_SetConfig+0x118>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d119      	bne.n	80078c0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d008      	beq.n	80078a6 <TIM_OC1_SetConfig+0x76>
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	2b08      	cmp	r3, #8
 800789a:	d004      	beq.n	80078a6 <TIM_OC1_SetConfig+0x76>
 800789c:	f641 21cd 	movw	r1, #6861	@ 0x1acd
 80078a0:	482a      	ldr	r0, [pc, #168]	@ (800794c <TIM_OC1_SetConfig+0x11c>)
 80078a2:	f7f9 fc92 	bl	80011ca <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f023 0308 	bic.w	r3, r3, #8
 80078ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f023 0304 	bic.w	r3, r3, #4
 80078be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a21      	ldr	r2, [pc, #132]	@ (8007948 <TIM_OC1_SetConfig+0x118>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d12d      	bne.n	8007924 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	699b      	ldr	r3, [r3, #24]
 80078cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078d0:	d008      	beq.n	80078e4 <TIM_OC1_SetConfig+0xb4>
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	699b      	ldr	r3, [r3, #24]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d004      	beq.n	80078e4 <TIM_OC1_SetConfig+0xb4>
 80078da:	f641 21da 	movw	r1, #6874	@ 0x1ada
 80078de:	481b      	ldr	r0, [pc, #108]	@ (800794c <TIM_OC1_SetConfig+0x11c>)
 80078e0:	f7f9 fc73 	bl	80011ca <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078ec:	d008      	beq.n	8007900 <TIM_OC1_SetConfig+0xd0>
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d004      	beq.n	8007900 <TIM_OC1_SetConfig+0xd0>
 80078f6:	f641 21db 	movw	r1, #6875	@ 0x1adb
 80078fa:	4814      	ldr	r0, [pc, #80]	@ (800794c <TIM_OC1_SetConfig+0x11c>)
 80078fc:	f7f9 fc65 	bl	80011ca <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007906:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800790e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	4313      	orrs	r3, r2
 8007918:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	699b      	ldr	r3, [r3, #24]
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	4313      	orrs	r3, r2
 8007922:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	621a      	str	r2, [r3, #32]
}
 800793e:	bf00      	nop
 8007940:	3718      	adds	r7, #24
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	40010000 	.word	0x40010000
 800794c:	080104d0 	.word	0x080104d0

08007950 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	f023 0210 	bic.w	r2, r3, #16
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800797e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	021b      	lsls	r3, r3, #8
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4313      	orrs	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f023 0320 	bic.w	r3, r3, #32
 800799a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	011b      	lsls	r3, r3, #4
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a31      	ldr	r2, [pc, #196]	@ (8007a70 <TIM_OC2_SetConfig+0x120>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d11a      	bne.n	80079e6 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	68db      	ldr	r3, [r3, #12]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d008      	beq.n	80079ca <TIM_OC2_SetConfig+0x7a>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	2b08      	cmp	r3, #8
 80079be:	d004      	beq.n	80079ca <TIM_OC2_SetConfig+0x7a>
 80079c0:	f641 3119 	movw	r1, #6937	@ 0x1b19
 80079c4:	482b      	ldr	r0, [pc, #172]	@ (8007a74 <TIM_OC2_SetConfig+0x124>)
 80079c6:	f7f9 fc00 	bl	80011ca <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	011b      	lsls	r3, r3, #4
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a21      	ldr	r2, [pc, #132]	@ (8007a70 <TIM_OC2_SetConfig+0x120>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d12f      	bne.n	8007a4e <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079f6:	d008      	beq.n	8007a0a <TIM_OC2_SetConfig+0xba>
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d004      	beq.n	8007a0a <TIM_OC2_SetConfig+0xba>
 8007a00:	f641 3126 	movw	r1, #6950	@ 0x1b26
 8007a04:	481b      	ldr	r0, [pc, #108]	@ (8007a74 <TIM_OC2_SetConfig+0x124>)
 8007a06:	f7f9 fbe0 	bl	80011ca <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a12:	d008      	beq.n	8007a26 <TIM_OC2_SetConfig+0xd6>
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	695b      	ldr	r3, [r3, #20]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d004      	beq.n	8007a26 <TIM_OC2_SetConfig+0xd6>
 8007a1c:	f641 3127 	movw	r1, #6951	@ 0x1b27
 8007a20:	4814      	ldr	r0, [pc, #80]	@ (8007a74 <TIM_OC2_SetConfig+0x124>)
 8007a22:	f7f9 fbd2 	bl	80011ca <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	621a      	str	r2, [r3, #32]
}
 8007a68:	bf00      	nop
 8007a6a:	3718      	adds	r7, #24
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	40010000 	.word	0x40010000
 8007a74:	080104d0 	.word	0x080104d0

08007a78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a1b      	ldr	r3, [r3, #32]
 8007a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69db      	ldr	r3, [r3, #28]
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f023 0303 	bic.w	r3, r3, #3
 8007aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	021b      	lsls	r3, r3, #8
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a31      	ldr	r2, [pc, #196]	@ (8007b98 <TIM_OC3_SetConfig+0x120>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d11a      	bne.n	8007b0c <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d008      	beq.n	8007af0 <TIM_OC3_SetConfig+0x78>
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	2b08      	cmp	r3, #8
 8007ae4:	d004      	beq.n	8007af0 <TIM_OC3_SetConfig+0x78>
 8007ae6:	f641 3164 	movw	r1, #7012	@ 0x1b64
 8007aea:	482c      	ldr	r0, [pc, #176]	@ (8007b9c <TIM_OC3_SetConfig+0x124>)
 8007aec:	f7f9 fb6d 	bl	80011ca <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	021b      	lsls	r3, r3, #8
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a22      	ldr	r2, [pc, #136]	@ (8007b98 <TIM_OC3_SetConfig+0x120>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d12f      	bne.n	8007b74 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b1c:	d008      	beq.n	8007b30 <TIM_OC3_SetConfig+0xb8>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	699b      	ldr	r3, [r3, #24]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d004      	beq.n	8007b30 <TIM_OC3_SetConfig+0xb8>
 8007b26:	f641 3171 	movw	r1, #7025	@ 0x1b71
 8007b2a:	481c      	ldr	r0, [pc, #112]	@ (8007b9c <TIM_OC3_SetConfig+0x124>)
 8007b2c:	f7f9 fb4d 	bl	80011ca <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b38:	d008      	beq.n	8007b4c <TIM_OC3_SetConfig+0xd4>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d004      	beq.n	8007b4c <TIM_OC3_SetConfig+0xd4>
 8007b42:	f641 3172 	movw	r1, #7026	@ 0x1b72
 8007b46:	4815      	ldr	r0, [pc, #84]	@ (8007b9c <TIM_OC3_SetConfig+0x124>)
 8007b48:	f7f9 fb3f 	bl	80011ca <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	695b      	ldr	r3, [r3, #20]
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	693a      	ldr	r2, [r7, #16]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	699b      	ldr	r3, [r3, #24]
 8007b6c:	011b      	lsls	r3, r3, #4
 8007b6e:	693a      	ldr	r2, [r7, #16]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	685a      	ldr	r2, [r3, #4]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	697a      	ldr	r2, [r7, #20]
 8007b8c:	621a      	str	r2, [r3, #32]
}
 8007b8e:	bf00      	nop
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	40010000 	.word	0x40010000
 8007b9c:	080104d0 	.word	0x080104d0

08007ba0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	69db      	ldr	r3, [r3, #28]
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	021b      	lsls	r3, r3, #8
 8007bde:	68fa      	ldr	r2, [r7, #12]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007bea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	031b      	lsls	r3, r3, #12
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a16      	ldr	r2, [pc, #88]	@ (8007c54 <TIM_OC4_SetConfig+0xb4>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d117      	bne.n	8007c30 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c08:	d008      	beq.n	8007c1c <TIM_OC4_SetConfig+0x7c>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d004      	beq.n	8007c1c <TIM_OC4_SetConfig+0x7c>
 8007c12:	f641 31b1 	movw	r1, #7089	@ 0x1bb1
 8007c16:	4810      	ldr	r0, [pc, #64]	@ (8007c58 <TIM_OC4_SetConfig+0xb8>)
 8007c18:	f7f9 fad7 	bl	80011ca <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	695b      	ldr	r3, [r3, #20]
 8007c28:	019b      	lsls	r3, r3, #6
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	693a      	ldr	r2, [r7, #16]
 8007c48:	621a      	str	r2, [r3, #32]
}
 8007c4a:	bf00      	nop
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	40010000 	.word	0x40010000
 8007c58:	080104d0 	.word	0x080104d0

08007c5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b087      	sub	sp, #28
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6a1b      	ldr	r3, [r3, #32]
 8007c6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	f023 0201 	bic.w	r2, r3, #1
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	699b      	ldr	r3, [r3, #24]
 8007c7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	011b      	lsls	r3, r3, #4
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f023 030a 	bic.w	r3, r3, #10
 8007c98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	693a      	ldr	r2, [r7, #16]
 8007ca6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	621a      	str	r2, [r3, #32]
}
 8007cae:	bf00      	nop
 8007cb0:	371c      	adds	r7, #28
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr

08007cba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cba:	b480      	push	{r7}
 8007cbc:	b087      	sub	sp, #28
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	60f8      	str	r0, [r7, #12]
 8007cc2:	60b9      	str	r1, [r7, #8]
 8007cc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	6a1b      	ldr	r3, [r3, #32]
 8007cca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	f023 0210 	bic.w	r2, r3, #16
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ce4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	031b      	lsls	r3, r3, #12
 8007cea:	693a      	ldr	r2, [r7, #16]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007cf6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	011b      	lsls	r3, r3, #4
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	621a      	str	r2, [r3, #32]
}
 8007d0e:	bf00      	nop
 8007d10:	371c      	adds	r7, #28
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr

08007d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	f043 0307 	orr.w	r3, r3, #7
 8007d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	609a      	str	r2, [r3, #8]
}
 8007d44:	bf00      	nop
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b087      	sub	sp, #28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	607a      	str	r2, [r7, #4]
 8007d5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	021a      	lsls	r2, r3, #8
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	431a      	orrs	r2, r3
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	4313      	orrs	r3, r2
 8007d78:	697a      	ldr	r2, [r7, #20]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	697a      	ldr	r2, [r7, #20]
 8007d82:	609a      	str	r2, [r3, #8]
}
 8007d84:	bf00      	nop
 8007d86:	371c      	adds	r7, #28
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a55      	ldr	r2, [pc, #340]	@ (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d018      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dac:	d013      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a51      	ldr	r2, [pc, #324]	@ (8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d00e      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a4f      	ldr	r2, [pc, #316]	@ (8007efc <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d009      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8007f00 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d004      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007dcc:	f240 71a9 	movw	r1, #1961	@ 0x7a9
 8007dd0:	484c      	ldr	r0, [pc, #304]	@ (8007f04 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007dd2:	f7f9 f9fa 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d020      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2b10      	cmp	r3, #16
 8007de4:	d01c      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2b20      	cmp	r3, #32
 8007dec:	d018      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b30      	cmp	r3, #48	@ 0x30
 8007df4:	d014      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	2b40      	cmp	r3, #64	@ 0x40
 8007dfc:	d010      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b50      	cmp	r3, #80	@ 0x50
 8007e04:	d00c      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2b60      	cmp	r3, #96	@ 0x60
 8007e0c:	d008      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2b70      	cmp	r3, #112	@ 0x70
 8007e14:	d004      	beq.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007e16:	f240 71aa 	movw	r1, #1962	@ 0x7aa
 8007e1a:	483a      	ldr	r0, [pc, #232]	@ (8007f04 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007e1c:	f7f9 f9d5 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	2b80      	cmp	r3, #128	@ 0x80
 8007e26:	d008      	beq.n	8007e3a <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d004      	beq.n	8007e3a <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8007e30:	f240 71ab 	movw	r1, #1963	@ 0x7ab
 8007e34:	4833      	ldr	r0, [pc, #204]	@ (8007f04 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007e36:	f7f9 f9c8 	bl	80011ca <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d101      	bne.n	8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007e44:	2302      	movs	r3, #2
 8007e46:	e050      	b.n	8007eea <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2202      	movs	r2, #2
 8007e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a1b      	ldr	r2, [pc, #108]	@ (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d018      	beq.n	8007ebe <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e94:	d013      	beq.n	8007ebe <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a17      	ldr	r2, [pc, #92]	@ (8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d00e      	beq.n	8007ebe <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a15      	ldr	r2, [pc, #84]	@ (8007efc <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d009      	beq.n	8007ebe <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a14      	ldr	r2, [pc, #80]	@ (8007f00 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d004      	beq.n	8007ebe <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a13      	ldr	r2, [pc, #76]	@ (8007f08 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d10c      	bne.n	8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ec4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	68ba      	ldr	r2, [r7, #8]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	40010000 	.word	0x40010000
 8007ef8:	40000400 	.word	0x40000400
 8007efc:	40000800 	.word	0x40000800
 8007f00:	40000c00 	.word	0x40000c00
 8007f04:	08010508 	.word	0x08010508
 8007f08:	40014000 	.word	0x40014000

08007f0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f16:	2300      	movs	r3, #0
 8007f18:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a5c      	ldr	r2, [pc, #368]	@ (8008090 <HAL_TIMEx_ConfigBreakDeadTime+0x184>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d004      	beq.n	8007f2e <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 8007f24:	f240 71e6 	movw	r1, #2022	@ 0x7e6
 8007f28:	485a      	ldr	r0, [pc, #360]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007f2a:	f7f9 f94e 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f36:	d008      	beq.n	8007f4a <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d004      	beq.n	8007f4a <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8007f40:	f240 71e7 	movw	r1, #2023	@ 0x7e7
 8007f44:	4853      	ldr	r0, [pc, #332]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007f46:	f7f9 f940 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f52:	d008      	beq.n	8007f66 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d004      	beq.n	8007f66 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8007f5c:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8007f60:	484c      	ldr	r0, [pc, #304]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007f62:	f7f9 f932 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d013      	beq.n	8007f96 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f76:	d00e      	beq.n	8007f96 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f80:	d009      	beq.n	8007f96 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f8a:	d004      	beq.n	8007f96 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007f8c:	f240 71e9 	movw	r1, #2025	@ 0x7e9
 8007f90:	4840      	ldr	r0, [pc, #256]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007f92:	f7f9 f91a 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	68db      	ldr	r3, [r3, #12]
 8007f9a:	2bff      	cmp	r3, #255	@ 0xff
 8007f9c:	d904      	bls.n	8007fa8 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 8007f9e:	f240 71ea 	movw	r1, #2026	@ 0x7ea
 8007fa2:	483c      	ldr	r0, [pc, #240]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007fa4:	f7f9 f911 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fb0:	d008      	beq.n	8007fc4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d004      	beq.n	8007fc4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007fba:	f240 71eb 	movw	r1, #2027	@ 0x7eb
 8007fbe:	4835      	ldr	r0, [pc, #212]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007fc0:	f7f9 f903 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	695b      	ldr	r3, [r3, #20]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d009      	beq.n	8007fe0 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fd4:	d004      	beq.n	8007fe0 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8007fd6:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 8007fda:	482e      	ldr	r0, [pc, #184]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007fdc:	f7f9 f8f5 	bl	80011ca <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fe8:	d008      	beq.n	8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	69db      	ldr	r3, [r3, #28]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d004      	beq.n	8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8007ff2:	f240 71ed 	movw	r1, #2029	@ 0x7ed
 8007ff6:	4827      	ldr	r0, [pc, #156]	@ (8008094 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8007ff8:	f7f9 f8e7 	bl	80011ca <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008002:	2b01      	cmp	r3, #1
 8008004:	d101      	bne.n	800800a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 8008006:	2302      	movs	r3, #2
 8008008:	e03d      	b.n	8008086 <HAL_TIMEx_ConfigBreakDeadTime+0x17a>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2201      	movs	r2, #1
 800800e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	4313      	orrs	r3, r2
 800801e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	4313      	orrs	r3, r2
 800802c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	4313      	orrs	r3, r2
 800803a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4313      	orrs	r3, r2
 8008048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	4313      	orrs	r3, r2
 8008056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	4313      	orrs	r3, r2
 8008072:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2200      	movs	r2, #0
 8008080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	40010000 	.word	0x40010000
 8008094:	08010508 	.word	0x08010508

08008098 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080c0:	b084      	sub	sp, #16
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b084      	sub	sp, #16
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
 80080ca:	f107 001c 	add.w	r0, r7, #28
 80080ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d123      	bne.n	8008122 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80080ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008102:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008106:	2b01      	cmp	r3, #1
 8008108:	d105      	bne.n	8008116 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f001 fae8 	bl	80096ec <USB_CoreReset>
 800811c:	4603      	mov	r3, r0
 800811e:	73fb      	strb	r3, [r7, #15]
 8008120:	e01b      	b.n	800815a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f001 fadc 	bl	80096ec <USB_CoreReset>
 8008134:	4603      	mov	r3, r0
 8008136:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008138:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800813c:	2b00      	cmp	r3, #0
 800813e:	d106      	bne.n	800814e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008144:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	639a      	str	r2, [r3, #56]	@ 0x38
 800814c:	e005      	b.n	800815a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008152:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800815a:	7fbb      	ldrb	r3, [r7, #30]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d10b      	bne.n	8008178 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	f043 0206 	orr.w	r2, r3, #6
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f043 0220 	orr.w	r2, r3, #32
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008178:	7bfb      	ldrb	r3, [r7, #15]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008184:	b004      	add	sp, #16
 8008186:	4770      	bx	lr

08008188 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	4613      	mov	r3, r2
 8008194:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008196:	79fb      	ldrb	r3, [r7, #7]
 8008198:	2b02      	cmp	r3, #2
 800819a:	d165      	bne.n	8008268 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	4a41      	ldr	r2, [pc, #260]	@ (80082a4 <USB_SetTurnaroundTime+0x11c>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d906      	bls.n	80081b2 <USB_SetTurnaroundTime+0x2a>
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	4a40      	ldr	r2, [pc, #256]	@ (80082a8 <USB_SetTurnaroundTime+0x120>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d202      	bcs.n	80081b2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80081ac:	230f      	movs	r3, #15
 80081ae:	617b      	str	r3, [r7, #20]
 80081b0:	e062      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	4a3c      	ldr	r2, [pc, #240]	@ (80082a8 <USB_SetTurnaroundTime+0x120>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d306      	bcc.n	80081c8 <USB_SetTurnaroundTime+0x40>
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	4a3b      	ldr	r2, [pc, #236]	@ (80082ac <USB_SetTurnaroundTime+0x124>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d202      	bcs.n	80081c8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80081c2:	230e      	movs	r3, #14
 80081c4:	617b      	str	r3, [r7, #20]
 80081c6:	e057      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	4a38      	ldr	r2, [pc, #224]	@ (80082ac <USB_SetTurnaroundTime+0x124>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d306      	bcc.n	80081de <USB_SetTurnaroundTime+0x56>
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	4a37      	ldr	r2, [pc, #220]	@ (80082b0 <USB_SetTurnaroundTime+0x128>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d202      	bcs.n	80081de <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80081d8:	230d      	movs	r3, #13
 80081da:	617b      	str	r3, [r7, #20]
 80081dc:	e04c      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	4a33      	ldr	r2, [pc, #204]	@ (80082b0 <USB_SetTurnaroundTime+0x128>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d306      	bcc.n	80081f4 <USB_SetTurnaroundTime+0x6c>
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	4a32      	ldr	r2, [pc, #200]	@ (80082b4 <USB_SetTurnaroundTime+0x12c>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d802      	bhi.n	80081f4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081ee:	230c      	movs	r3, #12
 80081f0:	617b      	str	r3, [r7, #20]
 80081f2:	e041      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	4a2f      	ldr	r2, [pc, #188]	@ (80082b4 <USB_SetTurnaroundTime+0x12c>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d906      	bls.n	800820a <USB_SetTurnaroundTime+0x82>
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	4a2e      	ldr	r2, [pc, #184]	@ (80082b8 <USB_SetTurnaroundTime+0x130>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d802      	bhi.n	800820a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008204:	230b      	movs	r3, #11
 8008206:	617b      	str	r3, [r7, #20]
 8008208:	e036      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	4a2a      	ldr	r2, [pc, #168]	@ (80082b8 <USB_SetTurnaroundTime+0x130>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d906      	bls.n	8008220 <USB_SetTurnaroundTime+0x98>
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	4a29      	ldr	r2, [pc, #164]	@ (80082bc <USB_SetTurnaroundTime+0x134>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d802      	bhi.n	8008220 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800821a:	230a      	movs	r3, #10
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	e02b      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	4a26      	ldr	r2, [pc, #152]	@ (80082bc <USB_SetTurnaroundTime+0x134>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d906      	bls.n	8008236 <USB_SetTurnaroundTime+0xae>
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	4a25      	ldr	r2, [pc, #148]	@ (80082c0 <USB_SetTurnaroundTime+0x138>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d202      	bcs.n	8008236 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008230:	2309      	movs	r3, #9
 8008232:	617b      	str	r3, [r7, #20]
 8008234:	e020      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	4a21      	ldr	r2, [pc, #132]	@ (80082c0 <USB_SetTurnaroundTime+0x138>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d306      	bcc.n	800824c <USB_SetTurnaroundTime+0xc4>
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	4a20      	ldr	r2, [pc, #128]	@ (80082c4 <USB_SetTurnaroundTime+0x13c>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d802      	bhi.n	800824c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008246:	2308      	movs	r3, #8
 8008248:	617b      	str	r3, [r7, #20]
 800824a:	e015      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	4a1d      	ldr	r2, [pc, #116]	@ (80082c4 <USB_SetTurnaroundTime+0x13c>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d906      	bls.n	8008262 <USB_SetTurnaroundTime+0xda>
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	4a1c      	ldr	r2, [pc, #112]	@ (80082c8 <USB_SetTurnaroundTime+0x140>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d202      	bcs.n	8008262 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800825c:	2307      	movs	r3, #7
 800825e:	617b      	str	r3, [r7, #20]
 8008260:	e00a      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008262:	2306      	movs	r3, #6
 8008264:	617b      	str	r3, [r7, #20]
 8008266:	e007      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008268:	79fb      	ldrb	r3, [r7, #7]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d102      	bne.n	8008274 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800826e:	2309      	movs	r3, #9
 8008270:	617b      	str	r3, [r7, #20]
 8008272:	e001      	b.n	8008278 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008274:	2309      	movs	r3, #9
 8008276:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	68da      	ldr	r2, [r3, #12]
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	029b      	lsls	r3, r3, #10
 800828c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008290:	431a      	orrs	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	371c      	adds	r7, #28
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr
 80082a4:	00d8acbf 	.word	0x00d8acbf
 80082a8:	00e4e1c0 	.word	0x00e4e1c0
 80082ac:	00f42400 	.word	0x00f42400
 80082b0:	01067380 	.word	0x01067380
 80082b4:	011a499f 	.word	0x011a499f
 80082b8:	01312cff 	.word	0x01312cff
 80082bc:	014ca43f 	.word	0x014ca43f
 80082c0:	016e3600 	.word	0x016e3600
 80082c4:	01a6ab1f 	.word	0x01a6ab1f
 80082c8:	01e84800 	.word	0x01e84800

080082cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f043 0201 	orr.w	r2, r3, #1
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082e0:	2300      	movs	r3, #0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	370c      	adds	r7, #12
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr

080082ee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b083      	sub	sp, #12
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	f023 0201 	bic.w	r2, r3, #1
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	460b      	mov	r3, r1
 800831a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800831c:	2300      	movs	r3, #0
 800831e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800832c:	78fb      	ldrb	r3, [r7, #3]
 800832e:	2b01      	cmp	r3, #1
 8008330:	d115      	bne.n	800835e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800833e:	200a      	movs	r0, #10
 8008340:	f7fa fa0c 	bl	800275c <HAL_Delay>
      ms += 10U;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	330a      	adds	r3, #10
 8008348:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f001 f93f 	bl	80095ce <USB_GetMode>
 8008350:	4603      	mov	r3, r0
 8008352:	2b01      	cmp	r3, #1
 8008354:	d01e      	beq.n	8008394 <USB_SetCurrentMode+0x84>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2bc7      	cmp	r3, #199	@ 0xc7
 800835a:	d9f0      	bls.n	800833e <USB_SetCurrentMode+0x2e>
 800835c:	e01a      	b.n	8008394 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800835e:	78fb      	ldrb	r3, [r7, #3]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d115      	bne.n	8008390 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008370:	200a      	movs	r0, #10
 8008372:	f7fa f9f3 	bl	800275c <HAL_Delay>
      ms += 10U;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	330a      	adds	r3, #10
 800837a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f001 f926 	bl	80095ce <USB_GetMode>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d005      	beq.n	8008394 <USB_SetCurrentMode+0x84>
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2bc7      	cmp	r3, #199	@ 0xc7
 800838c:	d9f0      	bls.n	8008370 <USB_SetCurrentMode+0x60>
 800838e:	e001      	b.n	8008394 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	e005      	b.n	80083a0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2bc8      	cmp	r3, #200	@ 0xc8
 8008398:	d101      	bne.n	800839e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e000      	b.n	80083a0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3710      	adds	r7, #16
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083a8:	b084      	sub	sp, #16
 80083aa:	b580      	push	{r7, lr}
 80083ac:	b086      	sub	sp, #24
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
 80083b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80083b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083ba:	2300      	movs	r3, #0
 80083bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083c2:	2300      	movs	r3, #0
 80083c4:	613b      	str	r3, [r7, #16]
 80083c6:	e009      	b.n	80083dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	3340      	adds	r3, #64	@ 0x40
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	2200      	movs	r2, #0
 80083d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	3301      	adds	r3, #1
 80083da:	613b      	str	r3, [r7, #16]
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	2b0e      	cmp	r3, #14
 80083e0:	d9f2      	bls.n	80083c8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d11c      	bne.n	8008424 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	68fa      	ldr	r2, [r7, #12]
 80083f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083f8:	f043 0302 	orr.w	r3, r3, #2
 80083fc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008402:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800840e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800841a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	639a      	str	r2, [r3, #56]	@ 0x38
 8008422:	e00b      	b.n	800843c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008428:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008434:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008442:	461a      	mov	r2, r3
 8008444:	2300      	movs	r3, #0
 8008446:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008448:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800844c:	2b01      	cmp	r3, #1
 800844e:	d10d      	bne.n	800846c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008450:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008454:	2b00      	cmp	r3, #0
 8008456:	d104      	bne.n	8008462 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008458:	2100      	movs	r1, #0
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f968 	bl	8008730 <USB_SetDevSpeed>
 8008460:	e008      	b.n	8008474 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008462:	2101      	movs	r1, #1
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 f963 	bl	8008730 <USB_SetDevSpeed>
 800846a:	e003      	b.n	8008474 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800846c:	2103      	movs	r1, #3
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f95e 	bl	8008730 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008474:	2110      	movs	r1, #16
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f8fa 	bl	8008670 <USB_FlushTxFifo>
 800847c:	4603      	mov	r3, r0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f924 	bl	80086d4 <USB_FlushRxFifo>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d001      	beq.n	8008496 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800849c:	461a      	mov	r2, r3
 800849e:	2300      	movs	r3, #0
 80084a0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a8:	461a      	mov	r2, r3
 80084aa:	2300      	movs	r3, #0
 80084ac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b4:	461a      	mov	r2, r3
 80084b6:	2300      	movs	r3, #0
 80084b8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084ba:	2300      	movs	r3, #0
 80084bc:	613b      	str	r3, [r7, #16]
 80084be:	e043      	b.n	8008548 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	015a      	lsls	r2, r3, #5
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	4413      	add	r3, r2
 80084c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084d6:	d118      	bne.n	800850a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d10a      	bne.n	80084f4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ea:	461a      	mov	r2, r3
 80084ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80084f0:	6013      	str	r3, [r2, #0]
 80084f2:	e013      	b.n	800851c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	015a      	lsls	r2, r3, #5
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	4413      	add	r3, r2
 80084fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008500:	461a      	mov	r2, r3
 8008502:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008506:	6013      	str	r3, [r2, #0]
 8008508:	e008      	b.n	800851c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	015a      	lsls	r2, r3, #5
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	4413      	add	r3, r2
 8008512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008516:	461a      	mov	r2, r3
 8008518:	2300      	movs	r3, #0
 800851a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	4413      	add	r3, r2
 8008524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008528:	461a      	mov	r2, r3
 800852a:	2300      	movs	r3, #0
 800852c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	015a      	lsls	r2, r3, #5
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	4413      	add	r3, r2
 8008536:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800853a:	461a      	mov	r2, r3
 800853c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008540:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	3301      	adds	r3, #1
 8008546:	613b      	str	r3, [r7, #16]
 8008548:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800854c:	461a      	mov	r2, r3
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	4293      	cmp	r3, r2
 8008552:	d3b5      	bcc.n	80084c0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008554:	2300      	movs	r3, #0
 8008556:	613b      	str	r3, [r7, #16]
 8008558:	e043      	b.n	80085e2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	015a      	lsls	r2, r3, #5
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	4413      	add	r3, r2
 8008562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800856c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008570:	d118      	bne.n	80085a4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10a      	bne.n	800858e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	015a      	lsls	r2, r3, #5
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	4413      	add	r3, r2
 8008580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008584:	461a      	mov	r2, r3
 8008586:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800858a:	6013      	str	r3, [r2, #0]
 800858c:	e013      	b.n	80085b6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	015a      	lsls	r2, r3, #5
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	4413      	add	r3, r2
 8008596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800859a:	461a      	mov	r2, r3
 800859c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80085a0:	6013      	str	r3, [r2, #0]
 80085a2:	e008      	b.n	80085b6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b0:	461a      	mov	r2, r3
 80085b2:	2300      	movs	r3, #0
 80085b4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c2:	461a      	mov	r2, r3
 80085c4:	2300      	movs	r3, #0
 80085c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	015a      	lsls	r2, r3, #5
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	4413      	add	r3, r2
 80085d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d4:	461a      	mov	r2, r3
 80085d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	3301      	adds	r3, #1
 80085e0:	613b      	str	r3, [r7, #16]
 80085e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085e6:	461a      	mov	r2, r3
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d3b5      	bcc.n	800855a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008600:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800860e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008614:	2b00      	cmp	r3, #0
 8008616:	d105      	bne.n	8008624 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	699b      	ldr	r3, [r3, #24]
 800861c:	f043 0210 	orr.w	r2, r3, #16
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	699a      	ldr	r2, [r3, #24]
 8008628:	4b10      	ldr	r3, [pc, #64]	@ (800866c <USB_DevInit+0x2c4>)
 800862a:	4313      	orrs	r3, r2
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008630:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008634:	2b00      	cmp	r3, #0
 8008636:	d005      	beq.n	8008644 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	f043 0208 	orr.w	r2, r3, #8
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008644:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008648:	2b01      	cmp	r3, #1
 800864a:	d107      	bne.n	800865c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008654:	f043 0304 	orr.w	r3, r3, #4
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800865c:	7dfb      	ldrb	r3, [r7, #23]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008668:	b004      	add	sp, #16
 800866a:	4770      	bx	lr
 800866c:	803c3800 	.word	0x803c3800

08008670 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800867a:	2300      	movs	r3, #0
 800867c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	3301      	adds	r3, #1
 8008682:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800868a:	d901      	bls.n	8008690 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800868c:	2303      	movs	r3, #3
 800868e:	e01b      	b.n	80086c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	2b00      	cmp	r3, #0
 8008696:	daf2      	bge.n	800867e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008698:	2300      	movs	r3, #0
 800869a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	019b      	lsls	r3, r3, #6
 80086a0:	f043 0220 	orr.w	r2, r3, #32
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3301      	adds	r3, #1
 80086ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086b4:	d901      	bls.n	80086ba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e006      	b.n	80086c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	691b      	ldr	r3, [r3, #16]
 80086be:	f003 0320 	and.w	r3, r3, #32
 80086c2:	2b20      	cmp	r3, #32
 80086c4:	d0f0      	beq.n	80086a8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3714      	adds	r7, #20
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086dc:	2300      	movs	r3, #0
 80086de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3301      	adds	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086ec:	d901      	bls.n	80086f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e018      	b.n	8008724 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	daf2      	bge.n	80086e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80086fa:	2300      	movs	r3, #0
 80086fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2210      	movs	r2, #16
 8008702:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3301      	adds	r3, #1
 8008708:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008710:	d901      	bls.n	8008716 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008712:	2303      	movs	r3, #3
 8008714:	e006      	b.n	8008724 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	f003 0310 	and.w	r3, r3, #16
 800871e:	2b10      	cmp	r3, #16
 8008720:	d0f0      	beq.n	8008704 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3714      	adds	r7, #20
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008730:	b480      	push	{r7}
 8008732:	b085      	sub	sp, #20
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	460b      	mov	r3, r1
 800873a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	78fb      	ldrb	r3, [r7, #3]
 800874a:	68f9      	ldr	r1, [r7, #12]
 800874c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008750:	4313      	orrs	r3, r2
 8008752:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr

08008762 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008762:	b480      	push	{r7}
 8008764:	b087      	sub	sp, #28
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 0306 	and.w	r3, r3, #6
 800877a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d102      	bne.n	8008788 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008782:	2300      	movs	r3, #0
 8008784:	75fb      	strb	r3, [r7, #23]
 8008786:	e00a      	b.n	800879e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2b02      	cmp	r3, #2
 800878c:	d002      	beq.n	8008794 <USB_GetDevSpeed+0x32>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2b06      	cmp	r3, #6
 8008792:	d102      	bne.n	800879a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008794:	2302      	movs	r3, #2
 8008796:	75fb      	strb	r3, [r7, #23]
 8008798:	e001      	b.n	800879e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800879a:	230f      	movs	r3, #15
 800879c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800879e:	7dfb      	ldrb	r3, [r7, #23]
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	371c      	adds	r7, #28
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b085      	sub	sp, #20
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	785b      	ldrb	r3, [r3, #1]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d13a      	bne.n	800883e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087ce:	69da      	ldr	r2, [r3, #28]
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	781b      	ldrb	r3, [r3, #0]
 80087d4:	f003 030f 	and.w	r3, r3, #15
 80087d8:	2101      	movs	r1, #1
 80087da:	fa01 f303 	lsl.w	r3, r1, r3
 80087de:	b29b      	uxth	r3, r3
 80087e0:	68f9      	ldr	r1, [r7, #12]
 80087e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087e6:	4313      	orrs	r3, r2
 80087e8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	015a      	lsls	r2, r3, #5
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	4413      	add	r3, r2
 80087f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d155      	bne.n	80088ac <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	4413      	add	r3, r2
 8008808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	791b      	ldrb	r3, [r3, #4]
 800881a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800881c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	059b      	lsls	r3, r3, #22
 8008822:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008824:	4313      	orrs	r3, r2
 8008826:	68ba      	ldr	r2, [r7, #8]
 8008828:	0151      	lsls	r1, r2, #5
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	440a      	add	r2, r1
 800882e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008836:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800883a:	6013      	str	r3, [r2, #0]
 800883c:	e036      	b.n	80088ac <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008844:	69da      	ldr	r2, [r3, #28]
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	f003 030f 	and.w	r3, r3, #15
 800884e:	2101      	movs	r1, #1
 8008850:	fa01 f303 	lsl.w	r3, r1, r3
 8008854:	041b      	lsls	r3, r3, #16
 8008856:	68f9      	ldr	r1, [r7, #12]
 8008858:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800885c:	4313      	orrs	r3, r2
 800885e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	015a      	lsls	r2, r3, #5
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	4413      	add	r3, r2
 8008868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d11a      	bne.n	80088ac <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	015a      	lsls	r2, r3, #5
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	4413      	add	r3, r2
 800887e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008882:	681a      	ldr	r2, [r3, #0]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	791b      	ldrb	r3, [r3, #4]
 8008890:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008892:	430b      	orrs	r3, r1
 8008894:	4313      	orrs	r3, r2
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	0151      	lsls	r1, r2, #5
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	440a      	add	r2, r1
 800889e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088aa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3714      	adds	r7, #20
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
	...

080088bc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	785b      	ldrb	r3, [r3, #1]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d161      	bne.n	800899c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	015a      	lsls	r2, r3, #5
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	4413      	add	r3, r2
 80088e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088ee:	d11f      	bne.n	8008930 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	015a      	lsls	r2, r3, #5
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	4413      	add	r3, r2
 80088f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	0151      	lsls	r1, r2, #5
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	440a      	add	r2, r1
 8008906:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800890a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800890e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	015a      	lsls	r2, r3, #5
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	4413      	add	r3, r2
 8008918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	68ba      	ldr	r2, [r7, #8]
 8008920:	0151      	lsls	r1, r2, #5
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	440a      	add	r2, r1
 8008926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800892a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800892e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008936:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	f003 030f 	and.w	r3, r3, #15
 8008940:	2101      	movs	r1, #1
 8008942:	fa01 f303 	lsl.w	r3, r1, r3
 8008946:	b29b      	uxth	r3, r3
 8008948:	43db      	mvns	r3, r3
 800894a:	68f9      	ldr	r1, [r7, #12]
 800894c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008950:	4013      	ands	r3, r2
 8008952:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800895a:	69da      	ldr	r2, [r3, #28]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	f003 030f 	and.w	r3, r3, #15
 8008964:	2101      	movs	r1, #1
 8008966:	fa01 f303 	lsl.w	r3, r1, r3
 800896a:	b29b      	uxth	r3, r3
 800896c:	43db      	mvns	r3, r3
 800896e:	68f9      	ldr	r1, [r7, #12]
 8008970:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008974:	4013      	ands	r3, r2
 8008976:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	015a      	lsls	r2, r3, #5
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	4413      	add	r3, r2
 8008980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	0159      	lsls	r1, r3, #5
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	440b      	add	r3, r1
 800898e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008992:	4619      	mov	r1, r3
 8008994:	4b35      	ldr	r3, [pc, #212]	@ (8008a6c <USB_DeactivateEndpoint+0x1b0>)
 8008996:	4013      	ands	r3, r2
 8008998:	600b      	str	r3, [r1, #0]
 800899a:	e060      	b.n	8008a5e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089b2:	d11f      	bne.n	80089f4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	0151      	lsls	r1, r2, #5
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	440a      	add	r2, r1
 80089ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089d2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	015a      	lsls	r2, r3, #5
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	4413      	add	r3, r2
 80089dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	0151      	lsls	r1, r2, #5
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	440a      	add	r2, r1
 80089ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	f003 030f 	and.w	r3, r3, #15
 8008a04:	2101      	movs	r1, #1
 8008a06:	fa01 f303 	lsl.w	r3, r1, r3
 8008a0a:	041b      	lsls	r3, r3, #16
 8008a0c:	43db      	mvns	r3, r3
 8008a0e:	68f9      	ldr	r1, [r7, #12]
 8008a10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a14:	4013      	ands	r3, r2
 8008a16:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a1e:	69da      	ldr	r2, [r3, #28]
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	f003 030f 	and.w	r3, r3, #15
 8008a28:	2101      	movs	r1, #1
 8008a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a2e:	041b      	lsls	r3, r3, #16
 8008a30:	43db      	mvns	r3, r3
 8008a32:	68f9      	ldr	r1, [r7, #12]
 8008a34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a38:	4013      	ands	r3, r2
 8008a3a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	015a      	lsls	r2, r3, #5
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	4413      	add	r3, r2
 8008a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	0159      	lsls	r1, r3, #5
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	440b      	add	r3, r1
 8008a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a56:	4619      	mov	r1, r3
 8008a58:	4b05      	ldr	r3, [pc, #20]	@ (8008a70 <USB_DeactivateEndpoint+0x1b4>)
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3714      	adds	r7, #20
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr
 8008a6c:	ec337800 	.word	0xec337800
 8008a70:	eff37800 	.word	0xeff37800

08008a74 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b08a      	sub	sp, #40	@ 0x28
 8008a78:	af02      	add	r7, sp, #8
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	4613      	mov	r3, r2
 8008a80:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	785b      	ldrb	r3, [r3, #1]
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	f040 817f 	bne.w	8008d94 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d132      	bne.n	8008b04 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	015a      	lsls	r2, r3, #5
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aaa:	691b      	ldr	r3, [r3, #16]
 8008aac:	69ba      	ldr	r2, [r7, #24]
 8008aae:	0151      	lsls	r1, r2, #5
 8008ab0:	69fa      	ldr	r2, [r7, #28]
 8008ab2:	440a      	add	r2, r1
 8008ab4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ab8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008abc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008ac0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	015a      	lsls	r2, r3, #5
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	4413      	add	r3, r2
 8008aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	69ba      	ldr	r2, [r7, #24]
 8008ad2:	0151      	lsls	r1, r2, #5
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	440a      	add	r2, r1
 8008ad8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008adc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ae0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	015a      	lsls	r2, r3, #5
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	4413      	add	r3, r2
 8008aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	69ba      	ldr	r2, [r7, #24]
 8008af2:	0151      	lsls	r1, r2, #5
 8008af4:	69fa      	ldr	r2, [r7, #28]
 8008af6:	440a      	add	r2, r1
 8008af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008afc:	0cdb      	lsrs	r3, r3, #19
 8008afe:	04db      	lsls	r3, r3, #19
 8008b00:	6113      	str	r3, [r2, #16]
 8008b02:	e097      	b.n	8008c34 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	015a      	lsls	r2, r3, #5
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b10:	691b      	ldr	r3, [r3, #16]
 8008b12:	69ba      	ldr	r2, [r7, #24]
 8008b14:	0151      	lsls	r1, r2, #5
 8008b16:	69fa      	ldr	r2, [r7, #28]
 8008b18:	440a      	add	r2, r1
 8008b1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b1e:	0cdb      	lsrs	r3, r3, #19
 8008b20:	04db      	lsls	r3, r3, #19
 8008b22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	69ba      	ldr	r2, [r7, #24]
 8008b34:	0151      	lsls	r1, r2, #5
 8008b36:	69fa      	ldr	r2, [r7, #28]
 8008b38:	440a      	add	r2, r1
 8008b3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b3e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008b42:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008b46:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d11a      	bne.n	8008b84 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	691a      	ldr	r2, [r3, #16]
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d903      	bls.n	8008b62 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	689a      	ldr	r2, [r3, #8]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	015a      	lsls	r2, r3, #5
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	4413      	add	r3, r2
 8008b6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	69ba      	ldr	r2, [r7, #24]
 8008b72:	0151      	lsls	r1, r2, #5
 8008b74:	69fa      	ldr	r2, [r7, #28]
 8008b76:	440a      	add	r2, r1
 8008b78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b80:	6113      	str	r3, [r2, #16]
 8008b82:	e044      	b.n	8008c0e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	691a      	ldr	r2, [r3, #16]
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	1e5a      	subs	r2, r3, #1
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b98:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	015a      	lsls	r2, r3, #5
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ba6:	691a      	ldr	r2, [r3, #16]
 8008ba8:	8afb      	ldrh	r3, [r7, #22]
 8008baa:	04d9      	lsls	r1, r3, #19
 8008bac:	4ba4      	ldr	r3, [pc, #656]	@ (8008e40 <USB_EPStartXfer+0x3cc>)
 8008bae:	400b      	ands	r3, r1
 8008bb0:	69b9      	ldr	r1, [r7, #24]
 8008bb2:	0148      	lsls	r0, r1, #5
 8008bb4:	69f9      	ldr	r1, [r7, #28]
 8008bb6:	4401      	add	r1, r0
 8008bb8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	791b      	ldrb	r3, [r3, #4]
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d122      	bne.n	8008c0e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	015a      	lsls	r2, r3, #5
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	4413      	add	r3, r2
 8008bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	69ba      	ldr	r2, [r7, #24]
 8008bd8:	0151      	lsls	r1, r2, #5
 8008bda:	69fa      	ldr	r2, [r7, #28]
 8008bdc:	440a      	add	r2, r1
 8008bde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008be2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008be6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	015a      	lsls	r2, r3, #5
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	4413      	add	r3, r2
 8008bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf4:	691a      	ldr	r2, [r3, #16]
 8008bf6:	8afb      	ldrh	r3, [r7, #22]
 8008bf8:	075b      	lsls	r3, r3, #29
 8008bfa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008bfe:	69b9      	ldr	r1, [r7, #24]
 8008c00:	0148      	lsls	r0, r1, #5
 8008c02:	69f9      	ldr	r1, [r7, #28]
 8008c04:	4401      	add	r1, r0
 8008c06:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008c0e:	69bb      	ldr	r3, [r7, #24]
 8008c10:	015a      	lsls	r2, r3, #5
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	4413      	add	r3, r2
 8008c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c1a:	691a      	ldr	r2, [r3, #16]
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	691b      	ldr	r3, [r3, #16]
 8008c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c24:	69b9      	ldr	r1, [r7, #24]
 8008c26:	0148      	lsls	r0, r1, #5
 8008c28:	69f9      	ldr	r1, [r7, #28]
 8008c2a:	4401      	add	r1, r0
 8008c2c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008c30:	4313      	orrs	r3, r2
 8008c32:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c34:	79fb      	ldrb	r3, [r7, #7]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d14b      	bne.n	8008cd2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d009      	beq.n	8008c56 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	015a      	lsls	r2, r3, #5
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	4413      	add	r3, r2
 8008c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c4e:	461a      	mov	r2, r3
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	69db      	ldr	r3, [r3, #28]
 8008c54:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	791b      	ldrb	r3, [r3, #4]
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d128      	bne.n	8008cb0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d110      	bne.n	8008c90 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c6e:	69bb      	ldr	r3, [r7, #24]
 8008c70:	015a      	lsls	r2, r3, #5
 8008c72:	69fb      	ldr	r3, [r7, #28]
 8008c74:	4413      	add	r3, r2
 8008c76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	69ba      	ldr	r2, [r7, #24]
 8008c7e:	0151      	lsls	r1, r2, #5
 8008c80:	69fa      	ldr	r2, [r7, #28]
 8008c82:	440a      	add	r2, r1
 8008c84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	e00f      	b.n	8008cb0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008c90:	69bb      	ldr	r3, [r7, #24]
 8008c92:	015a      	lsls	r2, r3, #5
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	4413      	add	r3, r2
 8008c98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69ba      	ldr	r2, [r7, #24]
 8008ca0:	0151      	lsls	r1, r2, #5
 8008ca2:	69fa      	ldr	r2, [r7, #28]
 8008ca4:	440a      	add	r2, r1
 8008ca6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008caa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cae:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	015a      	lsls	r2, r3, #5
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	0151      	lsls	r1, r2, #5
 8008cc2:	69fa      	ldr	r2, [r7, #28]
 8008cc4:	440a      	add	r2, r1
 8008cc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008cce:	6013      	str	r3, [r2, #0]
 8008cd0:	e166      	b.n	8008fa0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	015a      	lsls	r2, r3, #5
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	4413      	add	r3, r2
 8008cda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	69ba      	ldr	r2, [r7, #24]
 8008ce2:	0151      	lsls	r1, r2, #5
 8008ce4:	69fa      	ldr	r2, [r7, #28]
 8008ce6:	440a      	add	r2, r1
 8008ce8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008cf0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	791b      	ldrb	r3, [r3, #4]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d015      	beq.n	8008d26 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	691b      	ldr	r3, [r3, #16]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	f000 814e 	beq.w	8008fa0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	f003 030f 	and.w	r3, r3, #15
 8008d14:	2101      	movs	r1, #1
 8008d16:	fa01 f303 	lsl.w	r3, r1, r3
 8008d1a:	69f9      	ldr	r1, [r7, #28]
 8008d1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d20:	4313      	orrs	r3, r2
 8008d22:	634b      	str	r3, [r1, #52]	@ 0x34
 8008d24:	e13c      	b.n	8008fa0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d110      	bne.n	8008d58 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	015a      	lsls	r2, r3, #5
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	0151      	lsls	r1, r2, #5
 8008d48:	69fa      	ldr	r2, [r7, #28]
 8008d4a:	440a      	add	r2, r1
 8008d4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d54:	6013      	str	r3, [r2, #0]
 8008d56:	e00f      	b.n	8008d78 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	015a      	lsls	r2, r3, #5
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	69ba      	ldr	r2, [r7, #24]
 8008d68:	0151      	lsls	r1, r2, #5
 8008d6a:	69fa      	ldr	r2, [r7, #28]
 8008d6c:	440a      	add	r2, r1
 8008d6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d76:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	68d9      	ldr	r1, [r3, #12]
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	781a      	ldrb	r2, [r3, #0]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	b298      	uxth	r0, r3
 8008d86:	79fb      	ldrb	r3, [r7, #7]
 8008d88:	9300      	str	r3, [sp, #0]
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	68f8      	ldr	r0, [r7, #12]
 8008d8e:	f000 f9b9 	bl	8009104 <USB_WritePacket>
 8008d92:	e105      	b.n	8008fa0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	015a      	lsls	r2, r3, #5
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008da0:	691b      	ldr	r3, [r3, #16]
 8008da2:	69ba      	ldr	r2, [r7, #24]
 8008da4:	0151      	lsls	r1, r2, #5
 8008da6:	69fa      	ldr	r2, [r7, #28]
 8008da8:	440a      	add	r2, r1
 8008daa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dae:	0cdb      	lsrs	r3, r3, #19
 8008db0:	04db      	lsls	r3, r3, #19
 8008db2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	015a      	lsls	r2, r3, #5
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	0151      	lsls	r1, r2, #5
 8008dc6:	69fa      	ldr	r2, [r7, #28]
 8008dc8:	440a      	add	r2, r1
 8008dca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008dd2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008dd6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d132      	bne.n	8008e44 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d003      	beq.n	8008dee <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	689a      	ldr	r2, [r3, #8]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	689a      	ldr	r2, [r3, #8]
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	015a      	lsls	r2, r3, #5
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e02:	691a      	ldr	r2, [r3, #16]
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	6a1b      	ldr	r3, [r3, #32]
 8008e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e0c:	69b9      	ldr	r1, [r7, #24]
 8008e0e:	0148      	lsls	r0, r1, #5
 8008e10:	69f9      	ldr	r1, [r7, #28]
 8008e12:	4401      	add	r1, r0
 8008e14:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	015a      	lsls	r2, r3, #5
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	4413      	add	r3, r2
 8008e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	69ba      	ldr	r2, [r7, #24]
 8008e2c:	0151      	lsls	r1, r2, #5
 8008e2e:	69fa      	ldr	r2, [r7, #28]
 8008e30:	440a      	add	r2, r1
 8008e32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e36:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e3a:	6113      	str	r3, [r2, #16]
 8008e3c:	e062      	b.n	8008f04 <USB_EPStartXfer+0x490>
 8008e3e:	bf00      	nop
 8008e40:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d123      	bne.n	8008e94 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e58:	691a      	ldr	r2, [r3, #16]
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e62:	69b9      	ldr	r1, [r7, #24]
 8008e64:	0148      	lsls	r0, r1, #5
 8008e66:	69f9      	ldr	r1, [r7, #28]
 8008e68:	4401      	add	r1, r0
 8008e6a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	015a      	lsls	r2, r3, #5
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	4413      	add	r3, r2
 8008e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	69ba      	ldr	r2, [r7, #24]
 8008e82:	0151      	lsls	r1, r2, #5
 8008e84:	69fa      	ldr	r2, [r7, #28]
 8008e86:	440a      	add	r2, r1
 8008e88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e90:	6113      	str	r3, [r2, #16]
 8008e92:	e037      	b.n	8008f04 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	691a      	ldr	r2, [r3, #16]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	1e5a      	subs	r2, r3, #1
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ea8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	8afa      	ldrh	r2, [r7, #22]
 8008eb0:	fb03 f202 	mul.w	r2, r3, r2
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	015a      	lsls	r2, r3, #5
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec4:	691a      	ldr	r2, [r3, #16]
 8008ec6:	8afb      	ldrh	r3, [r7, #22]
 8008ec8:	04d9      	lsls	r1, r3, #19
 8008eca:	4b38      	ldr	r3, [pc, #224]	@ (8008fac <USB_EPStartXfer+0x538>)
 8008ecc:	400b      	ands	r3, r1
 8008ece:	69b9      	ldr	r1, [r7, #24]
 8008ed0:	0148      	lsls	r0, r1, #5
 8008ed2:	69f9      	ldr	r1, [r7, #28]
 8008ed4:	4401      	add	r1, r0
 8008ed6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008eda:	4313      	orrs	r3, r2
 8008edc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	015a      	lsls	r2, r3, #5
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eea:	691a      	ldr	r2, [r3, #16]
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	6a1b      	ldr	r3, [r3, #32]
 8008ef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ef4:	69b9      	ldr	r1, [r7, #24]
 8008ef6:	0148      	lsls	r0, r1, #5
 8008ef8:	69f9      	ldr	r1, [r7, #28]
 8008efa:	4401      	add	r1, r0
 8008efc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008f00:	4313      	orrs	r3, r2
 8008f02:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008f04:	79fb      	ldrb	r3, [r7, #7]
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d10d      	bne.n	8008f26 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d009      	beq.n	8008f26 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	68d9      	ldr	r1, [r3, #12]
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f22:	460a      	mov	r2, r1
 8008f24:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	791b      	ldrb	r3, [r3, #4]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d128      	bne.n	8008f80 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d110      	bne.n	8008f60 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	015a      	lsls	r2, r3, #5
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	4413      	add	r3, r2
 8008f46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	69ba      	ldr	r2, [r7, #24]
 8008f4e:	0151      	lsls	r1, r2, #5
 8008f50:	69fa      	ldr	r2, [r7, #28]
 8008f52:	440a      	add	r2, r1
 8008f54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	e00f      	b.n	8008f80 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	015a      	lsls	r2, r3, #5
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	69ba      	ldr	r2, [r7, #24]
 8008f70:	0151      	lsls	r1, r2, #5
 8008f72:	69fa      	ldr	r2, [r7, #28]
 8008f74:	440a      	add	r2, r1
 8008f76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f7e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	015a      	lsls	r2, r3, #5
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	4413      	add	r3, r2
 8008f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	69ba      	ldr	r2, [r7, #24]
 8008f90:	0151      	lsls	r1, r2, #5
 8008f92:	69fa      	ldr	r2, [r7, #28]
 8008f94:	440a      	add	r2, r1
 8008f96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f9a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008f9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3720      	adds	r7, #32
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	1ff80000 	.word	0x1ff80000

08008fb0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b087      	sub	sp, #28
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	785b      	ldrb	r3, [r3, #1]
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d14a      	bne.n	8009064 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	015a      	lsls	r2, r3, #5
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fe2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fe6:	f040 8086 	bne.w	80090f6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	781b      	ldrb	r3, [r3, #0]
 8008fee:	015a      	lsls	r2, r3, #5
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	4413      	add	r3, r2
 8008ff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	683a      	ldr	r2, [r7, #0]
 8008ffc:	7812      	ldrb	r2, [r2, #0]
 8008ffe:	0151      	lsls	r1, r2, #5
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	440a      	add	r2, r1
 8009004:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009008:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800900c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	015a      	lsls	r2, r3, #5
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	4413      	add	r3, r2
 8009018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	7812      	ldrb	r2, [r2, #0]
 8009022:	0151      	lsls	r1, r2, #5
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	440a      	add	r2, r1
 8009028:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800902c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009030:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	3301      	adds	r3, #1
 8009036:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800903e:	4293      	cmp	r3, r2
 8009040:	d902      	bls.n	8009048 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	75fb      	strb	r3, [r7, #23]
          break;
 8009046:	e056      	b.n	80090f6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	015a      	lsls	r2, r3, #5
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	4413      	add	r3, r2
 8009052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800905c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009060:	d0e7      	beq.n	8009032 <USB_EPStopXfer+0x82>
 8009062:	e048      	b.n	80090f6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	015a      	lsls	r2, r3, #5
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	4413      	add	r3, r2
 800906e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800907c:	d13b      	bne.n	80090f6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	015a      	lsls	r2, r3, #5
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	4413      	add	r3, r2
 8009088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	7812      	ldrb	r2, [r2, #0]
 8009092:	0151      	lsls	r1, r2, #5
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	440a      	add	r2, r1
 8009098:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800909c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80090a0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	015a      	lsls	r2, r3, #5
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	4413      	add	r3, r2
 80090ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	7812      	ldrb	r2, [r2, #0]
 80090b6:	0151      	lsls	r1, r2, #5
 80090b8:	693a      	ldr	r2, [r7, #16]
 80090ba:	440a      	add	r2, r1
 80090bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090c4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	3301      	adds	r3, #1
 80090ca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f242 7210 	movw	r2, #10000	@ 0x2710
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d902      	bls.n	80090dc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	75fb      	strb	r3, [r7, #23]
          break;
 80090da:	e00c      	b.n	80090f6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090f4:	d0e7      	beq.n	80090c6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80090f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	371c      	adds	r7, #28
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009104:	b480      	push	{r7}
 8009106:	b089      	sub	sp, #36	@ 0x24
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	4611      	mov	r1, r2
 8009110:	461a      	mov	r2, r3
 8009112:	460b      	mov	r3, r1
 8009114:	71fb      	strb	r3, [r7, #7]
 8009116:	4613      	mov	r3, r2
 8009118:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009122:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009126:	2b00      	cmp	r3, #0
 8009128:	d123      	bne.n	8009172 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800912a:	88bb      	ldrh	r3, [r7, #4]
 800912c:	3303      	adds	r3, #3
 800912e:	089b      	lsrs	r3, r3, #2
 8009130:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009132:	2300      	movs	r3, #0
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	e018      	b.n	800916a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009138:	79fb      	ldrb	r3, [r7, #7]
 800913a:	031a      	lsls	r2, r3, #12
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	4413      	add	r3, r2
 8009140:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009144:	461a      	mov	r2, r3
 8009146:	69fb      	ldr	r3, [r7, #28]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	3301      	adds	r3, #1
 8009150:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	3301      	adds	r3, #1
 8009156:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	3301      	adds	r3, #1
 800915c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	3301      	adds	r3, #1
 8009162:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	3301      	adds	r3, #1
 8009168:	61bb      	str	r3, [r7, #24]
 800916a:	69ba      	ldr	r2, [r7, #24]
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	429a      	cmp	r2, r3
 8009170:	d3e2      	bcc.n	8009138 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	3724      	adds	r7, #36	@ 0x24
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009180:	b480      	push	{r7}
 8009182:	b08b      	sub	sp, #44	@ 0x2c
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	4613      	mov	r3, r2
 800918c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009196:	88fb      	ldrh	r3, [r7, #6]
 8009198:	089b      	lsrs	r3, r3, #2
 800919a:	b29b      	uxth	r3, r3
 800919c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800919e:	88fb      	ldrh	r3, [r7, #6]
 80091a0:	f003 0303 	and.w	r3, r3, #3
 80091a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80091a6:	2300      	movs	r3, #0
 80091a8:	623b      	str	r3, [r7, #32]
 80091aa:	e014      	b.n	80091d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b6:	601a      	str	r2, [r3, #0]
    pDest++;
 80091b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ba:	3301      	adds	r3, #1
 80091bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	3301      	adds	r3, #1
 80091c2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	3301      	adds	r3, #1
 80091c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091cc:	3301      	adds	r3, #1
 80091ce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80091d0:	6a3b      	ldr	r3, [r7, #32]
 80091d2:	3301      	adds	r3, #1
 80091d4:	623b      	str	r3, [r7, #32]
 80091d6:	6a3a      	ldr	r2, [r7, #32]
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d3e6      	bcc.n	80091ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80091de:	8bfb      	ldrh	r3, [r7, #30]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d01e      	beq.n	8009222 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091ee:	461a      	mov	r2, r3
 80091f0:	f107 0310 	add.w	r3, r7, #16
 80091f4:	6812      	ldr	r2, [r2, #0]
 80091f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	00db      	lsls	r3, r3, #3
 8009200:	fa22 f303 	lsr.w	r3, r2, r3
 8009204:	b2da      	uxtb	r2, r3
 8009206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009208:	701a      	strb	r2, [r3, #0]
      i++;
 800920a:	6a3b      	ldr	r3, [r7, #32]
 800920c:	3301      	adds	r3, #1
 800920e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009212:	3301      	adds	r3, #1
 8009214:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009216:	8bfb      	ldrh	r3, [r7, #30]
 8009218:	3b01      	subs	r3, #1
 800921a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800921c:	8bfb      	ldrh	r3, [r7, #30]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1ea      	bne.n	80091f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009224:	4618      	mov	r0, r3
 8009226:	372c      	adds	r7, #44	@ 0x2c
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	785b      	ldrb	r3, [r3, #1]
 8009248:	2b01      	cmp	r3, #1
 800924a:	d12c      	bne.n	80092a6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	015a      	lsls	r2, r3, #5
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	4413      	add	r3, r2
 8009254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2b00      	cmp	r3, #0
 800925c:	db12      	blt.n	8009284 <USB_EPSetStall+0x54>
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00f      	beq.n	8009284 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	015a      	lsls	r2, r3, #5
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	4413      	add	r3, r2
 800926c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	0151      	lsls	r1, r2, #5
 8009276:	68fa      	ldr	r2, [r7, #12]
 8009278:	440a      	add	r2, r1
 800927a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800927e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009282:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	4413      	add	r3, r2
 800928c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	0151      	lsls	r1, r2, #5
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	440a      	add	r2, r1
 800929a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800929e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	e02b      	b.n	80092fe <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	015a      	lsls	r2, r3, #5
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	4413      	add	r3, r2
 80092ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	db12      	blt.n	80092de <USB_EPSetStall+0xae>
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00f      	beq.n	80092de <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	015a      	lsls	r2, r3, #5
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	4413      	add	r3, r2
 80092c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	68ba      	ldr	r2, [r7, #8]
 80092ce:	0151      	lsls	r1, r2, #5
 80092d0:	68fa      	ldr	r2, [r7, #12]
 80092d2:	440a      	add	r2, r1
 80092d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80092dc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	015a      	lsls	r2, r3, #5
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	4413      	add	r3, r2
 80092e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68ba      	ldr	r2, [r7, #8]
 80092ee:	0151      	lsls	r1, r2, #5
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	440a      	add	r2, r1
 80092f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80092fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	3714      	adds	r7, #20
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800930c:	b480      	push	{r7}
 800930e:	b085      	sub	sp, #20
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	785b      	ldrb	r3, [r3, #1]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d128      	bne.n	800937a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	015a      	lsls	r2, r3, #5
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	4413      	add	r3, r2
 8009330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	68ba      	ldr	r2, [r7, #8]
 8009338:	0151      	lsls	r1, r2, #5
 800933a:	68fa      	ldr	r2, [r7, #12]
 800933c:	440a      	add	r2, r1
 800933e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009342:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009346:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	791b      	ldrb	r3, [r3, #4]
 800934c:	2b03      	cmp	r3, #3
 800934e:	d003      	beq.n	8009358 <USB_EPClearStall+0x4c>
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	791b      	ldrb	r3, [r3, #4]
 8009354:	2b02      	cmp	r3, #2
 8009356:	d138      	bne.n	80093ca <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	015a      	lsls	r2, r3, #5
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	4413      	add	r3, r2
 8009360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68ba      	ldr	r2, [r7, #8]
 8009368:	0151      	lsls	r1, r2, #5
 800936a:	68fa      	ldr	r2, [r7, #12]
 800936c:	440a      	add	r2, r1
 800936e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009376:	6013      	str	r3, [r2, #0]
 8009378:	e027      	b.n	80093ca <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	015a      	lsls	r2, r3, #5
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	4413      	add	r3, r2
 8009382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	0151      	lsls	r1, r2, #5
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	440a      	add	r2, r1
 8009390:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009394:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009398:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	791b      	ldrb	r3, [r3, #4]
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d003      	beq.n	80093aa <USB_EPClearStall+0x9e>
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	791b      	ldrb	r3, [r3, #4]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d10f      	bne.n	80093ca <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	015a      	lsls	r2, r3, #5
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	4413      	add	r3, r2
 80093b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68ba      	ldr	r2, [r7, #8]
 80093ba:	0151      	lsls	r1, r2, #5
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	440a      	add	r2, r1
 80093c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093c8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3714      	adds	r7, #20
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr

080093d8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
 80093e0:	460b      	mov	r3, r1
 80093e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	68fa      	ldr	r2, [r7, #12]
 80093f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093f6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80093fa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	78fb      	ldrb	r3, [r7, #3]
 8009406:	011b      	lsls	r3, r3, #4
 8009408:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800940c:	68f9      	ldr	r1, [r7, #12]
 800940e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009412:	4313      	orrs	r3, r2
 8009414:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009416:	2300      	movs	r3, #0
}
 8009418:	4618      	mov	r0, r3
 800941a:	3714      	adds	r7, #20
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr

08009424 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009424:	b480      	push	{r7}
 8009426:	b085      	sub	sp, #20
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800943e:	f023 0303 	bic.w	r3, r3, #3
 8009442:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009452:	f023 0302 	bic.w	r3, r3, #2
 8009456:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr

08009466 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009466:	b480      	push	{r7}
 8009468:	b085      	sub	sp, #20
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009480:	f023 0303 	bic.w	r3, r3, #3
 8009484:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009494:	f043 0302 	orr.w	r3, r3, #2
 8009498:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	3714      	adds	r7, #20
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b085      	sub	sp, #20
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	695b      	ldr	r3, [r3, #20]
 80094b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	699b      	ldr	r3, [r3, #24]
 80094ba:	68fa      	ldr	r2, [r7, #12]
 80094bc:	4013      	ands	r3, r2
 80094be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80094c0:	68fb      	ldr	r3, [r7, #12]
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3714      	adds	r7, #20
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr

080094ce <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80094ce:	b480      	push	{r7}
 80094d0:	b085      	sub	sp, #20
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094e0:	699b      	ldr	r3, [r3, #24]
 80094e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094ea:	69db      	ldr	r3, [r3, #28]
 80094ec:	68ba      	ldr	r2, [r7, #8]
 80094ee:	4013      	ands	r3, r2
 80094f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	0c1b      	lsrs	r3, r3, #16
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr

08009502 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009502:	b480      	push	{r7}
 8009504:	b085      	sub	sp, #20
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009514:	699b      	ldr	r3, [r3, #24]
 8009516:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800951e:	69db      	ldr	r3, [r3, #28]
 8009520:	68ba      	ldr	r2, [r7, #8]
 8009522:	4013      	ands	r3, r2
 8009524:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	b29b      	uxth	r3, r3
}
 800952a:	4618      	mov	r0, r3
 800952c:	3714      	adds	r7, #20
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009536:	b480      	push	{r7}
 8009538:	b085      	sub	sp, #20
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
 800953e:	460b      	mov	r3, r1
 8009540:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009546:	78fb      	ldrb	r3, [r7, #3]
 8009548:	015a      	lsls	r2, r3, #5
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	4413      	add	r3, r2
 800954e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	68ba      	ldr	r2, [r7, #8]
 8009560:	4013      	ands	r3, r2
 8009562:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009564:	68bb      	ldr	r3, [r7, #8]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3714      	adds	r7, #20
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009572:	b480      	push	{r7}
 8009574:	b087      	sub	sp, #28
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
 800957a:	460b      	mov	r3, r1
 800957c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009588:	691b      	ldr	r3, [r3, #16]
 800958a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009594:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009596:	78fb      	ldrb	r3, [r7, #3]
 8009598:	f003 030f 	and.w	r3, r3, #15
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	fa22 f303 	lsr.w	r3, r2, r3
 80095a2:	01db      	lsls	r3, r3, #7
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80095ac:	78fb      	ldrb	r3, [r7, #3]
 80095ae:	015a      	lsls	r2, r3, #5
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	4413      	add	r3, r2
 80095b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	693a      	ldr	r2, [r7, #16]
 80095bc:	4013      	ands	r3, r2
 80095be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80095c0:	68bb      	ldr	r3, [r7, #8]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	371c      	adds	r7, #28
 80095c6:	46bd      	mov	sp, r7
 80095c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095cc:	4770      	bx	lr

080095ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80095ce:	b480      	push	{r7}
 80095d0:	b083      	sub	sp, #12
 80095d2:	af00      	add	r7, sp, #0
 80095d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	695b      	ldr	r3, [r3, #20]
 80095da:	f003 0301 	and.w	r3, r3, #1
}
 80095de:	4618      	mov	r0, r3
 80095e0:	370c      	adds	r7, #12
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b085      	sub	sp, #20
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009604:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009608:	f023 0307 	bic.w	r3, r3, #7
 800960c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800961c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009620:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009622:	2300      	movs	r3, #0
}
 8009624:	4618      	mov	r0, r3
 8009626:	3714      	adds	r7, #20
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009630:	b480      	push	{r7}
 8009632:	b087      	sub	sp, #28
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	460b      	mov	r3, r1
 800963a:	607a      	str	r2, [r7, #4]
 800963c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	333c      	adds	r3, #60	@ 0x3c
 8009646:	3304      	adds	r3, #4
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	4a26      	ldr	r2, [pc, #152]	@ (80096e8 <USB_EP0_OutStart+0xb8>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d90a      	bls.n	800966a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009660:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009664:	d101      	bne.n	800966a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009666:	2300      	movs	r3, #0
 8009668:	e037      	b.n	80096da <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009670:	461a      	mov	r2, r3
 8009672:	2300      	movs	r3, #0
 8009674:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009684:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009688:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009698:	f043 0318 	orr.w	r3, r3, #24
 800969c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	697a      	ldr	r2, [r7, #20]
 80096a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096ac:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80096b0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80096b2:	7afb      	ldrb	r3, [r7, #11]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d10f      	bne.n	80096d8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096be:	461a      	mov	r2, r3
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	697a      	ldr	r2, [r7, #20]
 80096ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096d2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80096d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80096d8:	2300      	movs	r3, #0
}
 80096da:	4618      	mov	r0, r3
 80096dc:	371c      	adds	r7, #28
 80096de:	46bd      	mov	sp, r7
 80096e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e4:	4770      	bx	lr
 80096e6:	bf00      	nop
 80096e8:	4f54300a 	.word	0x4f54300a

080096ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b085      	sub	sp, #20
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096f4:	2300      	movs	r3, #0
 80096f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	3301      	adds	r3, #1
 80096fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009704:	d901      	bls.n	800970a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e022      	b.n	8009750 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	691b      	ldr	r3, [r3, #16]
 800970e:	2b00      	cmp	r3, #0
 8009710:	daf2      	bge.n	80096f8 <USB_CoreReset+0xc>

  count = 10U;
 8009712:	230a      	movs	r3, #10
 8009714:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009716:	e002      	b.n	800971e <USB_CoreReset+0x32>
  {
    count--;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	3b01      	subs	r3, #1
 800971c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d1f9      	bne.n	8009718 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	691b      	ldr	r3, [r3, #16]
 8009728:	f043 0201 	orr.w	r2, r3, #1
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	3301      	adds	r3, #1
 8009734:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800973c:	d901      	bls.n	8009742 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	e006      	b.n	8009750 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	691b      	ldr	r3, [r3, #16]
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	2b01      	cmp	r3, #1
 800974c:	d0f0      	beq.n	8009730 <USB_CoreReset+0x44>

  return HAL_OK;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	3714      	adds	r7, #20
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	460b      	mov	r3, r1
 8009766:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009768:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800976c:	f005 fb1e 	bl	800edac <USBD_static_malloc>
 8009770:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d109      	bne.n	800978c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	32b0      	adds	r2, #176	@ 0xb0
 8009782:	2100      	movs	r1, #0
 8009784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009788:	2302      	movs	r3, #2
 800978a:	e0d4      	b.n	8009936 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800978c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009790:	2100      	movs	r1, #0
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f005 fe16 	bl	800f3c4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	32b0      	adds	r2, #176	@ 0xb0
 80097a2:	68f9      	ldr	r1, [r7, #12]
 80097a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	32b0      	adds	r2, #176	@ 0xb0
 80097b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	7c1b      	ldrb	r3, [r3, #16]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d138      	bne.n	8009836 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097c4:	4b5e      	ldr	r3, [pc, #376]	@ (8009940 <USBD_CDC_Init+0x1e4>)
 80097c6:	7819      	ldrb	r1, [r3, #0]
 80097c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097cc:	2202      	movs	r2, #2
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f005 f9c9 	bl	800eb66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097d4:	4b5a      	ldr	r3, [pc, #360]	@ (8009940 <USBD_CDC_Init+0x1e4>)
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	f003 020f 	and.w	r2, r3, #15
 80097dc:	6879      	ldr	r1, [r7, #4]
 80097de:	4613      	mov	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	4413      	add	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3323      	adds	r3, #35	@ 0x23
 80097ea:	2201      	movs	r2, #1
 80097ec:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80097ee:	4b55      	ldr	r3, [pc, #340]	@ (8009944 <USBD_CDC_Init+0x1e8>)
 80097f0:	7819      	ldrb	r1, [r3, #0]
 80097f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097f6:	2202      	movs	r2, #2
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f005 f9b4 	bl	800eb66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80097fe:	4b51      	ldr	r3, [pc, #324]	@ (8009944 <USBD_CDC_Init+0x1e8>)
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	f003 020f 	and.w	r2, r3, #15
 8009806:	6879      	ldr	r1, [r7, #4]
 8009808:	4613      	mov	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	440b      	add	r3, r1
 8009812:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009816:	2201      	movs	r2, #1
 8009818:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800981a:	4b4b      	ldr	r3, [pc, #300]	@ (8009948 <USBD_CDC_Init+0x1ec>)
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	f003 020f 	and.w	r2, r3, #15
 8009822:	6879      	ldr	r1, [r7, #4]
 8009824:	4613      	mov	r3, r2
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	4413      	add	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	440b      	add	r3, r1
 800982e:	331c      	adds	r3, #28
 8009830:	2210      	movs	r2, #16
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	e035      	b.n	80098a2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009836:	4b42      	ldr	r3, [pc, #264]	@ (8009940 <USBD_CDC_Init+0x1e4>)
 8009838:	7819      	ldrb	r1, [r3, #0]
 800983a:	2340      	movs	r3, #64	@ 0x40
 800983c:	2202      	movs	r2, #2
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f005 f991 	bl	800eb66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009844:	4b3e      	ldr	r3, [pc, #248]	@ (8009940 <USBD_CDC_Init+0x1e4>)
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	f003 020f 	and.w	r2, r3, #15
 800984c:	6879      	ldr	r1, [r7, #4]
 800984e:	4613      	mov	r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	4413      	add	r3, r2
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	440b      	add	r3, r1
 8009858:	3323      	adds	r3, #35	@ 0x23
 800985a:	2201      	movs	r2, #1
 800985c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800985e:	4b39      	ldr	r3, [pc, #228]	@ (8009944 <USBD_CDC_Init+0x1e8>)
 8009860:	7819      	ldrb	r1, [r3, #0]
 8009862:	2340      	movs	r3, #64	@ 0x40
 8009864:	2202      	movs	r2, #2
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f005 f97d 	bl	800eb66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800986c:	4b35      	ldr	r3, [pc, #212]	@ (8009944 <USBD_CDC_Init+0x1e8>)
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	f003 020f 	and.w	r2, r3, #15
 8009874:	6879      	ldr	r1, [r7, #4]
 8009876:	4613      	mov	r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	4413      	add	r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	440b      	add	r3, r1
 8009880:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009884:	2201      	movs	r2, #1
 8009886:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009888:	4b2f      	ldr	r3, [pc, #188]	@ (8009948 <USBD_CDC_Init+0x1ec>)
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	f003 020f 	and.w	r2, r3, #15
 8009890:	6879      	ldr	r1, [r7, #4]
 8009892:	4613      	mov	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	4413      	add	r3, r2
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	440b      	add	r3, r1
 800989c:	331c      	adds	r3, #28
 800989e:	2210      	movs	r2, #16
 80098a0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80098a2:	4b29      	ldr	r3, [pc, #164]	@ (8009948 <USBD_CDC_Init+0x1ec>)
 80098a4:	7819      	ldrb	r1, [r3, #0]
 80098a6:	2308      	movs	r3, #8
 80098a8:	2203      	movs	r2, #3
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f005 f95b 	bl	800eb66 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80098b0:	4b25      	ldr	r3, [pc, #148]	@ (8009948 <USBD_CDC_Init+0x1ec>)
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	f003 020f 	and.w	r2, r3, #15
 80098b8:	6879      	ldr	r1, [r7, #4]
 80098ba:	4613      	mov	r3, r2
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	4413      	add	r3, r2
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	440b      	add	r3, r1
 80098c4:	3323      	adds	r3, #35	@ 0x23
 80098c6:	2201      	movs	r2, #1
 80098c8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2200      	movs	r2, #0
 80098ce:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	33b0      	adds	r3, #176	@ 0xb0
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	4413      	add	r3, r2
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2200      	movs	r2, #0
 80098f2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d101      	bne.n	8009904 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009900:	2302      	movs	r3, #2
 8009902:	e018      	b.n	8009936 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	7c1b      	ldrb	r3, [r3, #16]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d10a      	bne.n	8009922 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800990c:	4b0d      	ldr	r3, [pc, #52]	@ (8009944 <USBD_CDC_Init+0x1e8>)
 800990e:	7819      	ldrb	r1, [r3, #0]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009916:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f005 fa12 	bl	800ed44 <USBD_LL_PrepareReceive>
 8009920:	e008      	b.n	8009934 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009922:	4b08      	ldr	r3, [pc, #32]	@ (8009944 <USBD_CDC_Init+0x1e8>)
 8009924:	7819      	ldrb	r1, [r3, #0]
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800992c:	2340      	movs	r3, #64	@ 0x40
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f005 fa08 	bl	800ed44 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	3710      	adds	r7, #16
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	200000af 	.word	0x200000af
 8009944:	200000b0 	.word	0x200000b0
 8009948:	200000b1 	.word	0x200000b1

0800994c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	460b      	mov	r3, r1
 8009956:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009958:	4b3a      	ldr	r3, [pc, #232]	@ (8009a44 <USBD_CDC_DeInit+0xf8>)
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	4619      	mov	r1, r3
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f005 f927 	bl	800ebb2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009964:	4b37      	ldr	r3, [pc, #220]	@ (8009a44 <USBD_CDC_DeInit+0xf8>)
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	f003 020f 	and.w	r2, r3, #15
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	4613      	mov	r3, r2
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	4413      	add	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	440b      	add	r3, r1
 8009978:	3323      	adds	r3, #35	@ 0x23
 800997a:	2200      	movs	r2, #0
 800997c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800997e:	4b32      	ldr	r3, [pc, #200]	@ (8009a48 <USBD_CDC_DeInit+0xfc>)
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	4619      	mov	r1, r3
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f005 f914 	bl	800ebb2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800998a:	4b2f      	ldr	r3, [pc, #188]	@ (8009a48 <USBD_CDC_DeInit+0xfc>)
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	f003 020f 	and.w	r2, r3, #15
 8009992:	6879      	ldr	r1, [r7, #4]
 8009994:	4613      	mov	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	4413      	add	r3, r2
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	440b      	add	r3, r1
 800999e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80099a2:	2200      	movs	r2, #0
 80099a4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80099a6:	4b29      	ldr	r3, [pc, #164]	@ (8009a4c <USBD_CDC_DeInit+0x100>)
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	4619      	mov	r1, r3
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f005 f900 	bl	800ebb2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80099b2:	4b26      	ldr	r3, [pc, #152]	@ (8009a4c <USBD_CDC_DeInit+0x100>)
 80099b4:	781b      	ldrb	r3, [r3, #0]
 80099b6:	f003 020f 	and.w	r2, r3, #15
 80099ba:	6879      	ldr	r1, [r7, #4]
 80099bc:	4613      	mov	r3, r2
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	4413      	add	r3, r2
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	440b      	add	r3, r1
 80099c6:	3323      	adds	r3, #35	@ 0x23
 80099c8:	2200      	movs	r2, #0
 80099ca:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80099cc:	4b1f      	ldr	r3, [pc, #124]	@ (8009a4c <USBD_CDC_DeInit+0x100>)
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	f003 020f 	and.w	r2, r3, #15
 80099d4:	6879      	ldr	r1, [r7, #4]
 80099d6:	4613      	mov	r3, r2
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	4413      	add	r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	440b      	add	r3, r1
 80099e0:	331c      	adds	r3, #28
 80099e2:	2200      	movs	r2, #0
 80099e4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	32b0      	adds	r2, #176	@ 0xb0
 80099f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d01f      	beq.n	8009a38 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	33b0      	adds	r3, #176	@ 0xb0
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	4413      	add	r3, r2
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	32b0      	adds	r2, #176	@ 0xb0
 8009a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f005 f9d4 	bl	800edc8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	32b0      	adds	r2, #176	@ 0xb0
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3708      	adds	r7, #8
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	200000af 	.word	0x200000af
 8009a48:	200000b0 	.word	0x200000b0
 8009a4c:	200000b1 	.word	0x200000b1

08009a50 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b086      	sub	sp, #24
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	32b0      	adds	r2, #176	@ 0xb0
 8009a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a68:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d101      	bne.n	8009a80 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009a7c:	2303      	movs	r3, #3
 8009a7e:	e0bf      	b.n	8009c00 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d050      	beq.n	8009b2e <USBD_CDC_Setup+0xde>
 8009a8c:	2b20      	cmp	r3, #32
 8009a8e:	f040 80af 	bne.w	8009bf0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	88db      	ldrh	r3, [r3, #6]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d03a      	beq.n	8009b10 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	b25b      	sxtb	r3, r3
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	da1b      	bge.n	8009adc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	33b0      	adds	r3, #176	@ 0xb0
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	4413      	add	r3, r2
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	683a      	ldr	r2, [r7, #0]
 8009ab8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009aba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009abc:	683a      	ldr	r2, [r7, #0]
 8009abe:	88d2      	ldrh	r2, [r2, #6]
 8009ac0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	88db      	ldrh	r3, [r3, #6]
 8009ac6:	2b07      	cmp	r3, #7
 8009ac8:	bf28      	it	cs
 8009aca:	2307      	movcs	r3, #7
 8009acc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	89fa      	ldrh	r2, [r7, #14]
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f001 fdc3 	bl	800b660 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009ada:	e090      	b.n	8009bfe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	785a      	ldrb	r2, [r3, #1]
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	88db      	ldrh	r3, [r3, #6]
 8009aea:	2b3f      	cmp	r3, #63	@ 0x3f
 8009aec:	d803      	bhi.n	8009af6 <USBD_CDC_Setup+0xa6>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	88db      	ldrh	r3, [r3, #6]
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	e000      	b.n	8009af8 <USBD_CDC_Setup+0xa8>
 8009af6:	2240      	movs	r2, #64	@ 0x40
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009afe:	6939      	ldr	r1, [r7, #16]
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009b06:	461a      	mov	r2, r3
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f001 fdd8 	bl	800b6be <USBD_CtlPrepareRx>
      break;
 8009b0e:	e076      	b.n	8009bfe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	33b0      	adds	r3, #176	@ 0xb0
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	683a      	ldr	r2, [r7, #0]
 8009b24:	7850      	ldrb	r0, [r2, #1]
 8009b26:	2200      	movs	r2, #0
 8009b28:	6839      	ldr	r1, [r7, #0]
 8009b2a:	4798      	blx	r3
      break;
 8009b2c:	e067      	b.n	8009bfe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	785b      	ldrb	r3, [r3, #1]
 8009b32:	2b0b      	cmp	r3, #11
 8009b34:	d851      	bhi.n	8009bda <USBD_CDC_Setup+0x18a>
 8009b36:	a201      	add	r2, pc, #4	@ (adr r2, 8009b3c <USBD_CDC_Setup+0xec>)
 8009b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3c:	08009b6d 	.word	0x08009b6d
 8009b40:	08009be9 	.word	0x08009be9
 8009b44:	08009bdb 	.word	0x08009bdb
 8009b48:	08009bdb 	.word	0x08009bdb
 8009b4c:	08009bdb 	.word	0x08009bdb
 8009b50:	08009bdb 	.word	0x08009bdb
 8009b54:	08009bdb 	.word	0x08009bdb
 8009b58:	08009bdb 	.word	0x08009bdb
 8009b5c:	08009bdb 	.word	0x08009bdb
 8009b60:	08009bdb 	.word	0x08009bdb
 8009b64:	08009b97 	.word	0x08009b97
 8009b68:	08009bc1 	.word	0x08009bc1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	2b03      	cmp	r3, #3
 8009b76:	d107      	bne.n	8009b88 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b78:	f107 030a 	add.w	r3, r7, #10
 8009b7c:	2202      	movs	r2, #2
 8009b7e:	4619      	mov	r1, r3
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f001 fd6d 	bl	800b660 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b86:	e032      	b.n	8009bee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b88:	6839      	ldr	r1, [r7, #0]
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f001 fceb 	bl	800b566 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b90:	2303      	movs	r3, #3
 8009b92:	75fb      	strb	r3, [r7, #23]
          break;
 8009b94:	e02b      	b.n	8009bee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b03      	cmp	r3, #3
 8009ba0:	d107      	bne.n	8009bb2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009ba2:	f107 030d 	add.w	r3, r7, #13
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	4619      	mov	r1, r3
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f001 fd58 	bl	800b660 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009bb0:	e01d      	b.n	8009bee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009bb2:	6839      	ldr	r1, [r7, #0]
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f001 fcd6 	bl	800b566 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bba:	2303      	movs	r3, #3
 8009bbc:	75fb      	strb	r3, [r7, #23]
          break;
 8009bbe:	e016      	b.n	8009bee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	2b03      	cmp	r3, #3
 8009bca:	d00f      	beq.n	8009bec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009bcc:	6839      	ldr	r1, [r7, #0]
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f001 fcc9 	bl	800b566 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009bd8:	e008      	b.n	8009bec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bda:	6839      	ldr	r1, [r7, #0]
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f001 fcc2 	bl	800b566 <USBD_CtlError>
          ret = USBD_FAIL;
 8009be2:	2303      	movs	r3, #3
 8009be4:	75fb      	strb	r3, [r7, #23]
          break;
 8009be6:	e002      	b.n	8009bee <USBD_CDC_Setup+0x19e>
          break;
 8009be8:	bf00      	nop
 8009bea:	e008      	b.n	8009bfe <USBD_CDC_Setup+0x1ae>
          break;
 8009bec:	bf00      	nop
      }
      break;
 8009bee:	e006      	b.n	8009bfe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009bf0:	6839      	ldr	r1, [r7, #0]
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f001 fcb7 	bl	800b566 <USBD_CtlError>
      ret = USBD_FAIL;
 8009bf8:	2303      	movs	r3, #3
 8009bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8009bfc:	bf00      	nop
  }

  return (uint8_t)ret;
 8009bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3718      	adds	r7, #24
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	460b      	mov	r3, r1
 8009c12:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	32b0      	adds	r2, #176	@ 0xb0
 8009c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d101      	bne.n	8009c32 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	e065      	b.n	8009cfe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	32b0      	adds	r2, #176	@ 0xb0
 8009c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c40:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c42:	78fb      	ldrb	r3, [r7, #3]
 8009c44:	f003 020f 	and.w	r2, r3, #15
 8009c48:	6879      	ldr	r1, [r7, #4]
 8009c4a:	4613      	mov	r3, r2
 8009c4c:	009b      	lsls	r3, r3, #2
 8009c4e:	4413      	add	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	440b      	add	r3, r1
 8009c54:	3314      	adds	r3, #20
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d02f      	beq.n	8009cbc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c5c:	78fb      	ldrb	r3, [r7, #3]
 8009c5e:	f003 020f 	and.w	r2, r3, #15
 8009c62:	6879      	ldr	r1, [r7, #4]
 8009c64:	4613      	mov	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	4413      	add	r3, r2
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	440b      	add	r3, r1
 8009c6e:	3314      	adds	r3, #20
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	78fb      	ldrb	r3, [r7, #3]
 8009c74:	f003 010f 	and.w	r1, r3, #15
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	00db      	lsls	r3, r3, #3
 8009c7e:	440b      	add	r3, r1
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	4403      	add	r3, r0
 8009c84:	331c      	adds	r3, #28
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c8c:	fb01 f303 	mul.w	r3, r1, r3
 8009c90:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d112      	bne.n	8009cbc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009c96:	78fb      	ldrb	r3, [r7, #3]
 8009c98:	f003 020f 	and.w	r2, r3, #15
 8009c9c:	6879      	ldr	r1, [r7, #4]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	009b      	lsls	r3, r3, #2
 8009ca2:	4413      	add	r3, r2
 8009ca4:	009b      	lsls	r3, r3, #2
 8009ca6:	440b      	add	r3, r1
 8009ca8:	3314      	adds	r3, #20
 8009caa:	2200      	movs	r2, #0
 8009cac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009cae:	78f9      	ldrb	r1, [r7, #3]
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f005 f824 	bl	800ed02 <USBD_LL_Transmit>
 8009cba:	e01f      	b.n	8009cfc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	33b0      	adds	r3, #176	@ 0xb0
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	691b      	ldr	r3, [r3, #16]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d010      	beq.n	8009cfc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	33b0      	adds	r3, #176	@ 0xb0
 8009ce4:	009b      	lsls	r3, r3, #2
 8009ce6:	4413      	add	r3, r2
 8009ce8:	685b      	ldr	r3, [r3, #4]
 8009cea:	691b      	ldr	r3, [r3, #16]
 8009cec:	68ba      	ldr	r2, [r7, #8]
 8009cee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009cf8:	78fa      	ldrb	r2, [r7, #3]
 8009cfa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009cfc:	2300      	movs	r3, #0
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b084      	sub	sp, #16
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
 8009d0e:	460b      	mov	r3, r1
 8009d10:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	32b0      	adds	r2, #176	@ 0xb0
 8009d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d20:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	32b0      	adds	r2, #176	@ 0xb0
 8009d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d101      	bne.n	8009d38 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e01a      	b.n	8009d6e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d38:	78fb      	ldrb	r3, [r7, #3]
 8009d3a:	4619      	mov	r1, r3
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f005 f822 	bl	800ed86 <USBD_LL_GetRxDataSize>
 8009d42:	4602      	mov	r2, r0
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	33b0      	adds	r3, #176	@ 0xb0
 8009d54:	009b      	lsls	r3, r3, #2
 8009d56:	4413      	add	r3, r2
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	68fa      	ldr	r2, [r7, #12]
 8009d5e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009d68:	4611      	mov	r1, r2
 8009d6a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3710      	adds	r7, #16
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b084      	sub	sp, #16
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	32b0      	adds	r2, #176	@ 0xb0
 8009d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d8c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d101      	bne.n	8009d98 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009d94:	2303      	movs	r3, #3
 8009d96:	e024      	b.n	8009de2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d9e:	687a      	ldr	r2, [r7, #4]
 8009da0:	33b0      	adds	r3, #176	@ 0xb0
 8009da2:	009b      	lsls	r3, r3, #2
 8009da4:	4413      	add	r3, r2
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d019      	beq.n	8009de0 <USBD_CDC_EP0_RxReady+0x6a>
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009db2:	2bff      	cmp	r3, #255	@ 0xff
 8009db4:	d014      	beq.n	8009de0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	33b0      	adds	r3, #176	@ 0xb0
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	4413      	add	r3, r2
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009dce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009dd0:	68fa      	ldr	r2, [r7, #12]
 8009dd2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009dd6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	22ff      	movs	r2, #255	@ 0xff
 8009ddc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
	...

08009dec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009df4:	2182      	movs	r1, #130	@ 0x82
 8009df6:	4818      	ldr	r0, [pc, #96]	@ (8009e58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009df8:	f000 fd7e 	bl	800a8f8 <USBD_GetEpDesc>
 8009dfc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009dfe:	2101      	movs	r1, #1
 8009e00:	4815      	ldr	r0, [pc, #84]	@ (8009e58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e02:	f000 fd79 	bl	800a8f8 <USBD_GetEpDesc>
 8009e06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e08:	2181      	movs	r1, #129	@ 0x81
 8009e0a:	4813      	ldr	r0, [pc, #76]	@ (8009e58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e0c:	f000 fd74 	bl	800a8f8 <USBD_GetEpDesc>
 8009e10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d002      	beq.n	8009e1e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	2210      	movs	r2, #16
 8009e1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d006      	beq.n	8009e32 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	2200      	movs	r2, #0
 8009e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e2c:	711a      	strb	r2, [r3, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d006      	beq.n	8009e46 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e40:	711a      	strb	r2, [r3, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2243      	movs	r2, #67	@ 0x43
 8009e4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e4c:	4b02      	ldr	r3, [pc, #8]	@ (8009e58 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3718      	adds	r7, #24
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	2000006c 	.word	0x2000006c

08009e5c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b086      	sub	sp, #24
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e64:	2182      	movs	r1, #130	@ 0x82
 8009e66:	4818      	ldr	r0, [pc, #96]	@ (8009ec8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e68:	f000 fd46 	bl	800a8f8 <USBD_GetEpDesc>
 8009e6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e6e:	2101      	movs	r1, #1
 8009e70:	4815      	ldr	r0, [pc, #84]	@ (8009ec8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e72:	f000 fd41 	bl	800a8f8 <USBD_GetEpDesc>
 8009e76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e78:	2181      	movs	r1, #129	@ 0x81
 8009e7a:	4813      	ldr	r0, [pc, #76]	@ (8009ec8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e7c:	f000 fd3c 	bl	800a8f8 <USBD_GetEpDesc>
 8009e80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d002      	beq.n	8009e8e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	2210      	movs	r2, #16
 8009e8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d006      	beq.n	8009ea2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	2200      	movs	r2, #0
 8009e98:	711a      	strb	r2, [r3, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f042 0202 	orr.w	r2, r2, #2
 8009ea0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d006      	beq.n	8009eb6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	711a      	strb	r2, [r3, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f042 0202 	orr.w	r2, r2, #2
 8009eb4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2243      	movs	r2, #67	@ 0x43
 8009eba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009ebc:	4b02      	ldr	r3, [pc, #8]	@ (8009ec8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3718      	adds	r7, #24
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	2000006c 	.word	0x2000006c

08009ecc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b086      	sub	sp, #24
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ed4:	2182      	movs	r1, #130	@ 0x82
 8009ed6:	4818      	ldr	r0, [pc, #96]	@ (8009f38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ed8:	f000 fd0e 	bl	800a8f8 <USBD_GetEpDesc>
 8009edc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009ede:	2101      	movs	r1, #1
 8009ee0:	4815      	ldr	r0, [pc, #84]	@ (8009f38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ee2:	f000 fd09 	bl	800a8f8 <USBD_GetEpDesc>
 8009ee6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ee8:	2181      	movs	r1, #129	@ 0x81
 8009eea:	4813      	ldr	r0, [pc, #76]	@ (8009f38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009eec:	f000 fd04 	bl	800a8f8 <USBD_GetEpDesc>
 8009ef0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	2210      	movs	r2, #16
 8009efc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d006      	beq.n	8009f12 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f0c:	711a      	strb	r2, [r3, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d006      	beq.n	8009f26 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f20:	711a      	strb	r2, [r3, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2243      	movs	r2, #67	@ 0x43
 8009f2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f2c:	4b02      	ldr	r3, [pc, #8]	@ (8009f38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3718      	adds	r7, #24
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	2000006c 	.word	0x2000006c

08009f3c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	220a      	movs	r2, #10
 8009f48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009f4a:	4b03      	ldr	r3, [pc, #12]	@ (8009f58 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	370c      	adds	r7, #12
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr
 8009f58:	20000028 	.word	0x20000028

08009f5c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d101      	bne.n	8009f70 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009f6c:	2303      	movs	r3, #3
 8009f6e:	e009      	b.n	8009f84 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	33b0      	adds	r3, #176	@ 0xb0
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	4413      	add	r3, r2
 8009f7e:	683a      	ldr	r2, [r7, #0]
 8009f80:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009f82:	2300      	movs	r3, #0
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr

08009f90 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b087      	sub	sp, #28
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	60b9      	str	r1, [r7, #8]
 8009f9a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	32b0      	adds	r2, #176	@ 0xb0
 8009fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009faa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d101      	bne.n	8009fb6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	e008      	b.n	8009fc8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	68ba      	ldr	r2, [r7, #8]
 8009fba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	371c      	adds	r7, #28
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	32b0      	adds	r2, #176	@ 0xb0
 8009fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d101      	bne.n	8009ff8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e004      	b.n	800a002 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3714      	adds	r7, #20
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr
	...

0800a010 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	32b0      	adds	r2, #176	@ 0xb0
 800a022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a026:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a028:	2301      	movs	r3, #1
 800a02a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d101      	bne.n	800a036 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a032:	2303      	movs	r3, #3
 800a034:	e025      	b.n	800a082 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d11f      	bne.n	800a080 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	2201      	movs	r2, #1
 800a044:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a048:	4b10      	ldr	r3, [pc, #64]	@ (800a08c <USBD_CDC_TransmitPacket+0x7c>)
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	f003 020f 	and.w	r2, r3, #15
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	4613      	mov	r3, r2
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	4413      	add	r3, r2
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	4403      	add	r3, r0
 800a062:	3314      	adds	r3, #20
 800a064:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a066:	4b09      	ldr	r3, [pc, #36]	@ (800a08c <USBD_CDC_TransmitPacket+0x7c>)
 800a068:	7819      	ldrb	r1, [r3, #0]
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f004 fe43 	bl	800ed02 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a07c:	2300      	movs	r3, #0
 800a07e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a080:	7bfb      	ldrb	r3, [r7, #15]
}
 800a082:	4618      	mov	r0, r3
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	200000af 	.word	0x200000af

0800a090 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	32b0      	adds	r2, #176	@ 0xb0
 800a0a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0a6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	32b0      	adds	r2, #176	@ 0xb0
 800a0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d101      	bne.n	800a0be <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e018      	b.n	800a0f0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	7c1b      	ldrb	r3, [r3, #16]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10a      	bne.n	800a0dc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f8 <USBD_CDC_ReceivePacket+0x68>)
 800a0c8:	7819      	ldrb	r1, [r3, #0]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f004 fe35 	bl	800ed44 <USBD_LL_PrepareReceive>
 800a0da:	e008      	b.n	800a0ee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0dc:	4b06      	ldr	r3, [pc, #24]	@ (800a0f8 <USBD_CDC_ReceivePacket+0x68>)
 800a0de:	7819      	ldrb	r1, [r3, #0]
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0e6:	2340      	movs	r3, #64	@ 0x40
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f004 fe2b 	bl	800ed44 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a0ee:	2300      	movs	r3, #0
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	200000b0 	.word	0x200000b0

0800a0fc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	4613      	mov	r3, r2
 800a108:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d10a      	bne.n	800a126 <USBD_Init+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800a110:	4817      	ldr	r0, [pc, #92]	@ (800a170 <USBD_Init+0x74>)
 800a112:	f005 f807 	bl	800f124 <iprintf>
 800a116:	4817      	ldr	r0, [pc, #92]	@ (800a174 <USBD_Init+0x78>)
 800a118:	f005 f804 	bl	800f124 <iprintf>
 800a11c:	200a      	movs	r0, #10
 800a11e:	f005 f813 	bl	800f148 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a122:	2303      	movs	r3, #3
 800a124:	e01f      	b.n	800a166 <USBD_Init+0x6a>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2200      	movs	r2, #0
 800a12a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	2200      	movs	r2, #0
 800a13a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d003      	beq.n	800a14c <USBD_Init+0x50>
  {
    pdev->pDesc = pdesc;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	68ba      	ldr	r2, [r7, #8]
 800a148:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2201      	movs	r2, #1
 800a150:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	79fa      	ldrb	r2, [r7, #7]
 800a158:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f004 fc9c 	bl	800ea98 <USBD_LL_Init>
 800a160:	4603      	mov	r3, r0
 800a162:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a164:	7dfb      	ldrb	r3, [r7, #23]
}
 800a166:	4618      	mov	r0, r3
 800a168:	3718      	adds	r7, #24
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}
 800a16e:	bf00      	nop
 800a170:	08010544 	.word	0x08010544
 800a174:	0801054c 	.word	0x0801054c

0800a178 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a182:	2300      	movs	r3, #0
 800a184:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d10a      	bne.n	800a1a2 <USBD_RegisterClass+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800a18c:	481a      	ldr	r0, [pc, #104]	@ (800a1f8 <USBD_RegisterClass+0x80>)
 800a18e:	f004 ffc9 	bl	800f124 <iprintf>
 800a192:	481a      	ldr	r0, [pc, #104]	@ (800a1fc <USBD_RegisterClass+0x84>)
 800a194:	f004 ffc6 	bl	800f124 <iprintf>
 800a198:	200a      	movs	r0, #10
 800a19a:	f004 ffd5 	bl	800f148 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a19e:	2303      	movs	r3, #3
 800a1a0:	e025      	b.n	800a1ee <USBD_RegisterClass+0x76>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	32ae      	adds	r2, #174	@ 0xae
 800a1b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00f      	beq.n	800a1de <USBD_RegisterClass+0x66>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	32ae      	adds	r2, #174	@ 0xae
 800a1c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ce:	f107 020e 	add.w	r2, r7, #14
 800a1d2:	4610      	mov	r0, r2
 800a1d4:	4798      	blx	r3
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a1e4:	1c5a      	adds	r2, r3, #1
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3710      	adds	r7, #16
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	08010544 	.word	0x08010544
 800a1fc:	08010564 	.word	0x08010564

0800a200 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f004 fc91 	bl	800eb30 <USBD_LL_Start>
 800a20e:	4603      	mov	r3, r0
}
 800a210:	4618      	mov	r0, r3
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a218:	b480      	push	{r7}
 800a21a:	b083      	sub	sp, #12
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a220:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a222:	4618      	mov	r0, r3
 800a224:	370c      	adds	r7, #12
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr

0800a22e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b084      	sub	sp, #16
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
 800a236:	460b      	mov	r3, r1
 800a238:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a244:	2b00      	cmp	r3, #0
 800a246:	d009      	beq.n	800a25c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	78fa      	ldrb	r2, [r7, #3]
 800a252:	4611      	mov	r1, r2
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	4798      	blx	r3
 800a258:	4603      	mov	r3, r0
 800a25a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a25c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b084      	sub	sp, #16
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	460b      	mov	r3, r1
 800a270:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a272:	2300      	movs	r3, #0
 800a274:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	78fa      	ldrb	r2, [r7, #3]
 800a280:	4611      	mov	r1, r2
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	4798      	blx	r3
 800a286:	4603      	mov	r3, r0
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d001      	beq.n	800a290 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a28c:	2303      	movs	r3, #3
 800a28e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a290:	7bfb      	ldrb	r3, [r7, #15]
}
 800a292:	4618      	mov	r0, r3
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a29a:	b580      	push	{r7, lr}
 800a29c:	b084      	sub	sp, #16
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
 800a2a2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f001 f920 	bl	800b4f2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a2ce:	f003 031f 	and.w	r3, r3, #31
 800a2d2:	2b02      	cmp	r3, #2
 800a2d4:	d01a      	beq.n	800a30c <USBD_LL_SetupStage+0x72>
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d822      	bhi.n	800a320 <USBD_LL_SetupStage+0x86>
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d002      	beq.n	800a2e4 <USBD_LL_SetupStage+0x4a>
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d00a      	beq.n	800a2f8 <USBD_LL_SetupStage+0x5e>
 800a2e2:	e01d      	b.n	800a320 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 fb75 	bl	800a9dc <USBD_StdDevReq>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2f6:	e020      	b.n	800a33a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2fe:	4619      	mov	r1, r3
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 fbdd 	bl	800aac0 <USBD_StdItfReq>
 800a306:	4603      	mov	r3, r0
 800a308:	73fb      	strb	r3, [r7, #15]
      break;
 800a30a:	e016      	b.n	800a33a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a312:	4619      	mov	r1, r3
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 fc3f 	bl	800ab98 <USBD_StdEPReq>
 800a31a:	4603      	mov	r3, r0
 800a31c:	73fb      	strb	r3, [r7, #15]
      break;
 800a31e:	e00c      	b.n	800a33a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a326:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	4619      	mov	r1, r3
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f004 fc5e 	bl	800ebf0 <USBD_LL_StallEP>
 800a334:	4603      	mov	r3, r0
 800a336:	73fb      	strb	r3, [r7, #15]
      break;
 800a338:	bf00      	nop
  }

  return ret;
 800a33a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3710      	adds	r7, #16
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}

0800a344 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b086      	sub	sp, #24
 800a348:	af00      	add	r7, sp, #0
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	460b      	mov	r3, r1
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a352:	2300      	movs	r3, #0
 800a354:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a356:	7afb      	ldrb	r3, [r7, #11]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d177      	bne.n	800a44c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a362:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a36a:	2b03      	cmp	r3, #3
 800a36c:	f040 80a1 	bne.w	800a4b2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	693a      	ldr	r2, [r7, #16]
 800a376:	8992      	ldrh	r2, [r2, #12]
 800a378:	4293      	cmp	r3, r2
 800a37a:	d91c      	bls.n	800a3b6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	693a      	ldr	r2, [r7, #16]
 800a382:	8992      	ldrh	r2, [r2, #12]
 800a384:	1a9a      	subs	r2, r3, r2
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	691b      	ldr	r3, [r3, #16]
 800a38e:	693a      	ldr	r2, [r7, #16]
 800a390:	8992      	ldrh	r2, [r2, #12]
 800a392:	441a      	add	r2, r3
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	6919      	ldr	r1, [r3, #16]
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	899b      	ldrh	r3, [r3, #12]
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	bf38      	it	cc
 800a3aa:	4613      	movcc	r3, r2
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f001 f9a6 	bl	800b700 <USBD_CtlContinueRx>
 800a3b4:	e07d      	b.n	800a4b2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a3bc:	f003 031f 	and.w	r3, r3, #31
 800a3c0:	2b02      	cmp	r3, #2
 800a3c2:	d014      	beq.n	800a3ee <USBD_LL_DataOutStage+0xaa>
 800a3c4:	2b02      	cmp	r3, #2
 800a3c6:	d81d      	bhi.n	800a404 <USBD_LL_DataOutStage+0xc0>
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d002      	beq.n	800a3d2 <USBD_LL_DataOutStage+0x8e>
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d003      	beq.n	800a3d8 <USBD_LL_DataOutStage+0x94>
 800a3d0:	e018      	b.n	800a404 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	75bb      	strb	r3, [r7, #22]
            break;
 800a3d6:	e018      	b.n	800a40a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f000 fa6e 	bl	800a8c4 <USBD_CoreFindIF>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	75bb      	strb	r3, [r7, #22]
            break;
 800a3ec:	e00d      	b.n	800a40a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a3f4:	b2db      	uxtb	r3, r3
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f000 fa70 	bl	800a8de <USBD_CoreFindEP>
 800a3fe:	4603      	mov	r3, r0
 800a400:	75bb      	strb	r3, [r7, #22]
            break;
 800a402:	e002      	b.n	800a40a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a404:	2300      	movs	r3, #0
 800a406:	75bb      	strb	r3, [r7, #22]
            break;
 800a408:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a40a:	7dbb      	ldrb	r3, [r7, #22]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d119      	bne.n	800a444 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a416:	b2db      	uxtb	r3, r3
 800a418:	2b03      	cmp	r3, #3
 800a41a:	d113      	bne.n	800a444 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a41c:	7dba      	ldrb	r2, [r7, #22]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	32ae      	adds	r2, #174	@ 0xae
 800a422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a426:	691b      	ldr	r3, [r3, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d00b      	beq.n	800a444 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a42c:	7dba      	ldrb	r2, [r7, #22]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a434:	7dba      	ldrb	r2, [r7, #22]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	32ae      	adds	r2, #174	@ 0xae
 800a43a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a43e:	691b      	ldr	r3, [r3, #16]
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a444:	68f8      	ldr	r0, [r7, #12]
 800a446:	f001 f96c 	bl	800b722 <USBD_CtlSendStatus>
 800a44a:	e032      	b.n	800a4b2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a44c:	7afb      	ldrb	r3, [r7, #11]
 800a44e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a452:	b2db      	uxtb	r3, r3
 800a454:	4619      	mov	r1, r3
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f000 fa41 	bl	800a8de <USBD_CoreFindEP>
 800a45c:	4603      	mov	r3, r0
 800a45e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a460:	7dbb      	ldrb	r3, [r7, #22]
 800a462:	2bff      	cmp	r3, #255	@ 0xff
 800a464:	d025      	beq.n	800a4b2 <USBD_LL_DataOutStage+0x16e>
 800a466:	7dbb      	ldrb	r3, [r7, #22]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d122      	bne.n	800a4b2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a472:	b2db      	uxtb	r3, r3
 800a474:	2b03      	cmp	r3, #3
 800a476:	d117      	bne.n	800a4a8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a478:	7dba      	ldrb	r2, [r7, #22]
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	32ae      	adds	r2, #174	@ 0xae
 800a47e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a482:	699b      	ldr	r3, [r3, #24]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d00f      	beq.n	800a4a8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a488:	7dba      	ldrb	r2, [r7, #22]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a490:	7dba      	ldrb	r2, [r7, #22]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	32ae      	adds	r2, #174	@ 0xae
 800a496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a49a:	699b      	ldr	r3, [r3, #24]
 800a49c:	7afa      	ldrb	r2, [r7, #11]
 800a49e:	4611      	mov	r1, r2
 800a4a0:	68f8      	ldr	r0, [r7, #12]
 800a4a2:	4798      	blx	r3
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a4a8:	7dfb      	ldrb	r3, [r7, #23]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d001      	beq.n	800a4b2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a4ae:	7dfb      	ldrb	r3, [r7, #23]
 800a4b0:	e000      	b.n	800a4b4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3718      	adds	r7, #24
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b086      	sub	sp, #24
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	60f8      	str	r0, [r7, #12]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	607a      	str	r2, [r7, #4]
 800a4c8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a4ca:	7afb      	ldrb	r3, [r7, #11]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d178      	bne.n	800a5c2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	3314      	adds	r3, #20
 800a4d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a4dc:	2b02      	cmp	r3, #2
 800a4de:	d163      	bne.n	800a5a8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	693a      	ldr	r2, [r7, #16]
 800a4e6:	8992      	ldrh	r2, [r2, #12]
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d91c      	bls.n	800a526 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	693a      	ldr	r2, [r7, #16]
 800a4f2:	8992      	ldrh	r2, [r2, #12]
 800a4f4:	1a9a      	subs	r2, r3, r2
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	8992      	ldrh	r2, [r2, #12]
 800a502:	441a      	add	r2, r3
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	6919      	ldr	r1, [r3, #16]
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	461a      	mov	r2, r3
 800a512:	68f8      	ldr	r0, [r7, #12]
 800a514:	f001 f8c2 	bl	800b69c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a518:	2300      	movs	r3, #0
 800a51a:	2200      	movs	r2, #0
 800a51c:	2100      	movs	r1, #0
 800a51e:	68f8      	ldr	r0, [r7, #12]
 800a520:	f004 fc10 	bl	800ed44 <USBD_LL_PrepareReceive>
 800a524:	e040      	b.n	800a5a8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	899b      	ldrh	r3, [r3, #12]
 800a52a:	461a      	mov	r2, r3
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	429a      	cmp	r2, r3
 800a532:	d11c      	bne.n	800a56e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d316      	bcc.n	800a56e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d20f      	bcs.n	800a56e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a54e:	2200      	movs	r2, #0
 800a550:	2100      	movs	r1, #0
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	f001 f8a2 	bl	800b69c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2200      	movs	r2, #0
 800a55c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a560:	2300      	movs	r3, #0
 800a562:	2200      	movs	r2, #0
 800a564:	2100      	movs	r1, #0
 800a566:	68f8      	ldr	r0, [r7, #12]
 800a568:	f004 fbec 	bl	800ed44 <USBD_LL_PrepareReceive>
 800a56c:	e01c      	b.n	800a5a8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a574:	b2db      	uxtb	r3, r3
 800a576:	2b03      	cmp	r3, #3
 800a578:	d10f      	bne.n	800a59a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a580:	68db      	ldr	r3, [r3, #12]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d009      	beq.n	800a59a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2200      	movs	r2, #0
 800a58a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a594:	68db      	ldr	r3, [r3, #12]
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a59a:	2180      	movs	r1, #128	@ 0x80
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f004 fb27 	bl	800ebf0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a5a2:	68f8      	ldr	r0, [r7, #12]
 800a5a4:	f001 f8d0 	bl	800b748 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d03a      	beq.n	800a628 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a5b2:	68f8      	ldr	r0, [r7, #12]
 800a5b4:	f7ff fe30 	bl	800a218 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a5c0:	e032      	b.n	800a628 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a5c2:	7afb      	ldrb	r3, [r7, #11]
 800a5c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a5c8:	b2db      	uxtb	r3, r3
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	68f8      	ldr	r0, [r7, #12]
 800a5ce:	f000 f986 	bl	800a8de <USBD_CoreFindEP>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5d6:	7dfb      	ldrb	r3, [r7, #23]
 800a5d8:	2bff      	cmp	r3, #255	@ 0xff
 800a5da:	d025      	beq.n	800a628 <USBD_LL_DataInStage+0x16c>
 800a5dc:	7dfb      	ldrb	r3, [r7, #23]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d122      	bne.n	800a628 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	2b03      	cmp	r3, #3
 800a5ec:	d11c      	bne.n	800a628 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a5ee:	7dfa      	ldrb	r2, [r7, #23]
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	32ae      	adds	r2, #174	@ 0xae
 800a5f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d014      	beq.n	800a628 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a5fe:	7dfa      	ldrb	r2, [r7, #23]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a606:	7dfa      	ldrb	r2, [r7, #23]
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	32ae      	adds	r2, #174	@ 0xae
 800a60c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a610:	695b      	ldr	r3, [r3, #20]
 800a612:	7afa      	ldrb	r2, [r7, #11]
 800a614:	4611      	mov	r1, r2
 800a616:	68f8      	ldr	r0, [r7, #12]
 800a618:	4798      	blx	r3
 800a61a:	4603      	mov	r3, r0
 800a61c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a61e:	7dbb      	ldrb	r3, [r7, #22]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d001      	beq.n	800a628 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a624:	7dbb      	ldrb	r3, [r7, #22]
 800a626:	e000      	b.n	800a62a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3718      	adds	r7, #24
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b084      	sub	sp, #16
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a63a:	2300      	movs	r3, #0
 800a63c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2201      	movs	r2, #1
 800a642:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2200      	movs	r2, #0
 800a652:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d014      	beq.n	800a698 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00e      	beq.n	800a698 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	6852      	ldr	r2, [r2, #4]
 800a686:	b2d2      	uxtb	r2, r2
 800a688:	4611      	mov	r1, r2
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	4798      	blx	r3
 800a68e:	4603      	mov	r3, r0
 800a690:	2b00      	cmp	r3, #0
 800a692:	d001      	beq.n	800a698 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a694:	2303      	movs	r3, #3
 800a696:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a698:	2340      	movs	r3, #64	@ 0x40
 800a69a:	2200      	movs	r2, #0
 800a69c:	2100      	movs	r1, #0
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f004 fa61 	bl	800eb66 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2240      	movs	r2, #64	@ 0x40
 800a6b0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a6b4:	2340      	movs	r3, #64	@ 0x40
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	2180      	movs	r1, #128	@ 0x80
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f004 fa53 	bl	800eb66 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2240      	movs	r2, #64	@ 0x40
 800a6cc:	841a      	strh	r2, [r3, #32]

  return ret;
 800a6ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3710      	adds	r7, #16
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	78fa      	ldrb	r2, [r7, #3]
 800a6e8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	370c      	adds	r7, #12
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a706:	b2db      	uxtb	r3, r3
 800a708:	2b04      	cmp	r3, #4
 800a70a:	d006      	beq.n	800a71a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a712:	b2da      	uxtb	r2, r3
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2204      	movs	r2, #4
 800a71e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a730:	b480      	push	{r7}
 800a732:	b083      	sub	sp, #12
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a73e:	b2db      	uxtb	r3, r3
 800a740:	2b04      	cmp	r3, #4
 800a742:	d106      	bne.n	800a752 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a74a:	b2da      	uxtb	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a752:	2300      	movs	r3, #0
}
 800a754:	4618      	mov	r0, r3
 800a756:	370c      	adds	r7, #12
 800a758:	46bd      	mov	sp, r7
 800a75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75e:	4770      	bx	lr

0800a760 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	2b03      	cmp	r3, #3
 800a772:	d110      	bne.n	800a796 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d00b      	beq.n	800a796 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a784:	69db      	ldr	r3, [r3, #28]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d005      	beq.n	800a796 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a790:	69db      	ldr	r3, [r3, #28]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a796:	2300      	movs	r3, #0
}
 800a798:	4618      	mov	r0, r3
 800a79a:	3708      	adds	r7, #8
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}

0800a7a0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b082      	sub	sp, #8
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	32ae      	adds	r2, #174	@ 0xae
 800a7b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d101      	bne.n	800a7c2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e01c      	b.n	800a7fc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7c8:	b2db      	uxtb	r3, r3
 800a7ca:	2b03      	cmp	r3, #3
 800a7cc:	d115      	bne.n	800a7fa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	32ae      	adds	r2, #174	@ 0xae
 800a7d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7dc:	6a1b      	ldr	r3, [r3, #32]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00b      	beq.n	800a7fa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	32ae      	adds	r2, #174	@ 0xae
 800a7ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7f0:	6a1b      	ldr	r3, [r3, #32]
 800a7f2:	78fa      	ldrb	r2, [r7, #3]
 800a7f4:	4611      	mov	r1, r2
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3708      	adds	r7, #8
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}

0800a804 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b082      	sub	sp, #8
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
 800a80c:	460b      	mov	r3, r1
 800a80e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	32ae      	adds	r2, #174	@ 0xae
 800a81a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d101      	bne.n	800a826 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a822:	2303      	movs	r3, #3
 800a824:	e01c      	b.n	800a860 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b03      	cmp	r3, #3
 800a830:	d115      	bne.n	800a85e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	32ae      	adds	r2, #174	@ 0xae
 800a83c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a842:	2b00      	cmp	r3, #0
 800a844:	d00b      	beq.n	800a85e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	32ae      	adds	r2, #174	@ 0xae
 800a850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a856:	78fa      	ldrb	r2, [r7, #3]
 800a858:	4611      	mov	r1, r2
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3708      	adds	r7, #8
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a870:	2300      	movs	r3, #0
}
 800a872:	4618      	mov	r0, r3
 800a874:	370c      	adds	r7, #12
 800a876:	46bd      	mov	sp, r7
 800a878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87c:	4770      	bx	lr

0800a87e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a87e:	b580      	push	{r7, lr}
 800a880:	b084      	sub	sp, #16
 800a882:	af00      	add	r7, sp, #0
 800a884:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a886:	2300      	movs	r3, #0
 800a888:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2201      	movs	r2, #1
 800a88e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00e      	beq.n	800a8ba <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	687a      	ldr	r2, [r7, #4]
 800a8a6:	6852      	ldr	r2, [r2, #4]
 800a8a8:	b2d2      	uxtb	r2, r2
 800a8aa:	4611      	mov	r1, r2
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	4798      	blx	r3
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d001      	beq.n	800a8ba <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a8b6:	2303      	movs	r3, #3
 800a8b8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a8d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	370c      	adds	r7, #12
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8dc:	4770      	bx	lr

0800a8de <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a8de:	b480      	push	{r7}
 800a8e0:	b083      	sub	sp, #12
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6078      	str	r0, [r7, #4]
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a8ea:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b086      	sub	sp, #24
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	460b      	mov	r3, r1
 800a902:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a90c:	2300      	movs	r3, #0
 800a90e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	885b      	ldrh	r3, [r3, #2]
 800a914:	b29b      	uxth	r3, r3
 800a916:	68fa      	ldr	r2, [r7, #12]
 800a918:	7812      	ldrb	r2, [r2, #0]
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d91f      	bls.n	800a95e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a924:	e013      	b.n	800a94e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a926:	f107 030a 	add.w	r3, r7, #10
 800a92a:	4619      	mov	r1, r3
 800a92c:	6978      	ldr	r0, [r7, #20]
 800a92e:	f000 f81b 	bl	800a968 <USBD_GetNextDesc>
 800a932:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	785b      	ldrb	r3, [r3, #1]
 800a938:	2b05      	cmp	r3, #5
 800a93a:	d108      	bne.n	800a94e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	789b      	ldrb	r3, [r3, #2]
 800a944:	78fa      	ldrb	r2, [r7, #3]
 800a946:	429a      	cmp	r2, r3
 800a948:	d008      	beq.n	800a95c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a94a:	2300      	movs	r3, #0
 800a94c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	885b      	ldrh	r3, [r3, #2]
 800a952:	b29a      	uxth	r2, r3
 800a954:	897b      	ldrh	r3, [r7, #10]
 800a956:	429a      	cmp	r2, r3
 800a958:	d8e5      	bhi.n	800a926 <USBD_GetEpDesc+0x2e>
 800a95a:	e000      	b.n	800a95e <USBD_GetEpDesc+0x66>
          break;
 800a95c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a95e:	693b      	ldr	r3, [r7, #16]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3718      	adds	r7, #24
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	881b      	ldrh	r3, [r3, #0]
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	7812      	ldrb	r2, [r2, #0]
 800a97e:	4413      	add	r3, r2
 800a980:	b29a      	uxth	r2, r3
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	461a      	mov	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	4413      	add	r3, r2
 800a990:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a992:	68fb      	ldr	r3, [r7, #12]
}
 800a994:	4618      	mov	r0, r3
 800a996:	3714      	adds	r7, #20
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b087      	sub	sp, #28
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a9be:	8a3b      	ldrh	r3, [r7, #16]
 800a9c0:	021b      	lsls	r3, r3, #8
 800a9c2:	b21a      	sxth	r2, r3
 800a9c4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a9c8:	4313      	orrs	r3, r2
 800a9ca:	b21b      	sxth	r3, r3
 800a9cc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a9ce:	89fb      	ldrh	r3, [r7, #14]
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	371c      	adds	r7, #28
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr

0800a9dc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9f2:	2b40      	cmp	r3, #64	@ 0x40
 800a9f4:	d005      	beq.n	800aa02 <USBD_StdDevReq+0x26>
 800a9f6:	2b40      	cmp	r3, #64	@ 0x40
 800a9f8:	d857      	bhi.n	800aaaa <USBD_StdDevReq+0xce>
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00f      	beq.n	800aa1e <USBD_StdDevReq+0x42>
 800a9fe:	2b20      	cmp	r3, #32
 800aa00:	d153      	bne.n	800aaaa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	32ae      	adds	r2, #174	@ 0xae
 800aa0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	4798      	blx	r3
 800aa18:	4603      	mov	r3, r0
 800aa1a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa1c:	e04a      	b.n	800aab4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	785b      	ldrb	r3, [r3, #1]
 800aa22:	2b09      	cmp	r3, #9
 800aa24:	d83b      	bhi.n	800aa9e <USBD_StdDevReq+0xc2>
 800aa26:	a201      	add	r2, pc, #4	@ (adr r2, 800aa2c <USBD_StdDevReq+0x50>)
 800aa28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa2c:	0800aa81 	.word	0x0800aa81
 800aa30:	0800aa95 	.word	0x0800aa95
 800aa34:	0800aa9f 	.word	0x0800aa9f
 800aa38:	0800aa8b 	.word	0x0800aa8b
 800aa3c:	0800aa9f 	.word	0x0800aa9f
 800aa40:	0800aa5f 	.word	0x0800aa5f
 800aa44:	0800aa55 	.word	0x0800aa55
 800aa48:	0800aa9f 	.word	0x0800aa9f
 800aa4c:	0800aa77 	.word	0x0800aa77
 800aa50:	0800aa69 	.word	0x0800aa69
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aa54:	6839      	ldr	r1, [r7, #0]
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 fa3e 	bl	800aed8 <USBD_GetDescriptor>
          break;
 800aa5c:	e024      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aa5e:	6839      	ldr	r1, [r7, #0]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 fba3 	bl	800b1ac <USBD_SetAddress>
          break;
 800aa66:	e01f      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800aa68:	6839      	ldr	r1, [r7, #0]
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 fbe2 	bl	800b234 <USBD_SetConfig>
 800aa70:	4603      	mov	r3, r0
 800aa72:	73fb      	strb	r3, [r7, #15]
          break;
 800aa74:	e018      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aa76:	6839      	ldr	r1, [r7, #0]
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 fc85 	bl	800b388 <USBD_GetConfig>
          break;
 800aa7e:	e013      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aa80:	6839      	ldr	r1, [r7, #0]
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f000 fcb6 	bl	800b3f4 <USBD_GetStatus>
          break;
 800aa88:	e00e      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aa8a:	6839      	ldr	r1, [r7, #0]
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f000 fce5 	bl	800b45c <USBD_SetFeature>
          break;
 800aa92:	e009      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aa94:	6839      	ldr	r1, [r7, #0]
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fd09 	bl	800b4ae <USBD_ClrFeature>
          break;
 800aa9c:	e004      	b.n	800aaa8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800aa9e:	6839      	ldr	r1, [r7, #0]
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 fd60 	bl	800b566 <USBD_CtlError>
          break;
 800aaa6:	bf00      	nop
      }
      break;
 800aaa8:	e004      	b.n	800aab4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800aaaa:	6839      	ldr	r1, [r7, #0]
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 fd5a 	bl	800b566 <USBD_CtlError>
      break;
 800aab2:	bf00      	nop
  }

  return ret;
 800aab4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop

0800aac0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aaca:	2300      	movs	r3, #0
 800aacc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aad6:	2b40      	cmp	r3, #64	@ 0x40
 800aad8:	d005      	beq.n	800aae6 <USBD_StdItfReq+0x26>
 800aada:	2b40      	cmp	r3, #64	@ 0x40
 800aadc:	d852      	bhi.n	800ab84 <USBD_StdItfReq+0xc4>
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d001      	beq.n	800aae6 <USBD_StdItfReq+0x26>
 800aae2:	2b20      	cmp	r3, #32
 800aae4:	d14e      	bne.n	800ab84 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	d840      	bhi.n	800ab76 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	889b      	ldrh	r3, [r3, #4]
 800aaf8:	b2db      	uxtb	r3, r3
 800aafa:	2b01      	cmp	r3, #1
 800aafc:	d836      	bhi.n	800ab6c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	889b      	ldrh	r3, [r3, #4]
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	4619      	mov	r1, r3
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f7ff fedc 	bl	800a8c4 <USBD_CoreFindIF>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab10:	7bbb      	ldrb	r3, [r7, #14]
 800ab12:	2bff      	cmp	r3, #255	@ 0xff
 800ab14:	d01d      	beq.n	800ab52 <USBD_StdItfReq+0x92>
 800ab16:	7bbb      	ldrb	r3, [r7, #14]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d11a      	bne.n	800ab52 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ab1c:	7bba      	ldrb	r2, [r7, #14]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	32ae      	adds	r2, #174	@ 0xae
 800ab22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d00f      	beq.n	800ab4c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ab2c:	7bba      	ldrb	r2, [r7, #14]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ab34:	7bba      	ldrb	r2, [r7, #14]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	32ae      	adds	r2, #174	@ 0xae
 800ab3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	6839      	ldr	r1, [r7, #0]
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	4798      	blx	r3
 800ab46:	4603      	mov	r3, r0
 800ab48:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ab4a:	e004      	b.n	800ab56 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ab4c:	2303      	movs	r3, #3
 800ab4e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ab50:	e001      	b.n	800ab56 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ab52:	2303      	movs	r3, #3
 800ab54:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	88db      	ldrh	r3, [r3, #6]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d110      	bne.n	800ab80 <USBD_StdItfReq+0xc0>
 800ab5e:	7bfb      	ldrb	r3, [r7, #15]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d10d      	bne.n	800ab80 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 fddc 	bl	800b722 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ab6a:	e009      	b.n	800ab80 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ab6c:	6839      	ldr	r1, [r7, #0]
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fcf9 	bl	800b566 <USBD_CtlError>
          break;
 800ab74:	e004      	b.n	800ab80 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ab76:	6839      	ldr	r1, [r7, #0]
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 fcf4 	bl	800b566 <USBD_CtlError>
          break;
 800ab7e:	e000      	b.n	800ab82 <USBD_StdItfReq+0xc2>
          break;
 800ab80:	bf00      	nop
      }
      break;
 800ab82:	e004      	b.n	800ab8e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ab84:	6839      	ldr	r1, [r7, #0]
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 fced 	bl	800b566 <USBD_CtlError>
      break;
 800ab8c:	bf00      	nop
  }

  return ret;
 800ab8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3710      	adds	r7, #16
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aba2:	2300      	movs	r3, #0
 800aba4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	889b      	ldrh	r3, [r3, #4]
 800abaa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800abb4:	2b40      	cmp	r3, #64	@ 0x40
 800abb6:	d007      	beq.n	800abc8 <USBD_StdEPReq+0x30>
 800abb8:	2b40      	cmp	r3, #64	@ 0x40
 800abba:	f200 8181 	bhi.w	800aec0 <USBD_StdEPReq+0x328>
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d02a      	beq.n	800ac18 <USBD_StdEPReq+0x80>
 800abc2:	2b20      	cmp	r3, #32
 800abc4:	f040 817c 	bne.w	800aec0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800abc8:	7bbb      	ldrb	r3, [r7, #14]
 800abca:	4619      	mov	r1, r3
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	f7ff fe86 	bl	800a8de <USBD_CoreFindEP>
 800abd2:	4603      	mov	r3, r0
 800abd4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800abd6:	7b7b      	ldrb	r3, [r7, #13]
 800abd8:	2bff      	cmp	r3, #255	@ 0xff
 800abda:	f000 8176 	beq.w	800aeca <USBD_StdEPReq+0x332>
 800abde:	7b7b      	ldrb	r3, [r7, #13]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f040 8172 	bne.w	800aeca <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800abe6:	7b7a      	ldrb	r2, [r7, #13]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800abee:	7b7a      	ldrb	r2, [r7, #13]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	32ae      	adds	r2, #174	@ 0xae
 800abf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abf8:	689b      	ldr	r3, [r3, #8]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	f000 8165 	beq.w	800aeca <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ac00:	7b7a      	ldrb	r2, [r7, #13]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	32ae      	adds	r2, #174	@ 0xae
 800ac06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	6839      	ldr	r1, [r7, #0]
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	4798      	blx	r3
 800ac12:	4603      	mov	r3, r0
 800ac14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ac16:	e158      	b.n	800aeca <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	785b      	ldrb	r3, [r3, #1]
 800ac1c:	2b03      	cmp	r3, #3
 800ac1e:	d008      	beq.n	800ac32 <USBD_StdEPReq+0x9a>
 800ac20:	2b03      	cmp	r3, #3
 800ac22:	f300 8147 	bgt.w	800aeb4 <USBD_StdEPReq+0x31c>
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	f000 809b 	beq.w	800ad62 <USBD_StdEPReq+0x1ca>
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d03c      	beq.n	800acaa <USBD_StdEPReq+0x112>
 800ac30:	e140      	b.n	800aeb4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac38:	b2db      	uxtb	r3, r3
 800ac3a:	2b02      	cmp	r3, #2
 800ac3c:	d002      	beq.n	800ac44 <USBD_StdEPReq+0xac>
 800ac3e:	2b03      	cmp	r3, #3
 800ac40:	d016      	beq.n	800ac70 <USBD_StdEPReq+0xd8>
 800ac42:	e02c      	b.n	800ac9e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac44:	7bbb      	ldrb	r3, [r7, #14]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d00d      	beq.n	800ac66 <USBD_StdEPReq+0xce>
 800ac4a:	7bbb      	ldrb	r3, [r7, #14]
 800ac4c:	2b80      	cmp	r3, #128	@ 0x80
 800ac4e:	d00a      	beq.n	800ac66 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ac50:	7bbb      	ldrb	r3, [r7, #14]
 800ac52:	4619      	mov	r1, r3
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f003 ffcb 	bl	800ebf0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac5a:	2180      	movs	r1, #128	@ 0x80
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f003 ffc7 	bl	800ebf0 <USBD_LL_StallEP>
 800ac62:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac64:	e020      	b.n	800aca8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ac66:	6839      	ldr	r1, [r7, #0]
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 fc7c 	bl	800b566 <USBD_CtlError>
              break;
 800ac6e:	e01b      	b.n	800aca8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	885b      	ldrh	r3, [r3, #2]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d10e      	bne.n	800ac96 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ac78:	7bbb      	ldrb	r3, [r7, #14]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00b      	beq.n	800ac96 <USBD_StdEPReq+0xfe>
 800ac7e:	7bbb      	ldrb	r3, [r7, #14]
 800ac80:	2b80      	cmp	r3, #128	@ 0x80
 800ac82:	d008      	beq.n	800ac96 <USBD_StdEPReq+0xfe>
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	88db      	ldrh	r3, [r3, #6]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d104      	bne.n	800ac96 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ac8c:	7bbb      	ldrb	r3, [r7, #14]
 800ac8e:	4619      	mov	r1, r3
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f003 ffad 	bl	800ebf0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f000 fd43 	bl	800b722 <USBD_CtlSendStatus>

              break;
 800ac9c:	e004      	b.n	800aca8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ac9e:	6839      	ldr	r1, [r7, #0]
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 fc60 	bl	800b566 <USBD_CtlError>
              break;
 800aca6:	bf00      	nop
          }
          break;
 800aca8:	e109      	b.n	800aebe <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	d002      	beq.n	800acbc <USBD_StdEPReq+0x124>
 800acb6:	2b03      	cmp	r3, #3
 800acb8:	d016      	beq.n	800ace8 <USBD_StdEPReq+0x150>
 800acba:	e04b      	b.n	800ad54 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800acbc:	7bbb      	ldrb	r3, [r7, #14]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d00d      	beq.n	800acde <USBD_StdEPReq+0x146>
 800acc2:	7bbb      	ldrb	r3, [r7, #14]
 800acc4:	2b80      	cmp	r3, #128	@ 0x80
 800acc6:	d00a      	beq.n	800acde <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800acc8:	7bbb      	ldrb	r3, [r7, #14]
 800acca:	4619      	mov	r1, r3
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f003 ff8f 	bl	800ebf0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800acd2:	2180      	movs	r1, #128	@ 0x80
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f003 ff8b 	bl	800ebf0 <USBD_LL_StallEP>
 800acda:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800acdc:	e040      	b.n	800ad60 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800acde:	6839      	ldr	r1, [r7, #0]
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 fc40 	bl	800b566 <USBD_CtlError>
              break;
 800ace6:	e03b      	b.n	800ad60 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	885b      	ldrh	r3, [r3, #2]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d136      	bne.n	800ad5e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800acf0:	7bbb      	ldrb	r3, [r7, #14]
 800acf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d004      	beq.n	800ad04 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800acfa:	7bbb      	ldrb	r3, [r7, #14]
 800acfc:	4619      	mov	r1, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f003 ff95 	bl	800ec2e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 fd0c 	bl	800b722 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ad0a:	7bbb      	ldrb	r3, [r7, #14]
 800ad0c:	4619      	mov	r1, r3
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f7ff fde5 	bl	800a8de <USBD_CoreFindEP>
 800ad14:	4603      	mov	r3, r0
 800ad16:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad18:	7b7b      	ldrb	r3, [r7, #13]
 800ad1a:	2bff      	cmp	r3, #255	@ 0xff
 800ad1c:	d01f      	beq.n	800ad5e <USBD_StdEPReq+0x1c6>
 800ad1e:	7b7b      	ldrb	r3, [r7, #13]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d11c      	bne.n	800ad5e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ad24:	7b7a      	ldrb	r2, [r7, #13]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ad2c:	7b7a      	ldrb	r2, [r7, #13]
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	32ae      	adds	r2, #174	@ 0xae
 800ad32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d010      	beq.n	800ad5e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ad3c:	7b7a      	ldrb	r2, [r7, #13]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	32ae      	adds	r2, #174	@ 0xae
 800ad42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad46:	689b      	ldr	r3, [r3, #8]
 800ad48:	6839      	ldr	r1, [r7, #0]
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	4798      	blx	r3
 800ad4e:	4603      	mov	r3, r0
 800ad50:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ad52:	e004      	b.n	800ad5e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ad54:	6839      	ldr	r1, [r7, #0]
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 fc05 	bl	800b566 <USBD_CtlError>
              break;
 800ad5c:	e000      	b.n	800ad60 <USBD_StdEPReq+0x1c8>
              break;
 800ad5e:	bf00      	nop
          }
          break;
 800ad60:	e0ad      	b.n	800aebe <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad68:	b2db      	uxtb	r3, r3
 800ad6a:	2b02      	cmp	r3, #2
 800ad6c:	d002      	beq.n	800ad74 <USBD_StdEPReq+0x1dc>
 800ad6e:	2b03      	cmp	r3, #3
 800ad70:	d033      	beq.n	800adda <USBD_StdEPReq+0x242>
 800ad72:	e099      	b.n	800aea8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad74:	7bbb      	ldrb	r3, [r7, #14]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d007      	beq.n	800ad8a <USBD_StdEPReq+0x1f2>
 800ad7a:	7bbb      	ldrb	r3, [r7, #14]
 800ad7c:	2b80      	cmp	r3, #128	@ 0x80
 800ad7e:	d004      	beq.n	800ad8a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ad80:	6839      	ldr	r1, [r7, #0]
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 fbef 	bl	800b566 <USBD_CtlError>
                break;
 800ad88:	e093      	b.n	800aeb2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	da0b      	bge.n	800adaa <USBD_StdEPReq+0x212>
 800ad92:	7bbb      	ldrb	r3, [r7, #14]
 800ad94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad98:	4613      	mov	r3, r2
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4413      	add	r3, r2
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	3310      	adds	r3, #16
 800ada2:	687a      	ldr	r2, [r7, #4]
 800ada4:	4413      	add	r3, r2
 800ada6:	3304      	adds	r3, #4
 800ada8:	e00b      	b.n	800adc2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800adaa:	7bbb      	ldrb	r3, [r7, #14]
 800adac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800adb0:	4613      	mov	r3, r2
 800adb2:	009b      	lsls	r3, r3, #2
 800adb4:	4413      	add	r3, r2
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	4413      	add	r3, r2
 800adc0:	3304      	adds	r3, #4
 800adc2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	2200      	movs	r2, #0
 800adc8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	330e      	adds	r3, #14
 800adce:	2202      	movs	r2, #2
 800add0:	4619      	mov	r1, r3
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 fc44 	bl	800b660 <USBD_CtlSendData>
              break;
 800add8:	e06b      	b.n	800aeb2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800adda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	da11      	bge.n	800ae06 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ade2:	7bbb      	ldrb	r3, [r7, #14]
 800ade4:	f003 020f 	and.w	r2, r3, #15
 800ade8:	6879      	ldr	r1, [r7, #4]
 800adea:	4613      	mov	r3, r2
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	4413      	add	r3, r2
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	440b      	add	r3, r1
 800adf4:	3323      	adds	r3, #35	@ 0x23
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d117      	bne.n	800ae2c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800adfc:	6839      	ldr	r1, [r7, #0]
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 fbb1 	bl	800b566 <USBD_CtlError>
                  break;
 800ae04:	e055      	b.n	800aeb2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ae06:	7bbb      	ldrb	r3, [r7, #14]
 800ae08:	f003 020f 	and.w	r2, r3, #15
 800ae0c:	6879      	ldr	r1, [r7, #4]
 800ae0e:	4613      	mov	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4413      	add	r3, r2
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	440b      	add	r3, r1
 800ae18:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d104      	bne.n	800ae2c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ae22:	6839      	ldr	r1, [r7, #0]
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fb9e 	bl	800b566 <USBD_CtlError>
                  break;
 800ae2a:	e042      	b.n	800aeb2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	da0b      	bge.n	800ae4c <USBD_StdEPReq+0x2b4>
 800ae34:	7bbb      	ldrb	r3, [r7, #14]
 800ae36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae3a:	4613      	mov	r3, r2
 800ae3c:	009b      	lsls	r3, r3, #2
 800ae3e:	4413      	add	r3, r2
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	3310      	adds	r3, #16
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	4413      	add	r3, r2
 800ae48:	3304      	adds	r3, #4
 800ae4a:	e00b      	b.n	800ae64 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ae4c:	7bbb      	ldrb	r3, [r7, #14]
 800ae4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae52:	4613      	mov	r3, r2
 800ae54:	009b      	lsls	r3, r3, #2
 800ae56:	4413      	add	r3, r2
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	4413      	add	r3, r2
 800ae62:	3304      	adds	r3, #4
 800ae64:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ae66:	7bbb      	ldrb	r3, [r7, #14]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <USBD_StdEPReq+0x2da>
 800ae6c:	7bbb      	ldrb	r3, [r7, #14]
 800ae6e:	2b80      	cmp	r3, #128	@ 0x80
 800ae70:	d103      	bne.n	800ae7a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	2200      	movs	r2, #0
 800ae76:	739a      	strb	r2, [r3, #14]
 800ae78:	e00e      	b.n	800ae98 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ae7a:	7bbb      	ldrb	r3, [r7, #14]
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f003 fef4 	bl	800ec6c <USBD_LL_IsStallEP>
 800ae84:	4603      	mov	r3, r0
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d003      	beq.n	800ae92 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	2201      	movs	r2, #1
 800ae8e:	739a      	strb	r2, [r3, #14]
 800ae90:	e002      	b.n	800ae98 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	2200      	movs	r2, #0
 800ae96:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	330e      	adds	r3, #14
 800ae9c:	2202      	movs	r2, #2
 800ae9e:	4619      	mov	r1, r3
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f000 fbdd 	bl	800b660 <USBD_CtlSendData>
              break;
 800aea6:	e004      	b.n	800aeb2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800aea8:	6839      	ldr	r1, [r7, #0]
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f000 fb5b 	bl	800b566 <USBD_CtlError>
              break;
 800aeb0:	bf00      	nop
          }
          break;
 800aeb2:	e004      	b.n	800aebe <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800aeb4:	6839      	ldr	r1, [r7, #0]
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 fb55 	bl	800b566 <USBD_CtlError>
          break;
 800aebc:	bf00      	nop
      }
      break;
 800aebe:	e005      	b.n	800aecc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800aec0:	6839      	ldr	r1, [r7, #0]
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 fb4f 	bl	800b566 <USBD_CtlError>
      break;
 800aec8:	e000      	b.n	800aecc <USBD_StdEPReq+0x334>
      break;
 800aeca:	bf00      	nop
  }

  return ret;
 800aecc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3710      	adds	r7, #16
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
	...

0800aed8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aee2:	2300      	movs	r3, #0
 800aee4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aee6:	2300      	movs	r3, #0
 800aee8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aeea:	2300      	movs	r3, #0
 800aeec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	885b      	ldrh	r3, [r3, #2]
 800aef2:	0a1b      	lsrs	r3, r3, #8
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	3b01      	subs	r3, #1
 800aef8:	2b06      	cmp	r3, #6
 800aefa:	f200 8128 	bhi.w	800b14e <USBD_GetDescriptor+0x276>
 800aefe:	a201      	add	r2, pc, #4	@ (adr r2, 800af04 <USBD_GetDescriptor+0x2c>)
 800af00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af04:	0800af21 	.word	0x0800af21
 800af08:	0800af39 	.word	0x0800af39
 800af0c:	0800af79 	.word	0x0800af79
 800af10:	0800b14f 	.word	0x0800b14f
 800af14:	0800b14f 	.word	0x0800b14f
 800af18:	0800b0ef 	.word	0x0800b0ef
 800af1c:	0800b11b 	.word	0x0800b11b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	7c12      	ldrb	r2, [r2, #16]
 800af2c:	f107 0108 	add.w	r1, r7, #8
 800af30:	4610      	mov	r0, r2
 800af32:	4798      	blx	r3
 800af34:	60f8      	str	r0, [r7, #12]
      break;
 800af36:	e112      	b.n	800b15e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	7c1b      	ldrb	r3, [r3, #16]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d10d      	bne.n	800af5c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af48:	f107 0208 	add.w	r2, r7, #8
 800af4c:	4610      	mov	r0, r2
 800af4e:	4798      	blx	r3
 800af50:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	3301      	adds	r3, #1
 800af56:	2202      	movs	r2, #2
 800af58:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800af5a:	e100      	b.n	800b15e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af64:	f107 0208 	add.w	r2, r7, #8
 800af68:	4610      	mov	r0, r2
 800af6a:	4798      	blx	r3
 800af6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	3301      	adds	r3, #1
 800af72:	2202      	movs	r2, #2
 800af74:	701a      	strb	r2, [r3, #0]
      break;
 800af76:	e0f2      	b.n	800b15e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	885b      	ldrh	r3, [r3, #2]
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	2b05      	cmp	r3, #5
 800af80:	f200 80ac 	bhi.w	800b0dc <USBD_GetDescriptor+0x204>
 800af84:	a201      	add	r2, pc, #4	@ (adr r2, 800af8c <USBD_GetDescriptor+0xb4>)
 800af86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af8a:	bf00      	nop
 800af8c:	0800afa5 	.word	0x0800afa5
 800af90:	0800afd9 	.word	0x0800afd9
 800af94:	0800b00d 	.word	0x0800b00d
 800af98:	0800b041 	.word	0x0800b041
 800af9c:	0800b075 	.word	0x0800b075
 800afa0:	0800b0a9 	.word	0x0800b0a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d00b      	beq.n	800afc8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	7c12      	ldrb	r2, [r2, #16]
 800afbc:	f107 0108 	add.w	r1, r7, #8
 800afc0:	4610      	mov	r0, r2
 800afc2:	4798      	blx	r3
 800afc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afc6:	e091      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afc8:	6839      	ldr	r1, [r7, #0]
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 facb 	bl	800b566 <USBD_CtlError>
            err++;
 800afd0:	7afb      	ldrb	r3, [r7, #11]
 800afd2:	3301      	adds	r3, #1
 800afd4:	72fb      	strb	r3, [r7, #11]
          break;
 800afd6:	e089      	b.n	800b0ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afde:	689b      	ldr	r3, [r3, #8]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00b      	beq.n	800affc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afea:	689b      	ldr	r3, [r3, #8]
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	7c12      	ldrb	r2, [r2, #16]
 800aff0:	f107 0108 	add.w	r1, r7, #8
 800aff4:	4610      	mov	r0, r2
 800aff6:	4798      	blx	r3
 800aff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800affa:	e077      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f000 fab1 	bl	800b566 <USBD_CtlError>
            err++;
 800b004:	7afb      	ldrb	r3, [r7, #11]
 800b006:	3301      	adds	r3, #1
 800b008:	72fb      	strb	r3, [r7, #11]
          break;
 800b00a:	e06f      	b.n	800b0ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b012:	68db      	ldr	r3, [r3, #12]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00b      	beq.n	800b030 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b01e:	68db      	ldr	r3, [r3, #12]
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	7c12      	ldrb	r2, [r2, #16]
 800b024:	f107 0108 	add.w	r1, r7, #8
 800b028:	4610      	mov	r0, r2
 800b02a:	4798      	blx	r3
 800b02c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b02e:	e05d      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b030:	6839      	ldr	r1, [r7, #0]
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fa97 	bl	800b566 <USBD_CtlError>
            err++;
 800b038:	7afb      	ldrb	r3, [r7, #11]
 800b03a:	3301      	adds	r3, #1
 800b03c:	72fb      	strb	r3, [r7, #11]
          break;
 800b03e:	e055      	b.n	800b0ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00b      	beq.n	800b064 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b052:	691b      	ldr	r3, [r3, #16]
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	7c12      	ldrb	r2, [r2, #16]
 800b058:	f107 0108 	add.w	r1, r7, #8
 800b05c:	4610      	mov	r0, r2
 800b05e:	4798      	blx	r3
 800b060:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b062:	e043      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b064:	6839      	ldr	r1, [r7, #0]
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 fa7d 	bl	800b566 <USBD_CtlError>
            err++;
 800b06c:	7afb      	ldrb	r3, [r7, #11]
 800b06e:	3301      	adds	r3, #1
 800b070:	72fb      	strb	r3, [r7, #11]
          break;
 800b072:	e03b      	b.n	800b0ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b07a:	695b      	ldr	r3, [r3, #20]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d00b      	beq.n	800b098 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b086:	695b      	ldr	r3, [r3, #20]
 800b088:	687a      	ldr	r2, [r7, #4]
 800b08a:	7c12      	ldrb	r2, [r2, #16]
 800b08c:	f107 0108 	add.w	r1, r7, #8
 800b090:	4610      	mov	r0, r2
 800b092:	4798      	blx	r3
 800b094:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b096:	e029      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b098:	6839      	ldr	r1, [r7, #0]
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 fa63 	bl	800b566 <USBD_CtlError>
            err++;
 800b0a0:	7afb      	ldrb	r3, [r7, #11]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	72fb      	strb	r3, [r7, #11]
          break;
 800b0a6:	e021      	b.n	800b0ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b0ae:	699b      	ldr	r3, [r3, #24]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d00b      	beq.n	800b0cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b0ba:	699b      	ldr	r3, [r3, #24]
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	7c12      	ldrb	r2, [r2, #16]
 800b0c0:	f107 0108 	add.w	r1, r7, #8
 800b0c4:	4610      	mov	r0, r2
 800b0c6:	4798      	blx	r3
 800b0c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b0ca:	e00f      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b0cc:	6839      	ldr	r1, [r7, #0]
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 fa49 	bl	800b566 <USBD_CtlError>
            err++;
 800b0d4:	7afb      	ldrb	r3, [r7, #11]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	72fb      	strb	r3, [r7, #11]
          break;
 800b0da:	e007      	b.n	800b0ec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b0dc:	6839      	ldr	r1, [r7, #0]
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 fa41 	bl	800b566 <USBD_CtlError>
          err++;
 800b0e4:	7afb      	ldrb	r3, [r7, #11]
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b0ea:	bf00      	nop
      }
      break;
 800b0ec:	e037      	b.n	800b15e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	7c1b      	ldrb	r3, [r3, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d109      	bne.n	800b10a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0fe:	f107 0208 	add.w	r2, r7, #8
 800b102:	4610      	mov	r0, r2
 800b104:	4798      	blx	r3
 800b106:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b108:	e029      	b.n	800b15e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b10a:	6839      	ldr	r1, [r7, #0]
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 fa2a 	bl	800b566 <USBD_CtlError>
        err++;
 800b112:	7afb      	ldrb	r3, [r7, #11]
 800b114:	3301      	adds	r3, #1
 800b116:	72fb      	strb	r3, [r7, #11]
      break;
 800b118:	e021      	b.n	800b15e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	7c1b      	ldrb	r3, [r3, #16]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d10d      	bne.n	800b13e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b12a:	f107 0208 	add.w	r2, r7, #8
 800b12e:	4610      	mov	r0, r2
 800b130:	4798      	blx	r3
 800b132:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	3301      	adds	r3, #1
 800b138:	2207      	movs	r2, #7
 800b13a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b13c:	e00f      	b.n	800b15e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b13e:	6839      	ldr	r1, [r7, #0]
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 fa10 	bl	800b566 <USBD_CtlError>
        err++;
 800b146:	7afb      	ldrb	r3, [r7, #11]
 800b148:	3301      	adds	r3, #1
 800b14a:	72fb      	strb	r3, [r7, #11]
      break;
 800b14c:	e007      	b.n	800b15e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b14e:	6839      	ldr	r1, [r7, #0]
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f000 fa08 	bl	800b566 <USBD_CtlError>
      err++;
 800b156:	7afb      	ldrb	r3, [r7, #11]
 800b158:	3301      	adds	r3, #1
 800b15a:	72fb      	strb	r3, [r7, #11]
      break;
 800b15c:	bf00      	nop
  }

  if (err != 0U)
 800b15e:	7afb      	ldrb	r3, [r7, #11]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d11e      	bne.n	800b1a2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	88db      	ldrh	r3, [r3, #6]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d016      	beq.n	800b19a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b16c:	893b      	ldrh	r3, [r7, #8]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00e      	beq.n	800b190 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	88da      	ldrh	r2, [r3, #6]
 800b176:	893b      	ldrh	r3, [r7, #8]
 800b178:	4293      	cmp	r3, r2
 800b17a:	bf28      	it	cs
 800b17c:	4613      	movcs	r3, r2
 800b17e:	b29b      	uxth	r3, r3
 800b180:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b182:	893b      	ldrh	r3, [r7, #8]
 800b184:	461a      	mov	r2, r3
 800b186:	68f9      	ldr	r1, [r7, #12]
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 fa69 	bl	800b660 <USBD_CtlSendData>
 800b18e:	e009      	b.n	800b1a4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b190:	6839      	ldr	r1, [r7, #0]
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 f9e7 	bl	800b566 <USBD_CtlError>
 800b198:	e004      	b.n	800b1a4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f000 fac1 	bl	800b722 <USBD_CtlSendStatus>
 800b1a0:	e000      	b.n	800b1a4 <USBD_GetDescriptor+0x2cc>
    return;
 800b1a2:	bf00      	nop
  }
}
 800b1a4:	3710      	adds	r7, #16
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
 800b1aa:	bf00      	nop

0800b1ac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	889b      	ldrh	r3, [r3, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d131      	bne.n	800b222 <USBD_SetAddress+0x76>
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	88db      	ldrh	r3, [r3, #6]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d12d      	bne.n	800b222 <USBD_SetAddress+0x76>
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	885b      	ldrh	r3, [r3, #2]
 800b1ca:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1cc:	d829      	bhi.n	800b222 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	885b      	ldrh	r3, [r3, #2]
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	2b03      	cmp	r3, #3
 800b1e4:	d104      	bne.n	800b1f0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b1e6:	6839      	ldr	r1, [r7, #0]
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 f9bc 	bl	800b566 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1ee:	e01d      	b.n	800b22c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	7bfa      	ldrb	r2, [r7, #15]
 800b1f4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b1f8:	7bfb      	ldrb	r3, [r7, #15]
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f003 fd61 	bl	800ecc4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 fa8d 	bl	800b722 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b208:	7bfb      	ldrb	r3, [r7, #15]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d004      	beq.n	800b218 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2202      	movs	r2, #2
 800b212:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b216:	e009      	b.n	800b22c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2201      	movs	r2, #1
 800b21c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b220:	e004      	b.n	800b22c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b222:	6839      	ldr	r1, [r7, #0]
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 f99e 	bl	800b566 <USBD_CtlError>
  }
}
 800b22a:	bf00      	nop
 800b22c:	bf00      	nop
 800b22e:	3710      	adds	r7, #16
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b23e:	2300      	movs	r3, #0
 800b240:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	885b      	ldrh	r3, [r3, #2]
 800b246:	b2da      	uxtb	r2, r3
 800b248:	4b4e      	ldr	r3, [pc, #312]	@ (800b384 <USBD_SetConfig+0x150>)
 800b24a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b24c:	4b4d      	ldr	r3, [pc, #308]	@ (800b384 <USBD_SetConfig+0x150>)
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	2b01      	cmp	r3, #1
 800b252:	d905      	bls.n	800b260 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b254:	6839      	ldr	r1, [r7, #0]
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 f985 	bl	800b566 <USBD_CtlError>
    return USBD_FAIL;
 800b25c:	2303      	movs	r3, #3
 800b25e:	e08c      	b.n	800b37a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b266:	b2db      	uxtb	r3, r3
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d002      	beq.n	800b272 <USBD_SetConfig+0x3e>
 800b26c:	2b03      	cmp	r3, #3
 800b26e:	d029      	beq.n	800b2c4 <USBD_SetConfig+0x90>
 800b270:	e075      	b.n	800b35e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b272:	4b44      	ldr	r3, [pc, #272]	@ (800b384 <USBD_SetConfig+0x150>)
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d020      	beq.n	800b2bc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b27a:	4b42      	ldr	r3, [pc, #264]	@ (800b384 <USBD_SetConfig+0x150>)
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	461a      	mov	r2, r3
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b284:	4b3f      	ldr	r3, [pc, #252]	@ (800b384 <USBD_SetConfig+0x150>)
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	4619      	mov	r1, r3
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f7fe ffcf 	bl	800a22e <USBD_SetClassConfig>
 800b290:	4603      	mov	r3, r0
 800b292:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b294:	7bfb      	ldrb	r3, [r7, #15]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d008      	beq.n	800b2ac <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b29a:	6839      	ldr	r1, [r7, #0]
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f000 f962 	bl	800b566 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2202      	movs	r2, #2
 800b2a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b2aa:	e065      	b.n	800b378 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 fa38 	bl	800b722 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2203      	movs	r2, #3
 800b2b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b2ba:	e05d      	b.n	800b378 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 fa30 	bl	800b722 <USBD_CtlSendStatus>
      break;
 800b2c2:	e059      	b.n	800b378 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b2c4:	4b2f      	ldr	r3, [pc, #188]	@ (800b384 <USBD_SetConfig+0x150>)
 800b2c6:	781b      	ldrb	r3, [r3, #0]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d112      	bne.n	800b2f2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2202      	movs	r2, #2
 800b2d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b2d4:	4b2b      	ldr	r3, [pc, #172]	@ (800b384 <USBD_SetConfig+0x150>)
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	461a      	mov	r2, r3
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b2de:	4b29      	ldr	r3, [pc, #164]	@ (800b384 <USBD_SetConfig+0x150>)
 800b2e0:	781b      	ldrb	r3, [r3, #0]
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7fe ffbe 	bl	800a266 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 fa19 	bl	800b722 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b2f0:	e042      	b.n	800b378 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b2f2:	4b24      	ldr	r3, [pc, #144]	@ (800b384 <USBD_SetConfig+0x150>)
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d02a      	beq.n	800b356 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	b2db      	uxtb	r3, r3
 800b306:	4619      	mov	r1, r3
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f7fe ffac 	bl	800a266 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b30e:	4b1d      	ldr	r3, [pc, #116]	@ (800b384 <USBD_SetConfig+0x150>)
 800b310:	781b      	ldrb	r3, [r3, #0]
 800b312:	461a      	mov	r2, r3
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b318:	4b1a      	ldr	r3, [pc, #104]	@ (800b384 <USBD_SetConfig+0x150>)
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	4619      	mov	r1, r3
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f7fe ff85 	bl	800a22e <USBD_SetClassConfig>
 800b324:	4603      	mov	r3, r0
 800b326:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b328:	7bfb      	ldrb	r3, [r7, #15]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d00f      	beq.n	800b34e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b32e:	6839      	ldr	r1, [r7, #0]
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f000 f918 	bl	800b566 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	b2db      	uxtb	r3, r3
 800b33c:	4619      	mov	r1, r3
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f7fe ff91 	bl	800a266 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2202      	movs	r2, #2
 800b348:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b34c:	e014      	b.n	800b378 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 f9e7 	bl	800b722 <USBD_CtlSendStatus>
      break;
 800b354:	e010      	b.n	800b378 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f000 f9e3 	bl	800b722 <USBD_CtlSendStatus>
      break;
 800b35c:	e00c      	b.n	800b378 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b35e:	6839      	ldr	r1, [r7, #0]
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f000 f900 	bl	800b566 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b366:	4b07      	ldr	r3, [pc, #28]	@ (800b384 <USBD_SetConfig+0x150>)
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	4619      	mov	r1, r3
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f7fe ff7a 	bl	800a266 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b372:	2303      	movs	r3, #3
 800b374:	73fb      	strb	r3, [r7, #15]
      break;
 800b376:	bf00      	nop
  }

  return ret;
 800b378:	7bfb      	ldrb	r3, [r7, #15]
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3710      	adds	r7, #16
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
 800b382:	bf00      	nop
 800b384:	200003dc 	.word	0x200003dc

0800b388 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	88db      	ldrh	r3, [r3, #6]
 800b396:	2b01      	cmp	r3, #1
 800b398:	d004      	beq.n	800b3a4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b39a:	6839      	ldr	r1, [r7, #0]
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f000 f8e2 	bl	800b566 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b3a2:	e023      	b.n	800b3ec <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	2b02      	cmp	r3, #2
 800b3ae:	dc02      	bgt.n	800b3b6 <USBD_GetConfig+0x2e>
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	dc03      	bgt.n	800b3bc <USBD_GetConfig+0x34>
 800b3b4:	e015      	b.n	800b3e2 <USBD_GetConfig+0x5a>
 800b3b6:	2b03      	cmp	r3, #3
 800b3b8:	d00b      	beq.n	800b3d2 <USBD_GetConfig+0x4a>
 800b3ba:	e012      	b.n	800b3e2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	3308      	adds	r3, #8
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 f948 	bl	800b660 <USBD_CtlSendData>
        break;
 800b3d0:	e00c      	b.n	800b3ec <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	3304      	adds	r3, #4
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	4619      	mov	r1, r3
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f000 f940 	bl	800b660 <USBD_CtlSendData>
        break;
 800b3e0:	e004      	b.n	800b3ec <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b3e2:	6839      	ldr	r1, [r7, #0]
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f000 f8be 	bl	800b566 <USBD_CtlError>
        break;
 800b3ea:	bf00      	nop
}
 800b3ec:	bf00      	nop
 800b3ee:	3708      	adds	r7, #8
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b404:	b2db      	uxtb	r3, r3
 800b406:	3b01      	subs	r3, #1
 800b408:	2b02      	cmp	r3, #2
 800b40a:	d81e      	bhi.n	800b44a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	88db      	ldrh	r3, [r3, #6]
 800b410:	2b02      	cmp	r3, #2
 800b412:	d004      	beq.n	800b41e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b414:	6839      	ldr	r1, [r7, #0]
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f000 f8a5 	bl	800b566 <USBD_CtlError>
        break;
 800b41c:	e01a      	b.n	800b454 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2201      	movs	r2, #1
 800b422:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d005      	beq.n	800b43a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	68db      	ldr	r3, [r3, #12]
 800b432:	f043 0202 	orr.w	r2, r3, #2
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	330c      	adds	r3, #12
 800b43e:	2202      	movs	r2, #2
 800b440:	4619      	mov	r1, r3
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 f90c 	bl	800b660 <USBD_CtlSendData>
      break;
 800b448:	e004      	b.n	800b454 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 f88a 	bl	800b566 <USBD_CtlError>
      break;
 800b452:	bf00      	nop
  }
}
 800b454:	bf00      	nop
 800b456:	3708      	adds	r7, #8
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b082      	sub	sp, #8
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	885b      	ldrh	r3, [r3, #2]
 800b46a:	2b01      	cmp	r3, #1
 800b46c:	d107      	bne.n	800b47e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2201      	movs	r2, #1
 800b472:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f953 	bl	800b722 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b47c:	e013      	b.n	800b4a6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	885b      	ldrh	r3, [r3, #2]
 800b482:	2b02      	cmp	r3, #2
 800b484:	d10b      	bne.n	800b49e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	889b      	ldrh	r3, [r3, #4]
 800b48a:	0a1b      	lsrs	r3, r3, #8
 800b48c:	b29b      	uxth	r3, r3
 800b48e:	b2da      	uxtb	r2, r3
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f000 f943 	bl	800b722 <USBD_CtlSendStatus>
}
 800b49c:	e003      	b.n	800b4a6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b49e:	6839      	ldr	r1, [r7, #0]
 800b4a0:	6878      	ldr	r0, [r7, #4]
 800b4a2:	f000 f860 	bl	800b566 <USBD_CtlError>
}
 800b4a6:	bf00      	nop
 800b4a8:	3708      	adds	r7, #8
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b082      	sub	sp, #8
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
 800b4b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	3b01      	subs	r3, #1
 800b4c2:	2b02      	cmp	r3, #2
 800b4c4:	d80b      	bhi.n	800b4de <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	885b      	ldrh	r3, [r3, #2]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d10c      	bne.n	800b4e8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 f923 	bl	800b722 <USBD_CtlSendStatus>
      }
      break;
 800b4dc:	e004      	b.n	800b4e8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b4de:	6839      	ldr	r1, [r7, #0]
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 f840 	bl	800b566 <USBD_CtlError>
      break;
 800b4e6:	e000      	b.n	800b4ea <USBD_ClrFeature+0x3c>
      break;
 800b4e8:	bf00      	nop
  }
}
 800b4ea:	bf00      	nop
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}

0800b4f2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b4f2:	b580      	push	{r7, lr}
 800b4f4:	b084      	sub	sp, #16
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	6078      	str	r0, [r7, #4]
 800b4fa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	781a      	ldrb	r2, [r3, #0]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	3301      	adds	r3, #1
 800b50c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	781a      	ldrb	r2, [r3, #0]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	3301      	adds	r3, #1
 800b51a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b51c:	68f8      	ldr	r0, [r7, #12]
 800b51e:	f7ff fa3f 	bl	800a9a0 <SWAPBYTE>
 800b522:	4603      	mov	r3, r0
 800b524:	461a      	mov	r2, r3
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	3301      	adds	r3, #1
 800b52e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	3301      	adds	r3, #1
 800b534:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f7ff fa32 	bl	800a9a0 <SWAPBYTE>
 800b53c:	4603      	mov	r3, r0
 800b53e:	461a      	mov	r2, r3
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	3301      	adds	r3, #1
 800b548:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	3301      	adds	r3, #1
 800b54e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b550:	68f8      	ldr	r0, [r7, #12]
 800b552:	f7ff fa25 	bl	800a9a0 <SWAPBYTE>
 800b556:	4603      	mov	r3, r0
 800b558:	461a      	mov	r2, r3
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	80da      	strh	r2, [r3, #6]
}
 800b55e:	bf00      	nop
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b082      	sub	sp, #8
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
 800b56e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b570:	2180      	movs	r1, #128	@ 0x80
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f003 fb3c 	bl	800ebf0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b578:	2100      	movs	r1, #0
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f003 fb38 	bl	800ebf0 <USBD_LL_StallEP>
}
 800b580:	bf00      	nop
 800b582:	3708      	adds	r7, #8
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b086      	sub	sp, #24
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b594:	2300      	movs	r3, #0
 800b596:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d042      	beq.n	800b624 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b5a2:	6938      	ldr	r0, [r7, #16]
 800b5a4:	f000 f842 	bl	800b62c <USBD_GetLen>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	005b      	lsls	r3, r3, #1
 800b5ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b5b2:	d808      	bhi.n	800b5c6 <USBD_GetString+0x3e>
 800b5b4:	6938      	ldr	r0, [r7, #16]
 800b5b6:	f000 f839 	bl	800b62c <USBD_GetLen>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	3301      	adds	r3, #1
 800b5be:	b29b      	uxth	r3, r3
 800b5c0:	005b      	lsls	r3, r3, #1
 800b5c2:	b29a      	uxth	r2, r3
 800b5c4:	e001      	b.n	800b5ca <USBD_GetString+0x42>
 800b5c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b5ce:	7dfb      	ldrb	r3, [r7, #23]
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	687a      	ldr	r2, [r7, #4]
 800b5d6:	7812      	ldrb	r2, [r2, #0]
 800b5d8:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5da:	7dfb      	ldrb	r3, [r7, #23]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b5e0:	7dfb      	ldrb	r3, [r7, #23]
 800b5e2:	68ba      	ldr	r2, [r7, #8]
 800b5e4:	4413      	add	r3, r2
 800b5e6:	2203      	movs	r2, #3
 800b5e8:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5ea:	7dfb      	ldrb	r3, [r7, #23]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b5f0:	e013      	b.n	800b61a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b5f2:	7dfb      	ldrb	r3, [r7, #23]
 800b5f4:	68ba      	ldr	r2, [r7, #8]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	693a      	ldr	r2, [r7, #16]
 800b5fa:	7812      	ldrb	r2, [r2, #0]
 800b5fc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	3301      	adds	r3, #1
 800b602:	613b      	str	r3, [r7, #16]
    idx++;
 800b604:	7dfb      	ldrb	r3, [r7, #23]
 800b606:	3301      	adds	r3, #1
 800b608:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b60a:	7dfb      	ldrb	r3, [r7, #23]
 800b60c:	68ba      	ldr	r2, [r7, #8]
 800b60e:	4413      	add	r3, r2
 800b610:	2200      	movs	r2, #0
 800b612:	701a      	strb	r2, [r3, #0]
    idx++;
 800b614:	7dfb      	ldrb	r3, [r7, #23]
 800b616:	3301      	adds	r3, #1
 800b618:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d1e7      	bne.n	800b5f2 <USBD_GetString+0x6a>
 800b622:	e000      	b.n	800b626 <USBD_GetString+0x9e>
    return;
 800b624:	bf00      	nop
  }
}
 800b626:	3718      	adds	r7, #24
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b634:	2300      	movs	r3, #0
 800b636:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b63c:	e005      	b.n	800b64a <USBD_GetLen+0x1e>
  {
    len++;
 800b63e:	7bfb      	ldrb	r3, [r7, #15]
 800b640:	3301      	adds	r3, #1
 800b642:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	3301      	adds	r3, #1
 800b648:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	781b      	ldrb	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d1f5      	bne.n	800b63e <USBD_GetLen+0x12>
  }

  return len;
 800b652:	7bfb      	ldrb	r3, [r7, #15]
}
 800b654:	4618      	mov	r0, r3
 800b656:	3714      	adds	r7, #20
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr

0800b660 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	60f8      	str	r0, [r7, #12]
 800b668:	60b9      	str	r1, [r7, #8]
 800b66a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2202      	movs	r2, #2
 800b670:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	68ba      	ldr	r2, [r7, #8]
 800b67e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	68ba      	ldr	r2, [r7, #8]
 800b68a:	2100      	movs	r1, #0
 800b68c:	68f8      	ldr	r0, [r7, #12]
 800b68e:	f003 fb38 	bl	800ed02 <USBD_LL_Transmit>

  return USBD_OK;
 800b692:	2300      	movs	r3, #0
}
 800b694:	4618      	mov	r0, r3
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b084      	sub	sp, #16
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	60f8      	str	r0, [r7, #12]
 800b6a4:	60b9      	str	r1, [r7, #8]
 800b6a6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	2100      	movs	r1, #0
 800b6ae:	68f8      	ldr	r0, [r7, #12]
 800b6b0:	f003 fb27 	bl	800ed02 <USBD_LL_Transmit>

  return USBD_OK;
 800b6b4:	2300      	movs	r3, #0
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3710      	adds	r7, #16
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}

0800b6be <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b084      	sub	sp, #16
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	60f8      	str	r0, [r7, #12]
 800b6c6:	60b9      	str	r1, [r7, #8]
 800b6c8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	2203      	movs	r2, #3
 800b6ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	687a      	ldr	r2, [r7, #4]
 800b6d6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	68ba      	ldr	r2, [r7, #8]
 800b6de:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	687a      	ldr	r2, [r7, #4]
 800b6e6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	68ba      	ldr	r2, [r7, #8]
 800b6ee:	2100      	movs	r1, #0
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	f003 fb27 	bl	800ed44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6f6:	2300      	movs	r3, #0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3710      	adds	r7, #16
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	68ba      	ldr	r2, [r7, #8]
 800b710:	2100      	movs	r1, #0
 800b712:	68f8      	ldr	r0, [r7, #12]
 800b714:	f003 fb16 	bl	800ed44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b718:	2300      	movs	r3, #0
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3710      	adds	r7, #16
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}

0800b722 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b722:	b580      	push	{r7, lr}
 800b724:	b082      	sub	sp, #8
 800b726:	af00      	add	r7, sp, #0
 800b728:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2204      	movs	r2, #4
 800b72e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b732:	2300      	movs	r3, #0
 800b734:	2200      	movs	r2, #0
 800b736:	2100      	movs	r1, #0
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f003 fae2 	bl	800ed02 <USBD_LL_Transmit>

  return USBD_OK;
 800b73e:	2300      	movs	r3, #0
}
 800b740:	4618      	mov	r0, r3
 800b742:	3708      	adds	r7, #8
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}

0800b748 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b082      	sub	sp, #8
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2205      	movs	r2, #5
 800b754:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b758:	2300      	movs	r3, #0
 800b75a:	2200      	movs	r2, #0
 800b75c:	2100      	movs	r1, #0
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f003 faf0 	bl	800ed44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b764:	2300      	movs	r3, #0
}
 800b766:	4618      	mov	r0, r3
 800b768:	3708      	adds	r7, #8
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
	...

0800b770 <__NVIC_SetPriority>:
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	6039      	str	r1, [r7, #0]
 800b77a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b77c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b780:	2b00      	cmp	r3, #0
 800b782:	db0a      	blt.n	800b79a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	b2da      	uxtb	r2, r3
 800b788:	490c      	ldr	r1, [pc, #48]	@ (800b7bc <__NVIC_SetPriority+0x4c>)
 800b78a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b78e:	0112      	lsls	r2, r2, #4
 800b790:	b2d2      	uxtb	r2, r2
 800b792:	440b      	add	r3, r1
 800b794:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b798:	e00a      	b.n	800b7b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	b2da      	uxtb	r2, r3
 800b79e:	4908      	ldr	r1, [pc, #32]	@ (800b7c0 <__NVIC_SetPriority+0x50>)
 800b7a0:	79fb      	ldrb	r3, [r7, #7]
 800b7a2:	f003 030f 	and.w	r3, r3, #15
 800b7a6:	3b04      	subs	r3, #4
 800b7a8:	0112      	lsls	r2, r2, #4
 800b7aa:	b2d2      	uxtb	r2, r2
 800b7ac:	440b      	add	r3, r1
 800b7ae:	761a      	strb	r2, [r3, #24]
}
 800b7b0:	bf00      	nop
 800b7b2:	370c      	adds	r7, #12
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr
 800b7bc:	e000e100 	.word	0xe000e100
 800b7c0:	e000ed00 	.word	0xe000ed00

0800b7c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b7c8:	4b05      	ldr	r3, [pc, #20]	@ (800b7e0 <SysTick_Handler+0x1c>)
 800b7ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b7cc:	f001 fd8c 	bl	800d2e8 <xTaskGetSchedulerState>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d001      	beq.n	800b7da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b7d6:	f002 fb87 	bl	800dee8 <xPortSysTickHandler>
  }
}
 800b7da:	bf00      	nop
 800b7dc:	bd80      	pop	{r7, pc}
 800b7de:	bf00      	nop
 800b7e0:	e000e010 	.word	0xe000e010

0800b7e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b7e8:	2100      	movs	r1, #0
 800b7ea:	f06f 0004 	mvn.w	r0, #4
 800b7ee:	f7ff ffbf 	bl	800b770 <__NVIC_SetPriority>
#endif
}
 800b7f2:	bf00      	nop
 800b7f4:	bd80      	pop	{r7, pc}
	...

0800b7f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b7f8:	b480      	push	{r7}
 800b7fa:	b083      	sub	sp, #12
 800b7fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7fe:	f3ef 8305 	mrs	r3, IPSR
 800b802:	603b      	str	r3, [r7, #0]
  return(result);
 800b804:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b806:	2b00      	cmp	r3, #0
 800b808:	d003      	beq.n	800b812 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b80a:	f06f 0305 	mvn.w	r3, #5
 800b80e:	607b      	str	r3, [r7, #4]
 800b810:	e00c      	b.n	800b82c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b812:	4b0a      	ldr	r3, [pc, #40]	@ (800b83c <osKernelInitialize+0x44>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d105      	bne.n	800b826 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b81a:	4b08      	ldr	r3, [pc, #32]	@ (800b83c <osKernelInitialize+0x44>)
 800b81c:	2201      	movs	r2, #1
 800b81e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b820:	2300      	movs	r3, #0
 800b822:	607b      	str	r3, [r7, #4]
 800b824:	e002      	b.n	800b82c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b826:	f04f 33ff 	mov.w	r3, #4294967295
 800b82a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b82c:	687b      	ldr	r3, [r7, #4]
}
 800b82e:	4618      	mov	r0, r3
 800b830:	370c      	adds	r7, #12
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr
 800b83a:	bf00      	nop
 800b83c:	200003e0 	.word	0x200003e0

0800b840 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b846:	f3ef 8305 	mrs	r3, IPSR
 800b84a:	603b      	str	r3, [r7, #0]
  return(result);
 800b84c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d003      	beq.n	800b85a <osKernelStart+0x1a>
    stat = osErrorISR;
 800b852:	f06f 0305 	mvn.w	r3, #5
 800b856:	607b      	str	r3, [r7, #4]
 800b858:	e010      	b.n	800b87c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b85a:	4b0b      	ldr	r3, [pc, #44]	@ (800b888 <osKernelStart+0x48>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d109      	bne.n	800b876 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b862:	f7ff ffbf 	bl	800b7e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b866:	4b08      	ldr	r3, [pc, #32]	@ (800b888 <osKernelStart+0x48>)
 800b868:	2202      	movs	r2, #2
 800b86a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b86c:	f001 f894 	bl	800c998 <vTaskStartScheduler>
      stat = osOK;
 800b870:	2300      	movs	r3, #0
 800b872:	607b      	str	r3, [r7, #4]
 800b874:	e002      	b.n	800b87c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b876:	f04f 33ff 	mov.w	r3, #4294967295
 800b87a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b87c:	687b      	ldr	r3, [r7, #4]
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3708      	adds	r7, #8
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	200003e0 	.word	0x200003e0

0800b88c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b08e      	sub	sp, #56	@ 0x38
 800b890:	af04      	add	r7, sp, #16
 800b892:	60f8      	str	r0, [r7, #12]
 800b894:	60b9      	str	r1, [r7, #8]
 800b896:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b898:	2300      	movs	r3, #0
 800b89a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b89c:	f3ef 8305 	mrs	r3, IPSR
 800b8a0:	617b      	str	r3, [r7, #20]
  return(result);
 800b8a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d17e      	bne.n	800b9a6 <osThreadNew+0x11a>
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d07b      	beq.n	800b9a6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b8ae:	2380      	movs	r3, #128	@ 0x80
 800b8b0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b8b2:	2318      	movs	r3, #24
 800b8b4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b8ba:	f04f 33ff 	mov.w	r3, #4294967295
 800b8be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d045      	beq.n	800b952 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d002      	beq.n	800b8d4 <osThreadNew+0x48>
        name = attr->name;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	699b      	ldr	r3, [r3, #24]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d002      	beq.n	800b8e2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	699b      	ldr	r3, [r3, #24]
 800b8e0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d008      	beq.n	800b8fa <osThreadNew+0x6e>
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	2b38      	cmp	r3, #56	@ 0x38
 800b8ec:	d805      	bhi.n	800b8fa <osThreadNew+0x6e>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	f003 0301 	and.w	r3, r3, #1
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d001      	beq.n	800b8fe <osThreadNew+0x72>
        return (NULL);
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	e054      	b.n	800b9a8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	695b      	ldr	r3, [r3, #20]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d003      	beq.n	800b90e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	695b      	ldr	r3, [r3, #20]
 800b90a:	089b      	lsrs	r3, r3, #2
 800b90c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	689b      	ldr	r3, [r3, #8]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d00e      	beq.n	800b934 <osThreadNew+0xa8>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	68db      	ldr	r3, [r3, #12]
 800b91a:	2bab      	cmp	r3, #171	@ 0xab
 800b91c:	d90a      	bls.n	800b934 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b922:	2b00      	cmp	r3, #0
 800b924:	d006      	beq.n	800b934 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	695b      	ldr	r3, [r3, #20]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d002      	beq.n	800b934 <osThreadNew+0xa8>
        mem = 1;
 800b92e:	2301      	movs	r3, #1
 800b930:	61bb      	str	r3, [r7, #24]
 800b932:	e010      	b.n	800b956 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d10c      	bne.n	800b956 <osThreadNew+0xca>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	68db      	ldr	r3, [r3, #12]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d108      	bne.n	800b956 <osThreadNew+0xca>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	691b      	ldr	r3, [r3, #16]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d104      	bne.n	800b956 <osThreadNew+0xca>
          mem = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	61bb      	str	r3, [r7, #24]
 800b950:	e001      	b.n	800b956 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b952:	2300      	movs	r3, #0
 800b954:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b956:	69bb      	ldr	r3, [r7, #24]
 800b958:	2b01      	cmp	r3, #1
 800b95a:	d110      	bne.n	800b97e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b964:	9202      	str	r2, [sp, #8]
 800b966:	9301      	str	r3, [sp, #4]
 800b968:	69fb      	ldr	r3, [r7, #28]
 800b96a:	9300      	str	r3, [sp, #0]
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	6a3a      	ldr	r2, [r7, #32]
 800b970:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b972:	68f8      	ldr	r0, [r7, #12]
 800b974:	f000 fe1a 	bl	800c5ac <xTaskCreateStatic>
 800b978:	4603      	mov	r3, r0
 800b97a:	613b      	str	r3, [r7, #16]
 800b97c:	e013      	b.n	800b9a6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b97e:	69bb      	ldr	r3, [r7, #24]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d110      	bne.n	800b9a6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	b29a      	uxth	r2, r3
 800b988:	f107 0310 	add.w	r3, r7, #16
 800b98c:	9301      	str	r3, [sp, #4]
 800b98e:	69fb      	ldr	r3, [r7, #28]
 800b990:	9300      	str	r3, [sp, #0]
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b996:	68f8      	ldr	r0, [r7, #12]
 800b998:	f000 fe68 	bl	800c66c <xTaskCreate>
 800b99c:	4603      	mov	r3, r0
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d001      	beq.n	800b9a6 <osThreadNew+0x11a>
            hTask = NULL;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b9a6:	693b      	ldr	r3, [r7, #16]
}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	3728      	adds	r7, #40	@ 0x28
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}

0800b9b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b084      	sub	sp, #16
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b9b8:	f3ef 8305 	mrs	r3, IPSR
 800b9bc:	60bb      	str	r3, [r7, #8]
  return(result);
 800b9be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d003      	beq.n	800b9cc <osDelay+0x1c>
    stat = osErrorISR;
 800b9c4:	f06f 0305 	mvn.w	r3, #5
 800b9c8:	60fb      	str	r3, [r7, #12]
 800b9ca:	e007      	b.n	800b9dc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d002      	beq.n	800b9dc <osDelay+0x2c>
      vTaskDelay(ticks);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f000 ffa8 	bl	800c92c <vTaskDelay>
    }
  }

  return (stat);
 800b9dc:	68fb      	ldr	r3, [r7, #12]
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3710      	adds	r7, #16
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
	...

0800b9e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b9e8:	b480      	push	{r7}
 800b9ea:	b085      	sub	sp, #20
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	4a07      	ldr	r2, [pc, #28]	@ (800ba14 <vApplicationGetIdleTaskMemory+0x2c>)
 800b9f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	4a06      	ldr	r2, [pc, #24]	@ (800ba18 <vApplicationGetIdleTaskMemory+0x30>)
 800b9fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2280      	movs	r2, #128	@ 0x80
 800ba04:	601a      	str	r2, [r3, #0]
}
 800ba06:	bf00      	nop
 800ba08:	3714      	adds	r7, #20
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba10:	4770      	bx	lr
 800ba12:	bf00      	nop
 800ba14:	200003e4 	.word	0x200003e4
 800ba18:	20000490 	.word	0x20000490

0800ba1c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ba1c:	b480      	push	{r7}
 800ba1e:	b085      	sub	sp, #20
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	4a07      	ldr	r2, [pc, #28]	@ (800ba48 <vApplicationGetTimerTaskMemory+0x2c>)
 800ba2c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	4a06      	ldr	r2, [pc, #24]	@ (800ba4c <vApplicationGetTimerTaskMemory+0x30>)
 800ba32:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ba3a:	601a      	str	r2, [r3, #0]
}
 800ba3c:	bf00      	nop
 800ba3e:	3714      	adds	r7, #20
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr
 800ba48:	20000690 	.word	0x20000690
 800ba4c:	2000073c 	.word	0x2000073c

0800ba50 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ba50:	b480      	push	{r7}
 800ba52:	b083      	sub	sp, #12
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f103 0208 	add.w	r2, r3, #8
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f04f 32ff 	mov.w	r2, #4294967295
 800ba68:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f103 0208 	add.w	r2, r3, #8
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f103 0208 	add.w	r2, r3, #8
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2200      	movs	r2, #0
 800ba82:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ba84:	bf00      	nop
 800ba86:	370c      	adds	r7, #12
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8e:	4770      	bx	lr

0800ba90 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ba90:	b480      	push	{r7}
 800ba92:	b083      	sub	sp, #12
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ba9e:	bf00      	nop
 800baa0:	370c      	adds	r7, #12
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr

0800baaa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800baaa:	b480      	push	{r7}
 800baac:	b085      	sub	sp, #20
 800baae:	af00      	add	r7, sp, #0
 800bab0:	6078      	str	r0, [r7, #4]
 800bab2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	68fa      	ldr	r2, [r7, #12]
 800babe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	689a      	ldr	r2, [r3, #8]
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	689b      	ldr	r3, [r3, #8]
 800bacc:	683a      	ldr	r2, [r7, #0]
 800bace:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	1c5a      	adds	r2, r3, #1
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	601a      	str	r2, [r3, #0]
}
 800bae6:	bf00      	nop
 800bae8:	3714      	adds	r7, #20
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr

0800baf2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800baf2:	b480      	push	{r7}
 800baf4:	b085      	sub	sp, #20
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
 800bafa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb08:	d103      	bne.n	800bb12 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	691b      	ldr	r3, [r3, #16]
 800bb0e:	60fb      	str	r3, [r7, #12]
 800bb10:	e00c      	b.n	800bb2c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	3308      	adds	r3, #8
 800bb16:	60fb      	str	r3, [r7, #12]
 800bb18:	e002      	b.n	800bb20 <vListInsert+0x2e>
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	60fb      	str	r3, [r7, #12]
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d2f6      	bcs.n	800bb1a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	685a      	ldr	r2, [r3, #4]
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	683a      	ldr	r2, [r7, #0]
 800bb3a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	68fa      	ldr	r2, [r7, #12]
 800bb40:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	683a      	ldr	r2, [r7, #0]
 800bb46:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	687a      	ldr	r2, [r7, #4]
 800bb4c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	1c5a      	adds	r2, r3, #1
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	601a      	str	r2, [r3, #0]
}
 800bb58:	bf00      	nop
 800bb5a:	3714      	adds	r7, #20
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb62:	4770      	bx	lr

0800bb64 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb64:	b480      	push	{r7}
 800bb66:	b085      	sub	sp, #20
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	691b      	ldr	r3, [r3, #16]
 800bb70:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	6892      	ldr	r2, [r2, #8]
 800bb7a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	6852      	ldr	r2, [r2, #4]
 800bb84:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	685b      	ldr	r3, [r3, #4]
 800bb8a:	687a      	ldr	r2, [r7, #4]
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d103      	bne.n	800bb98 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	689a      	ldr	r2, [r3, #8]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	1e5a      	subs	r2, r3, #1
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3714      	adds	r7, #20
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d10b      	bne.n	800bbe4 <xQueueGenericReset+0x2c>
	__asm volatile
 800bbcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd0:	f383 8811 	msr	BASEPRI, r3
 800bbd4:	f3bf 8f6f 	isb	sy
 800bbd8:	f3bf 8f4f 	dsb	sy
 800bbdc:	60bb      	str	r3, [r7, #8]
}
 800bbde:	bf00      	nop
 800bbe0:	bf00      	nop
 800bbe2:	e7fd      	b.n	800bbe0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bbe4:	f002 f8f0 	bl	800ddc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf0:	68f9      	ldr	r1, [r7, #12]
 800bbf2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bbf4:	fb01 f303 	mul.w	r3, r1, r3
 800bbf8:	441a      	add	r2, r3
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2200      	movs	r2, #0
 800bc02:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	681a      	ldr	r2, [r3, #0]
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc14:	3b01      	subs	r3, #1
 800bc16:	68f9      	ldr	r1, [r7, #12]
 800bc18:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bc1a:	fb01 f303 	mul.w	r3, r1, r3
 800bc1e:	441a      	add	r2, r3
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	22ff      	movs	r2, #255	@ 0xff
 800bc28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	22ff      	movs	r2, #255	@ 0xff
 800bc30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d114      	bne.n	800bc64 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	691b      	ldr	r3, [r3, #16]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d01a      	beq.n	800bc78 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	3310      	adds	r3, #16
 800bc46:	4618      	mov	r0, r3
 800bc48:	f001 f988 	bl	800cf5c <xTaskRemoveFromEventList>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d012      	beq.n	800bc78 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bc52:	4b0d      	ldr	r3, [pc, #52]	@ (800bc88 <xQueueGenericReset+0xd0>)
 800bc54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	f3bf 8f4f 	dsb	sy
 800bc5e:	f3bf 8f6f 	isb	sy
 800bc62:	e009      	b.n	800bc78 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	3310      	adds	r3, #16
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f7ff fef1 	bl	800ba50 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	3324      	adds	r3, #36	@ 0x24
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7ff feec 	bl	800ba50 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bc78:	f002 f8d8 	bl	800de2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bc7c:	2301      	movs	r3, #1
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	3710      	adds	r7, #16
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}
 800bc86:	bf00      	nop
 800bc88:	e000ed04 	.word	0xe000ed04

0800bc8c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b08e      	sub	sp, #56	@ 0x38
 800bc90:	af02      	add	r7, sp, #8
 800bc92:	60f8      	str	r0, [r7, #12]
 800bc94:	60b9      	str	r1, [r7, #8]
 800bc96:	607a      	str	r2, [r7, #4]
 800bc98:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d10b      	bne.n	800bcb8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800bca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bca4:	f383 8811 	msr	BASEPRI, r3
 800bca8:	f3bf 8f6f 	isb	sy
 800bcac:	f3bf 8f4f 	dsb	sy
 800bcb0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bcb2:	bf00      	nop
 800bcb4:	bf00      	nop
 800bcb6:	e7fd      	b.n	800bcb4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d10b      	bne.n	800bcd6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bcd0:	bf00      	nop
 800bcd2:	bf00      	nop
 800bcd4:	e7fd      	b.n	800bcd2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d002      	beq.n	800bce2 <xQueueGenericCreateStatic+0x56>
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d001      	beq.n	800bce6 <xQueueGenericCreateStatic+0x5a>
 800bce2:	2301      	movs	r3, #1
 800bce4:	e000      	b.n	800bce8 <xQueueGenericCreateStatic+0x5c>
 800bce6:	2300      	movs	r3, #0
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d10b      	bne.n	800bd04 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	623b      	str	r3, [r7, #32]
}
 800bcfe:	bf00      	nop
 800bd00:	bf00      	nop
 800bd02:	e7fd      	b.n	800bd00 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d102      	bne.n	800bd10 <xQueueGenericCreateStatic+0x84>
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d101      	bne.n	800bd14 <xQueueGenericCreateStatic+0x88>
 800bd10:	2301      	movs	r3, #1
 800bd12:	e000      	b.n	800bd16 <xQueueGenericCreateStatic+0x8a>
 800bd14:	2300      	movs	r3, #0
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d10b      	bne.n	800bd32 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd1e:	f383 8811 	msr	BASEPRI, r3
 800bd22:	f3bf 8f6f 	isb	sy
 800bd26:	f3bf 8f4f 	dsb	sy
 800bd2a:	61fb      	str	r3, [r7, #28]
}
 800bd2c:	bf00      	nop
 800bd2e:	bf00      	nop
 800bd30:	e7fd      	b.n	800bd2e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bd32:	2350      	movs	r3, #80	@ 0x50
 800bd34:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	2b50      	cmp	r3, #80	@ 0x50
 800bd3a:	d00b      	beq.n	800bd54 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bd3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd40:	f383 8811 	msr	BASEPRI, r3
 800bd44:	f3bf 8f6f 	isb	sy
 800bd48:	f3bf 8f4f 	dsb	sy
 800bd4c:	61bb      	str	r3, [r7, #24]
}
 800bd4e:	bf00      	nop
 800bd50:	bf00      	nop
 800bd52:	e7fd      	b.n	800bd50 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bd54:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bd5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d00d      	beq.n	800bd7c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bd60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd62:	2201      	movs	r2, #1
 800bd64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd68:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd6e:	9300      	str	r3, [sp, #0]
 800bd70:	4613      	mov	r3, r2
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	68b9      	ldr	r1, [r7, #8]
 800bd76:	68f8      	ldr	r0, [r7, #12]
 800bd78:	f000 f805 	bl	800bd86 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bd7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3730      	adds	r7, #48	@ 0x30
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b084      	sub	sp, #16
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	60f8      	str	r0, [r7, #12]
 800bd8e:	60b9      	str	r1, [r7, #8]
 800bd90:	607a      	str	r2, [r7, #4]
 800bd92:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d103      	bne.n	800bda2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	69ba      	ldr	r2, [r7, #24]
 800bd9e:	601a      	str	r2, [r3, #0]
 800bda0:	e002      	b.n	800bda8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bda2:	69bb      	ldr	r3, [r7, #24]
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bda8:	69bb      	ldr	r3, [r7, #24]
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bdae:	69bb      	ldr	r3, [r7, #24]
 800bdb0:	68ba      	ldr	r2, [r7, #8]
 800bdb2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bdb4:	2101      	movs	r1, #1
 800bdb6:	69b8      	ldr	r0, [r7, #24]
 800bdb8:	f7ff fefe 	bl	800bbb8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	78fa      	ldrb	r2, [r7, #3]
 800bdc0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bdc4:	bf00      	nop
 800bdc6:	3710      	adds	r7, #16
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b08e      	sub	sp, #56	@ 0x38
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	60b9      	str	r1, [r7, #8]
 800bdd6:	607a      	str	r2, [r7, #4]
 800bdd8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bdda:	2300      	movs	r3, #0
 800bddc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d10b      	bne.n	800be00 <xQueueGenericSend+0x34>
	__asm volatile
 800bde8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdec:	f383 8811 	msr	BASEPRI, r3
 800bdf0:	f3bf 8f6f 	isb	sy
 800bdf4:	f3bf 8f4f 	dsb	sy
 800bdf8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bdfa:	bf00      	nop
 800bdfc:	bf00      	nop
 800bdfe:	e7fd      	b.n	800bdfc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d103      	bne.n	800be0e <xQueueGenericSend+0x42>
 800be06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d101      	bne.n	800be12 <xQueueGenericSend+0x46>
 800be0e:	2301      	movs	r3, #1
 800be10:	e000      	b.n	800be14 <xQueueGenericSend+0x48>
 800be12:	2300      	movs	r3, #0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10b      	bne.n	800be30 <xQueueGenericSend+0x64>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be1c:	f383 8811 	msr	BASEPRI, r3
 800be20:	f3bf 8f6f 	isb	sy
 800be24:	f3bf 8f4f 	dsb	sy
 800be28:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800be2a:	bf00      	nop
 800be2c:	bf00      	nop
 800be2e:	e7fd      	b.n	800be2c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	2b02      	cmp	r3, #2
 800be34:	d103      	bne.n	800be3e <xQueueGenericSend+0x72>
 800be36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d101      	bne.n	800be42 <xQueueGenericSend+0x76>
 800be3e:	2301      	movs	r3, #1
 800be40:	e000      	b.n	800be44 <xQueueGenericSend+0x78>
 800be42:	2300      	movs	r3, #0
 800be44:	2b00      	cmp	r3, #0
 800be46:	d10b      	bne.n	800be60 <xQueueGenericSend+0x94>
	__asm volatile
 800be48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be4c:	f383 8811 	msr	BASEPRI, r3
 800be50:	f3bf 8f6f 	isb	sy
 800be54:	f3bf 8f4f 	dsb	sy
 800be58:	623b      	str	r3, [r7, #32]
}
 800be5a:	bf00      	nop
 800be5c:	bf00      	nop
 800be5e:	e7fd      	b.n	800be5c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800be60:	f001 fa42 	bl	800d2e8 <xTaskGetSchedulerState>
 800be64:	4603      	mov	r3, r0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d102      	bne.n	800be70 <xQueueGenericSend+0xa4>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d101      	bne.n	800be74 <xQueueGenericSend+0xa8>
 800be70:	2301      	movs	r3, #1
 800be72:	e000      	b.n	800be76 <xQueueGenericSend+0xaa>
 800be74:	2300      	movs	r3, #0
 800be76:	2b00      	cmp	r3, #0
 800be78:	d10b      	bne.n	800be92 <xQueueGenericSend+0xc6>
	__asm volatile
 800be7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be7e:	f383 8811 	msr	BASEPRI, r3
 800be82:	f3bf 8f6f 	isb	sy
 800be86:	f3bf 8f4f 	dsb	sy
 800be8a:	61fb      	str	r3, [r7, #28]
}
 800be8c:	bf00      	nop
 800be8e:	bf00      	nop
 800be90:	e7fd      	b.n	800be8e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be92:	f001 ff99 	bl	800ddc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d302      	bcc.n	800bea8 <xQueueGenericSend+0xdc>
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	2b02      	cmp	r3, #2
 800bea6:	d129      	bne.n	800befc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bea8:	683a      	ldr	r2, [r7, #0]
 800beaa:	68b9      	ldr	r1, [r7, #8]
 800beac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800beae:	f000 fa0f 	bl	800c2d0 <prvCopyDataToQueue>
 800beb2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800beb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d010      	beq.n	800bede <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bebe:	3324      	adds	r3, #36	@ 0x24
 800bec0:	4618      	mov	r0, r3
 800bec2:	f001 f84b 	bl	800cf5c <xTaskRemoveFromEventList>
 800bec6:	4603      	mov	r3, r0
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d013      	beq.n	800bef4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800becc:	4b3f      	ldr	r3, [pc, #252]	@ (800bfcc <xQueueGenericSend+0x200>)
 800bece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bed2:	601a      	str	r2, [r3, #0]
 800bed4:	f3bf 8f4f 	dsb	sy
 800bed8:	f3bf 8f6f 	isb	sy
 800bedc:	e00a      	b.n	800bef4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d007      	beq.n	800bef4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bee4:	4b39      	ldr	r3, [pc, #228]	@ (800bfcc <xQueueGenericSend+0x200>)
 800bee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beea:	601a      	str	r2, [r3, #0]
 800beec:	f3bf 8f4f 	dsb	sy
 800bef0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bef4:	f001 ff9a 	bl	800de2c <vPortExitCritical>
				return pdPASS;
 800bef8:	2301      	movs	r3, #1
 800befa:	e063      	b.n	800bfc4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d103      	bne.n	800bf0a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bf02:	f001 ff93 	bl	800de2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bf06:	2300      	movs	r3, #0
 800bf08:	e05c      	b.n	800bfc4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d106      	bne.n	800bf1e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf10:	f107 0314 	add.w	r3, r7, #20
 800bf14:	4618      	mov	r0, r3
 800bf16:	f001 f885 	bl	800d024 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf1e:	f001 ff85 	bl	800de2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf22:	f000 fdab 	bl	800ca7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf26:	f001 ff4f 	bl	800ddc8 <vPortEnterCritical>
 800bf2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bf30:	b25b      	sxtb	r3, r3
 800bf32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf36:	d103      	bne.n	800bf40 <xQueueGenericSend+0x174>
 800bf38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bf46:	b25b      	sxtb	r3, r3
 800bf48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf4c:	d103      	bne.n	800bf56 <xQueueGenericSend+0x18a>
 800bf4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf50:	2200      	movs	r2, #0
 800bf52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf56:	f001 ff69 	bl	800de2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf5a:	1d3a      	adds	r2, r7, #4
 800bf5c:	f107 0314 	add.w	r3, r7, #20
 800bf60:	4611      	mov	r1, r2
 800bf62:	4618      	mov	r0, r3
 800bf64:	f001 f874 	bl	800d050 <xTaskCheckForTimeOut>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d124      	bne.n	800bfb8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bf6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bf70:	f000 faa6 	bl	800c4c0 <prvIsQueueFull>
 800bf74:	4603      	mov	r3, r0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d018      	beq.n	800bfac <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bf7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf7c:	3310      	adds	r3, #16
 800bf7e:	687a      	ldr	r2, [r7, #4]
 800bf80:	4611      	mov	r1, r2
 800bf82:	4618      	mov	r0, r3
 800bf84:	f000 ff98 	bl	800ceb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bf88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bf8a:	f000 fa31 	bl	800c3f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bf8e:	f000 fd83 	bl	800ca98 <xTaskResumeAll>
 800bf92:	4603      	mov	r3, r0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f47f af7c 	bne.w	800be92 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bf9a:	4b0c      	ldr	r3, [pc, #48]	@ (800bfcc <xQueueGenericSend+0x200>)
 800bf9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfa0:	601a      	str	r2, [r3, #0]
 800bfa2:	f3bf 8f4f 	dsb	sy
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	e772      	b.n	800be92 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bfac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfae:	f000 fa1f 	bl	800c3f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bfb2:	f000 fd71 	bl	800ca98 <xTaskResumeAll>
 800bfb6:	e76c      	b.n	800be92 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bfb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfba:	f000 fa19 	bl	800c3f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bfbe:	f000 fd6b 	bl	800ca98 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bfc2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3738      	adds	r7, #56	@ 0x38
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}
 800bfcc:	e000ed04 	.word	0xe000ed04

0800bfd0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b090      	sub	sp, #64	@ 0x40
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	607a      	str	r2, [r7, #4]
 800bfdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800bfe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d10b      	bne.n	800c000 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800bfe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfec:	f383 8811 	msr	BASEPRI, r3
 800bff0:	f3bf 8f6f 	isb	sy
 800bff4:	f3bf 8f4f 	dsb	sy
 800bff8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bffa:	bf00      	nop
 800bffc:	bf00      	nop
 800bffe:	e7fd      	b.n	800bffc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d103      	bne.n	800c00e <xQueueGenericSendFromISR+0x3e>
 800c006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d101      	bne.n	800c012 <xQueueGenericSendFromISR+0x42>
 800c00e:	2301      	movs	r3, #1
 800c010:	e000      	b.n	800c014 <xQueueGenericSendFromISR+0x44>
 800c012:	2300      	movs	r3, #0
 800c014:	2b00      	cmp	r3, #0
 800c016:	d10b      	bne.n	800c030 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c01c:	f383 8811 	msr	BASEPRI, r3
 800c020:	f3bf 8f6f 	isb	sy
 800c024:	f3bf 8f4f 	dsb	sy
 800c028:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c02a:	bf00      	nop
 800c02c:	bf00      	nop
 800c02e:	e7fd      	b.n	800c02c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	2b02      	cmp	r3, #2
 800c034:	d103      	bne.n	800c03e <xQueueGenericSendFromISR+0x6e>
 800c036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c03a:	2b01      	cmp	r3, #1
 800c03c:	d101      	bne.n	800c042 <xQueueGenericSendFromISR+0x72>
 800c03e:	2301      	movs	r3, #1
 800c040:	e000      	b.n	800c044 <xQueueGenericSendFromISR+0x74>
 800c042:	2300      	movs	r3, #0
 800c044:	2b00      	cmp	r3, #0
 800c046:	d10b      	bne.n	800c060 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c04c:	f383 8811 	msr	BASEPRI, r3
 800c050:	f3bf 8f6f 	isb	sy
 800c054:	f3bf 8f4f 	dsb	sy
 800c058:	623b      	str	r3, [r7, #32]
}
 800c05a:	bf00      	nop
 800c05c:	bf00      	nop
 800c05e:	e7fd      	b.n	800c05c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c060:	f001 ff92 	bl	800df88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c064:	f3ef 8211 	mrs	r2, BASEPRI
 800c068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c06c:	f383 8811 	msr	BASEPRI, r3
 800c070:	f3bf 8f6f 	isb	sy
 800c074:	f3bf 8f4f 	dsb	sy
 800c078:	61fa      	str	r2, [r7, #28]
 800c07a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c07c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c07e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c088:	429a      	cmp	r2, r3
 800c08a:	d302      	bcc.n	800c092 <xQueueGenericSendFromISR+0xc2>
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	2b02      	cmp	r3, #2
 800c090:	d12f      	bne.n	800c0f2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c094:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c098:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c09c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c09e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c0a2:	683a      	ldr	r2, [r7, #0]
 800c0a4:	68b9      	ldr	r1, [r7, #8]
 800c0a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c0a8:	f000 f912 	bl	800c2d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c0ac:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c0b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0b4:	d112      	bne.n	800c0dc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d016      	beq.n	800c0ec <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0c0:	3324      	adds	r3, #36	@ 0x24
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f000 ff4a 	bl	800cf5c <xTaskRemoveFromEventList>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00e      	beq.n	800c0ec <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d00b      	beq.n	800c0ec <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	601a      	str	r2, [r3, #0]
 800c0da:	e007      	b.n	800c0ec <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c0dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	b2db      	uxtb	r3, r3
 800c0e4:	b25a      	sxtb	r2, r3
 800c0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c0f0:	e001      	b.n	800c0f6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0f8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c100:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c104:	4618      	mov	r0, r3
 800c106:	3740      	adds	r7, #64	@ 0x40
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}

0800c10c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b08c      	sub	sp, #48	@ 0x30
 800c110:	af00      	add	r7, sp, #0
 800c112:	60f8      	str	r0, [r7, #12]
 800c114:	60b9      	str	r1, [r7, #8]
 800c116:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c118:	2300      	movs	r3, #0
 800c11a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c122:	2b00      	cmp	r3, #0
 800c124:	d10b      	bne.n	800c13e <xQueueReceive+0x32>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	f3bf 8f6f 	isb	sy
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	623b      	str	r3, [r7, #32]
}
 800c138:	bf00      	nop
 800c13a:	bf00      	nop
 800c13c:	e7fd      	b.n	800c13a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d103      	bne.n	800c14c <xQueueReceive+0x40>
 800c144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d101      	bne.n	800c150 <xQueueReceive+0x44>
 800c14c:	2301      	movs	r3, #1
 800c14e:	e000      	b.n	800c152 <xQueueReceive+0x46>
 800c150:	2300      	movs	r3, #0
 800c152:	2b00      	cmp	r3, #0
 800c154:	d10b      	bne.n	800c16e <xQueueReceive+0x62>
	__asm volatile
 800c156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c15a:	f383 8811 	msr	BASEPRI, r3
 800c15e:	f3bf 8f6f 	isb	sy
 800c162:	f3bf 8f4f 	dsb	sy
 800c166:	61fb      	str	r3, [r7, #28]
}
 800c168:	bf00      	nop
 800c16a:	bf00      	nop
 800c16c:	e7fd      	b.n	800c16a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c16e:	f001 f8bb 	bl	800d2e8 <xTaskGetSchedulerState>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d102      	bne.n	800c17e <xQueueReceive+0x72>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d101      	bne.n	800c182 <xQueueReceive+0x76>
 800c17e:	2301      	movs	r3, #1
 800c180:	e000      	b.n	800c184 <xQueueReceive+0x78>
 800c182:	2300      	movs	r3, #0
 800c184:	2b00      	cmp	r3, #0
 800c186:	d10b      	bne.n	800c1a0 <xQueueReceive+0x94>
	__asm volatile
 800c188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c18c:	f383 8811 	msr	BASEPRI, r3
 800c190:	f3bf 8f6f 	isb	sy
 800c194:	f3bf 8f4f 	dsb	sy
 800c198:	61bb      	str	r3, [r7, #24]
}
 800c19a:	bf00      	nop
 800c19c:	bf00      	nop
 800c19e:	e7fd      	b.n	800c19c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c1a0:	f001 fe12 	bl	800ddc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d01f      	beq.n	800c1f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1b0:	68b9      	ldr	r1, [r7, #8]
 800c1b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c1b4:	f000 f8f6 	bl	800c3a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ba:	1e5a      	subs	r2, r3, #1
 800c1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c2:	691b      	ldr	r3, [r3, #16]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00f      	beq.n	800c1e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ca:	3310      	adds	r3, #16
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f000 fec5 	bl	800cf5c <xTaskRemoveFromEventList>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d007      	beq.n	800c1e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c1d8:	4b3c      	ldr	r3, [pc, #240]	@ (800c2cc <xQueueReceive+0x1c0>)
 800c1da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1de:	601a      	str	r2, [r3, #0]
 800c1e0:	f3bf 8f4f 	dsb	sy
 800c1e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c1e8:	f001 fe20 	bl	800de2c <vPortExitCritical>
				return pdPASS;
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	e069      	b.n	800c2c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d103      	bne.n	800c1fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c1f6:	f001 fe19 	bl	800de2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	e062      	b.n	800c2c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c200:	2b00      	cmp	r3, #0
 800c202:	d106      	bne.n	800c212 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c204:	f107 0310 	add.w	r3, r7, #16
 800c208:	4618      	mov	r0, r3
 800c20a:	f000 ff0b 	bl	800d024 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c20e:	2301      	movs	r3, #1
 800c210:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c212:	f001 fe0b 	bl	800de2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c216:	f000 fc31 	bl	800ca7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c21a:	f001 fdd5 	bl	800ddc8 <vPortEnterCritical>
 800c21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c220:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c224:	b25b      	sxtb	r3, r3
 800c226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22a:	d103      	bne.n	800c234 <xQueueReceive+0x128>
 800c22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c22e:	2200      	movs	r2, #0
 800c230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c236:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c23a:	b25b      	sxtb	r3, r3
 800c23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c240:	d103      	bne.n	800c24a <xQueueReceive+0x13e>
 800c242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c244:	2200      	movs	r2, #0
 800c246:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c24a:	f001 fdef 	bl	800de2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c24e:	1d3a      	adds	r2, r7, #4
 800c250:	f107 0310 	add.w	r3, r7, #16
 800c254:	4611      	mov	r1, r2
 800c256:	4618      	mov	r0, r3
 800c258:	f000 fefa 	bl	800d050 <xTaskCheckForTimeOut>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d123      	bne.n	800c2aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c262:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c264:	f000 f916 	bl	800c494 <prvIsQueueEmpty>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d017      	beq.n	800c29e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c270:	3324      	adds	r3, #36	@ 0x24
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	4611      	mov	r1, r2
 800c276:	4618      	mov	r0, r3
 800c278:	f000 fe1e 	bl	800ceb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c27c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c27e:	f000 f8b7 	bl	800c3f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c282:	f000 fc09 	bl	800ca98 <xTaskResumeAll>
 800c286:	4603      	mov	r3, r0
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d189      	bne.n	800c1a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c28c:	4b0f      	ldr	r3, [pc, #60]	@ (800c2cc <xQueueReceive+0x1c0>)
 800c28e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c292:	601a      	str	r2, [r3, #0]
 800c294:	f3bf 8f4f 	dsb	sy
 800c298:	f3bf 8f6f 	isb	sy
 800c29c:	e780      	b.n	800c1a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c29e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2a0:	f000 f8a6 	bl	800c3f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2a4:	f000 fbf8 	bl	800ca98 <xTaskResumeAll>
 800c2a8:	e77a      	b.n	800c1a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c2aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2ac:	f000 f8a0 	bl	800c3f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c2b0:	f000 fbf2 	bl	800ca98 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c2b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2b6:	f000 f8ed 	bl	800c494 <prvIsQueueEmpty>
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	f43f af6f 	beq.w	800c1a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c2c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3730      	adds	r7, #48	@ 0x30
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}
 800c2cc:	e000ed04 	.word	0xe000ed04

0800c2d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b086      	sub	sp, #24
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	60f8      	str	r0, [r7, #12]
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d10d      	bne.n	800c30a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d14d      	bne.n	800c392 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f001 f812 	bl	800d324 <xTaskPriorityDisinherit>
 800c300:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	2200      	movs	r2, #0
 800c306:	609a      	str	r2, [r3, #8]
 800c308:	e043      	b.n	800c392 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d119      	bne.n	800c344 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	6858      	ldr	r0, [r3, #4]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c318:	461a      	mov	r2, r3
 800c31a:	68b9      	ldr	r1, [r7, #8]
 800c31c:	f003 f933 	bl	800f586 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	685a      	ldr	r2, [r3, #4]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c328:	441a      	add	r2, r3
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	685a      	ldr	r2, [r3, #4]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	689b      	ldr	r3, [r3, #8]
 800c336:	429a      	cmp	r2, r3
 800c338:	d32b      	bcc.n	800c392 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	605a      	str	r2, [r3, #4]
 800c342:	e026      	b.n	800c392 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	68d8      	ldr	r0, [r3, #12]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c34c:	461a      	mov	r2, r3
 800c34e:	68b9      	ldr	r1, [r7, #8]
 800c350:	f003 f919 	bl	800f586 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	68da      	ldr	r2, [r3, #12]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c35c:	425b      	negs	r3, r3
 800c35e:	441a      	add	r2, r3
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	68da      	ldr	r2, [r3, #12]
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d207      	bcs.n	800c380 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	689a      	ldr	r2, [r3, #8]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c378:	425b      	negs	r3, r3
 800c37a:	441a      	add	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2b02      	cmp	r3, #2
 800c384:	d105      	bne.n	800c392 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d002      	beq.n	800c392 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	3b01      	subs	r3, #1
 800c390:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	1c5a      	adds	r2, r3, #1
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c39a:	697b      	ldr	r3, [r7, #20]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3718      	adds	r7, #24
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}

0800c3a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b082      	sub	sp, #8
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d018      	beq.n	800c3e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	68da      	ldr	r2, [r3, #12]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3be:	441a      	add	r2, r3
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	68da      	ldr	r2, [r3, #12]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	689b      	ldr	r3, [r3, #8]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d303      	bcc.n	800c3d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681a      	ldr	r2, [r3, #0]
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	68d9      	ldr	r1, [r3, #12]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	6838      	ldr	r0, [r7, #0]
 800c3e4:	f003 f8cf 	bl	800f586 <memcpy>
	}
}
 800c3e8:	bf00      	nop
 800c3ea:	3708      	adds	r7, #8
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}

0800c3f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b084      	sub	sp, #16
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c3f8:	f001 fce6 	bl	800ddc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c402:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c404:	e011      	b.n	800c42a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d012      	beq.n	800c434 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	3324      	adds	r3, #36	@ 0x24
 800c412:	4618      	mov	r0, r3
 800c414:	f000 fda2 	bl	800cf5c <xTaskRemoveFromEventList>
 800c418:	4603      	mov	r3, r0
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c41e:	f000 fe7b 	bl	800d118 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c422:	7bfb      	ldrb	r3, [r7, #15]
 800c424:	3b01      	subs	r3, #1
 800c426:	b2db      	uxtb	r3, r3
 800c428:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c42a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	dce9      	bgt.n	800c406 <prvUnlockQueue+0x16>
 800c432:	e000      	b.n	800c436 <prvUnlockQueue+0x46>
					break;
 800c434:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	22ff      	movs	r2, #255	@ 0xff
 800c43a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c43e:	f001 fcf5 	bl	800de2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c442:	f001 fcc1 	bl	800ddc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c44c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c44e:	e011      	b.n	800c474 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	691b      	ldr	r3, [r3, #16]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d012      	beq.n	800c47e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	3310      	adds	r3, #16
 800c45c:	4618      	mov	r0, r3
 800c45e:	f000 fd7d 	bl	800cf5c <xTaskRemoveFromEventList>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c468:	f000 fe56 	bl	800d118 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c46c:	7bbb      	ldrb	r3, [r7, #14]
 800c46e:	3b01      	subs	r3, #1
 800c470:	b2db      	uxtb	r3, r3
 800c472:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	dce9      	bgt.n	800c450 <prvUnlockQueue+0x60>
 800c47c:	e000      	b.n	800c480 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c47e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	22ff      	movs	r2, #255	@ 0xff
 800c484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c488:	f001 fcd0 	bl	800de2c <vPortExitCritical>
}
 800c48c:	bf00      	nop
 800c48e:	3710      	adds	r7, #16
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b084      	sub	sp, #16
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c49c:	f001 fc94 	bl	800ddc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d102      	bne.n	800c4ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	60fb      	str	r3, [r7, #12]
 800c4ac:	e001      	b.n	800c4b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4b2:	f001 fcbb 	bl	800de2c <vPortExitCritical>

	return xReturn;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3710      	adds	r7, #16
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b084      	sub	sp, #16
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4c8:	f001 fc7e 	bl	800ddc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d102      	bne.n	800c4de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	60fb      	str	r3, [r7, #12]
 800c4dc:	e001      	b.n	800c4e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4e2:	f001 fca3 	bl	800de2c <vPortExitCritical>

	return xReturn;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	3710      	adds	r7, #16
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}

0800c4f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b085      	sub	sp, #20
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
 800c4fe:	e014      	b.n	800c52a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c500:	4a0f      	ldr	r2, [pc, #60]	@ (800c540 <vQueueAddToRegistry+0x50>)
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d10b      	bne.n	800c524 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c50c:	490c      	ldr	r1, [pc, #48]	@ (800c540 <vQueueAddToRegistry+0x50>)
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	683a      	ldr	r2, [r7, #0]
 800c512:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c516:	4a0a      	ldr	r2, [pc, #40]	@ (800c540 <vQueueAddToRegistry+0x50>)
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	00db      	lsls	r3, r3, #3
 800c51c:	4413      	add	r3, r2
 800c51e:	687a      	ldr	r2, [r7, #4]
 800c520:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c522:	e006      	b.n	800c532 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	3301      	adds	r3, #1
 800c528:	60fb      	str	r3, [r7, #12]
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	2b07      	cmp	r3, #7
 800c52e:	d9e7      	bls.n	800c500 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c530:	bf00      	nop
 800c532:	bf00      	nop
 800c534:	3714      	adds	r7, #20
 800c536:	46bd      	mov	sp, r7
 800c538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53c:	4770      	bx	lr
 800c53e:	bf00      	nop
 800c540:	20000b3c 	.word	0x20000b3c

0800c544 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c544:	b580      	push	{r7, lr}
 800c546:	b086      	sub	sp, #24
 800c548:	af00      	add	r7, sp, #0
 800c54a:	60f8      	str	r0, [r7, #12]
 800c54c:	60b9      	str	r1, [r7, #8]
 800c54e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c554:	f001 fc38 	bl	800ddc8 <vPortEnterCritical>
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c55e:	b25b      	sxtb	r3, r3
 800c560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c564:	d103      	bne.n	800c56e <vQueueWaitForMessageRestricted+0x2a>
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	2200      	movs	r2, #0
 800c56a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c56e:	697b      	ldr	r3, [r7, #20]
 800c570:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c574:	b25b      	sxtb	r3, r3
 800c576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57a:	d103      	bne.n	800c584 <vQueueWaitForMessageRestricted+0x40>
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	2200      	movs	r2, #0
 800c580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c584:	f001 fc52 	bl	800de2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d106      	bne.n	800c59e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c590:	697b      	ldr	r3, [r7, #20]
 800c592:	3324      	adds	r3, #36	@ 0x24
 800c594:	687a      	ldr	r2, [r7, #4]
 800c596:	68b9      	ldr	r1, [r7, #8]
 800c598:	4618      	mov	r0, r3
 800c59a:	f000 fcb3 	bl	800cf04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c59e:	6978      	ldr	r0, [r7, #20]
 800c5a0:	f7ff ff26 	bl	800c3f0 <prvUnlockQueue>
	}
 800c5a4:	bf00      	nop
 800c5a6:	3718      	adds	r7, #24
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}

0800c5ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b08e      	sub	sp, #56	@ 0x38
 800c5b0:	af04      	add	r7, sp, #16
 800c5b2:	60f8      	str	r0, [r7, #12]
 800c5b4:	60b9      	str	r1, [r7, #8]
 800c5b6:	607a      	str	r2, [r7, #4]
 800c5b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c5ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d10b      	bne.n	800c5d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c5c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c4:	f383 8811 	msr	BASEPRI, r3
 800c5c8:	f3bf 8f6f 	isb	sy
 800c5cc:	f3bf 8f4f 	dsb	sy
 800c5d0:	623b      	str	r3, [r7, #32]
}
 800c5d2:	bf00      	nop
 800c5d4:	bf00      	nop
 800c5d6:	e7fd      	b.n	800c5d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d10b      	bne.n	800c5f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5e2:	f383 8811 	msr	BASEPRI, r3
 800c5e6:	f3bf 8f6f 	isb	sy
 800c5ea:	f3bf 8f4f 	dsb	sy
 800c5ee:	61fb      	str	r3, [r7, #28]
}
 800c5f0:	bf00      	nop
 800c5f2:	bf00      	nop
 800c5f4:	e7fd      	b.n	800c5f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c5f6:	23ac      	movs	r3, #172	@ 0xac
 800c5f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	2bac      	cmp	r3, #172	@ 0xac
 800c5fe:	d00b      	beq.n	800c618 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c604:	f383 8811 	msr	BASEPRI, r3
 800c608:	f3bf 8f6f 	isb	sy
 800c60c:	f3bf 8f4f 	dsb	sy
 800c610:	61bb      	str	r3, [r7, #24]
}
 800c612:	bf00      	nop
 800c614:	bf00      	nop
 800c616:	e7fd      	b.n	800c614 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c618:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d01e      	beq.n	800c65e <xTaskCreateStatic+0xb2>
 800c620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c622:	2b00      	cmp	r3, #0
 800c624:	d01b      	beq.n	800c65e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c628:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c62c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c62e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c632:	2202      	movs	r2, #2
 800c634:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c638:	2300      	movs	r3, #0
 800c63a:	9303      	str	r3, [sp, #12]
 800c63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63e:	9302      	str	r3, [sp, #8]
 800c640:	f107 0314 	add.w	r3, r7, #20
 800c644:	9301      	str	r3, [sp, #4]
 800c646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c648:	9300      	str	r3, [sp, #0]
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	687a      	ldr	r2, [r7, #4]
 800c64e:	68b9      	ldr	r1, [r7, #8]
 800c650:	68f8      	ldr	r0, [r7, #12]
 800c652:	f000 f851 	bl	800c6f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c656:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c658:	f000 f8f8 	bl	800c84c <prvAddNewTaskToReadyList>
 800c65c:	e001      	b.n	800c662 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c65e:	2300      	movs	r3, #0
 800c660:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c662:	697b      	ldr	r3, [r7, #20]
	}
 800c664:	4618      	mov	r0, r3
 800c666:	3728      	adds	r7, #40	@ 0x28
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}

0800c66c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b08c      	sub	sp, #48	@ 0x30
 800c670:	af04      	add	r7, sp, #16
 800c672:	60f8      	str	r0, [r7, #12]
 800c674:	60b9      	str	r1, [r7, #8]
 800c676:	603b      	str	r3, [r7, #0]
 800c678:	4613      	mov	r3, r2
 800c67a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c67c:	88fb      	ldrh	r3, [r7, #6]
 800c67e:	009b      	lsls	r3, r3, #2
 800c680:	4618      	mov	r0, r3
 800c682:	f001 fcc3 	bl	800e00c <pvPortMalloc>
 800c686:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c688:	697b      	ldr	r3, [r7, #20]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d00e      	beq.n	800c6ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c68e:	20ac      	movs	r0, #172	@ 0xac
 800c690:	f001 fcbc 	bl	800e00c <pvPortMalloc>
 800c694:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c696:	69fb      	ldr	r3, [r7, #28]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d003      	beq.n	800c6a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c69c:	69fb      	ldr	r3, [r7, #28]
 800c69e:	697a      	ldr	r2, [r7, #20]
 800c6a0:	631a      	str	r2, [r3, #48]	@ 0x30
 800c6a2:	e005      	b.n	800c6b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6a4:	6978      	ldr	r0, [r7, #20]
 800c6a6:	f001 fd85 	bl	800e1b4 <vPortFree>
 800c6aa:	e001      	b.n	800c6b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6b0:	69fb      	ldr	r3, [r7, #28]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d017      	beq.n	800c6e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c6be:	88fa      	ldrh	r2, [r7, #6]
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	9303      	str	r3, [sp, #12]
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	9302      	str	r3, [sp, #8]
 800c6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6ca:	9301      	str	r3, [sp, #4]
 800c6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ce:	9300      	str	r3, [sp, #0]
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	68b9      	ldr	r1, [r7, #8]
 800c6d4:	68f8      	ldr	r0, [r7, #12]
 800c6d6:	f000 f80f 	bl	800c6f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6da:	69f8      	ldr	r0, [r7, #28]
 800c6dc:	f000 f8b6 	bl	800c84c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	61bb      	str	r3, [r7, #24]
 800c6e4:	e002      	b.n	800c6ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c6e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c6ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c6ec:	69bb      	ldr	r3, [r7, #24]
	}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	3720      	adds	r7, #32
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	bd80      	pop	{r7, pc}
	...

0800c6f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b088      	sub	sp, #32
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	60f8      	str	r0, [r7, #12]
 800c700:	60b9      	str	r1, [r7, #8]
 800c702:	607a      	str	r2, [r7, #4]
 800c704:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c708:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	009b      	lsls	r3, r3, #2
 800c70e:	461a      	mov	r2, r3
 800c710:	21a5      	movs	r1, #165	@ 0xa5
 800c712:	f002 fe57 	bl	800f3c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c718:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c720:	3b01      	subs	r3, #1
 800c722:	009b      	lsls	r3, r3, #2
 800c724:	4413      	add	r3, r2
 800c726:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c728:	69bb      	ldr	r3, [r7, #24]
 800c72a:	f023 0307 	bic.w	r3, r3, #7
 800c72e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c730:	69bb      	ldr	r3, [r7, #24]
 800c732:	f003 0307 	and.w	r3, r3, #7
 800c736:	2b00      	cmp	r3, #0
 800c738:	d00b      	beq.n	800c752 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c73a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c73e:	f383 8811 	msr	BASEPRI, r3
 800c742:	f3bf 8f6f 	isb	sy
 800c746:	f3bf 8f4f 	dsb	sy
 800c74a:	617b      	str	r3, [r7, #20]
}
 800c74c:	bf00      	nop
 800c74e:	bf00      	nop
 800c750:	e7fd      	b.n	800c74e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d01f      	beq.n	800c798 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c758:	2300      	movs	r3, #0
 800c75a:	61fb      	str	r3, [r7, #28]
 800c75c:	e012      	b.n	800c784 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c75e:	68ba      	ldr	r2, [r7, #8]
 800c760:	69fb      	ldr	r3, [r7, #28]
 800c762:	4413      	add	r3, r2
 800c764:	7819      	ldrb	r1, [r3, #0]
 800c766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c768:	69fb      	ldr	r3, [r7, #28]
 800c76a:	4413      	add	r3, r2
 800c76c:	3334      	adds	r3, #52	@ 0x34
 800c76e:	460a      	mov	r2, r1
 800c770:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c772:	68ba      	ldr	r2, [r7, #8]
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	4413      	add	r3, r2
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d006      	beq.n	800c78c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c77e:	69fb      	ldr	r3, [r7, #28]
 800c780:	3301      	adds	r3, #1
 800c782:	61fb      	str	r3, [r7, #28]
 800c784:	69fb      	ldr	r3, [r7, #28]
 800c786:	2b0f      	cmp	r3, #15
 800c788:	d9e9      	bls.n	800c75e <prvInitialiseNewTask+0x66>
 800c78a:	e000      	b.n	800c78e <prvInitialiseNewTask+0x96>
			{
				break;
 800c78c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c790:	2200      	movs	r2, #0
 800c792:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c796:	e003      	b.n	800c7a0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c79a:	2200      	movs	r2, #0
 800c79c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7a2:	2b37      	cmp	r3, #55	@ 0x37
 800c7a4:	d901      	bls.n	800c7aa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7a6:	2337      	movs	r3, #55	@ 0x37
 800c7a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7be:	3304      	adds	r3, #4
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7ff f965 	bl	800ba90 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c8:	3318      	adds	r3, #24
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7ff f960 	bl	800ba90 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800c7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c7ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7fe:	3358      	adds	r3, #88	@ 0x58
 800c800:	224c      	movs	r2, #76	@ 0x4c
 800c802:	2100      	movs	r1, #0
 800c804:	4618      	mov	r0, r3
 800c806:	f002 fddd 	bl	800f3c4 <memset>
 800c80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c80c:	4a0c      	ldr	r2, [pc, #48]	@ (800c840 <prvInitialiseNewTask+0x148>)
 800c80e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c812:	4a0c      	ldr	r2, [pc, #48]	@ (800c844 <prvInitialiseNewTask+0x14c>)
 800c814:	661a      	str	r2, [r3, #96]	@ 0x60
 800c816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c818:	4a0b      	ldr	r2, [pc, #44]	@ (800c848 <prvInitialiseNewTask+0x150>)
 800c81a:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c81c:	683a      	ldr	r2, [r7, #0]
 800c81e:	68f9      	ldr	r1, [r7, #12]
 800c820:	69b8      	ldr	r0, [r7, #24]
 800c822:	f001 f99d 	bl	800db60 <pxPortInitialiseStack>
 800c826:	4602      	mov	r2, r0
 800c828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c82a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c82c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d002      	beq.n	800c838 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c836:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c838:	bf00      	nop
 800c83a:	3720      	adds	r7, #32
 800c83c:	46bd      	mov	sp, r7
 800c83e:	bd80      	pop	{r7, pc}
 800c840:	200069c0 	.word	0x200069c0
 800c844:	20006a28 	.word	0x20006a28
 800c848:	20006a90 	.word	0x20006a90

0800c84c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b082      	sub	sp, #8
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c854:	f001 fab8 	bl	800ddc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c858:	4b2d      	ldr	r3, [pc, #180]	@ (800c910 <prvAddNewTaskToReadyList+0xc4>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	3301      	adds	r3, #1
 800c85e:	4a2c      	ldr	r2, [pc, #176]	@ (800c910 <prvAddNewTaskToReadyList+0xc4>)
 800c860:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c862:	4b2c      	ldr	r3, [pc, #176]	@ (800c914 <prvAddNewTaskToReadyList+0xc8>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d109      	bne.n	800c87e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c86a:	4a2a      	ldr	r2, [pc, #168]	@ (800c914 <prvAddNewTaskToReadyList+0xc8>)
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c870:	4b27      	ldr	r3, [pc, #156]	@ (800c910 <prvAddNewTaskToReadyList+0xc4>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	2b01      	cmp	r3, #1
 800c876:	d110      	bne.n	800c89a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c878:	f000 fc72 	bl	800d160 <prvInitialiseTaskLists>
 800c87c:	e00d      	b.n	800c89a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c87e:	4b26      	ldr	r3, [pc, #152]	@ (800c918 <prvAddNewTaskToReadyList+0xcc>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d109      	bne.n	800c89a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c886:	4b23      	ldr	r3, [pc, #140]	@ (800c914 <prvAddNewTaskToReadyList+0xc8>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c890:	429a      	cmp	r2, r3
 800c892:	d802      	bhi.n	800c89a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c894:	4a1f      	ldr	r2, [pc, #124]	@ (800c914 <prvAddNewTaskToReadyList+0xc8>)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c89a:	4b20      	ldr	r3, [pc, #128]	@ (800c91c <prvAddNewTaskToReadyList+0xd0>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	4a1e      	ldr	r2, [pc, #120]	@ (800c91c <prvAddNewTaskToReadyList+0xd0>)
 800c8a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c8a4:	4b1d      	ldr	r3, [pc, #116]	@ (800c91c <prvAddNewTaskToReadyList+0xd0>)
 800c8a6:	681a      	ldr	r2, [r3, #0]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8b0:	4b1b      	ldr	r3, [pc, #108]	@ (800c920 <prvAddNewTaskToReadyList+0xd4>)
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d903      	bls.n	800c8c0 <prvAddNewTaskToReadyList+0x74>
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8bc:	4a18      	ldr	r2, [pc, #96]	@ (800c920 <prvAddNewTaskToReadyList+0xd4>)
 800c8be:	6013      	str	r3, [r2, #0]
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	4413      	add	r3, r2
 800c8ca:	009b      	lsls	r3, r3, #2
 800c8cc:	4a15      	ldr	r2, [pc, #84]	@ (800c924 <prvAddNewTaskToReadyList+0xd8>)
 800c8ce:	441a      	add	r2, r3
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	3304      	adds	r3, #4
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	f7ff f8e7 	bl	800baaa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c8dc:	f001 faa6 	bl	800de2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c8e0:	4b0d      	ldr	r3, [pc, #52]	@ (800c918 <prvAddNewTaskToReadyList+0xcc>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d00e      	beq.n	800c906 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c914 <prvAddNewTaskToReadyList+0xc8>)
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d207      	bcs.n	800c906 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c8f6:	4b0c      	ldr	r3, [pc, #48]	@ (800c928 <prvAddNewTaskToReadyList+0xdc>)
 800c8f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8fc:	601a      	str	r2, [r3, #0]
 800c8fe:	f3bf 8f4f 	dsb	sy
 800c902:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c906:	bf00      	nop
 800c908:	3708      	adds	r7, #8
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
 800c90e:	bf00      	nop
 800c910:	20001050 	.word	0x20001050
 800c914:	20000b7c 	.word	0x20000b7c
 800c918:	2000105c 	.word	0x2000105c
 800c91c:	2000106c 	.word	0x2000106c
 800c920:	20001058 	.word	0x20001058
 800c924:	20000b80 	.word	0x20000b80
 800c928:	e000ed04 	.word	0xe000ed04

0800c92c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b084      	sub	sp, #16
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c934:	2300      	movs	r3, #0
 800c936:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d018      	beq.n	800c970 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c93e:	4b14      	ldr	r3, [pc, #80]	@ (800c990 <vTaskDelay+0x64>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d00b      	beq.n	800c95e <vTaskDelay+0x32>
	__asm volatile
 800c946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c94a:	f383 8811 	msr	BASEPRI, r3
 800c94e:	f3bf 8f6f 	isb	sy
 800c952:	f3bf 8f4f 	dsb	sy
 800c956:	60bb      	str	r3, [r7, #8]
}
 800c958:	bf00      	nop
 800c95a:	bf00      	nop
 800c95c:	e7fd      	b.n	800c95a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c95e:	f000 f88d 	bl	800ca7c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c962:	2100      	movs	r1, #0
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 fd4d 	bl	800d404 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c96a:	f000 f895 	bl	800ca98 <xTaskResumeAll>
 800c96e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d107      	bne.n	800c986 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c976:	4b07      	ldr	r3, [pc, #28]	@ (800c994 <vTaskDelay+0x68>)
 800c978:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c97c:	601a      	str	r2, [r3, #0]
 800c97e:	f3bf 8f4f 	dsb	sy
 800c982:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c986:	bf00      	nop
 800c988:	3710      	adds	r7, #16
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bd80      	pop	{r7, pc}
 800c98e:	bf00      	nop
 800c990:	20001078 	.word	0x20001078
 800c994:	e000ed04 	.word	0xe000ed04

0800c998 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b08a      	sub	sp, #40	@ 0x28
 800c99c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c9a6:	463a      	mov	r2, r7
 800c9a8:	1d39      	adds	r1, r7, #4
 800c9aa:	f107 0308 	add.w	r3, r7, #8
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f7ff f81a 	bl	800b9e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c9b4:	6839      	ldr	r1, [r7, #0]
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	68ba      	ldr	r2, [r7, #8]
 800c9ba:	9202      	str	r2, [sp, #8]
 800c9bc:	9301      	str	r3, [sp, #4]
 800c9be:	2300      	movs	r3, #0
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	460a      	mov	r2, r1
 800c9c6:	4925      	ldr	r1, [pc, #148]	@ (800ca5c <vTaskStartScheduler+0xc4>)
 800c9c8:	4825      	ldr	r0, [pc, #148]	@ (800ca60 <vTaskStartScheduler+0xc8>)
 800c9ca:	f7ff fdef 	bl	800c5ac <xTaskCreateStatic>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	4a24      	ldr	r2, [pc, #144]	@ (800ca64 <vTaskStartScheduler+0xcc>)
 800c9d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c9d4:	4b23      	ldr	r3, [pc, #140]	@ (800ca64 <vTaskStartScheduler+0xcc>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d002      	beq.n	800c9e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c9dc:	2301      	movs	r3, #1
 800c9de:	617b      	str	r3, [r7, #20]
 800c9e0:	e001      	b.n	800c9e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c9e6:	697b      	ldr	r3, [r7, #20]
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d102      	bne.n	800c9f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c9ec:	f000 fd5e 	bl	800d4ac <xTimerCreateTimerTask>
 800c9f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	d11d      	bne.n	800ca34 <vTaskStartScheduler+0x9c>
	__asm volatile
 800c9f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9fc:	f383 8811 	msr	BASEPRI, r3
 800ca00:	f3bf 8f6f 	isb	sy
 800ca04:	f3bf 8f4f 	dsb	sy
 800ca08:	613b      	str	r3, [r7, #16]
}
 800ca0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ca0c:	4b16      	ldr	r3, [pc, #88]	@ (800ca68 <vTaskStartScheduler+0xd0>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	3358      	adds	r3, #88	@ 0x58
 800ca12:	4a16      	ldr	r2, [pc, #88]	@ (800ca6c <vTaskStartScheduler+0xd4>)
 800ca14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ca16:	4b16      	ldr	r3, [pc, #88]	@ (800ca70 <vTaskStartScheduler+0xd8>)
 800ca18:	f04f 32ff 	mov.w	r2, #4294967295
 800ca1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ca1e:	4b15      	ldr	r3, [pc, #84]	@ (800ca74 <vTaskStartScheduler+0xdc>)
 800ca20:	2201      	movs	r2, #1
 800ca22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ca24:	4b14      	ldr	r3, [pc, #80]	@ (800ca78 <vTaskStartScheduler+0xe0>)
 800ca26:	2200      	movs	r2, #0
 800ca28:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ca2a:	f7f4 f987 	bl	8000d3c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ca2e:	f001 f927 	bl	800dc80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ca32:	e00f      	b.n	800ca54 <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca3a:	d10b      	bne.n	800ca54 <vTaskStartScheduler+0xbc>
	__asm volatile
 800ca3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca40:	f383 8811 	msr	BASEPRI, r3
 800ca44:	f3bf 8f6f 	isb	sy
 800ca48:	f3bf 8f4f 	dsb	sy
 800ca4c:	60fb      	str	r3, [r7, #12]
}
 800ca4e:	bf00      	nop
 800ca50:	bf00      	nop
 800ca52:	e7fd      	b.n	800ca50 <vTaskStartScheduler+0xb8>
}
 800ca54:	bf00      	nop
 800ca56:	3718      	adds	r7, #24
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}
 800ca5c:	0801057c 	.word	0x0801057c
 800ca60:	0800d131 	.word	0x0800d131
 800ca64:	20001074 	.word	0x20001074
 800ca68:	20000b7c 	.word	0x20000b7c
 800ca6c:	20000128 	.word	0x20000128
 800ca70:	20001070 	.word	0x20001070
 800ca74:	2000105c 	.word	0x2000105c
 800ca78:	20001054 	.word	0x20001054

0800ca7c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ca80:	4b04      	ldr	r3, [pc, #16]	@ (800ca94 <vTaskSuspendAll+0x18>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	3301      	adds	r3, #1
 800ca86:	4a03      	ldr	r2, [pc, #12]	@ (800ca94 <vTaskSuspendAll+0x18>)
 800ca88:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ca8a:	bf00      	nop
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca92:	4770      	bx	lr
 800ca94:	20001078 	.word	0x20001078

0800ca98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800caa2:	2300      	movs	r3, #0
 800caa4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800caa6:	4b42      	ldr	r3, [pc, #264]	@ (800cbb0 <xTaskResumeAll+0x118>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d10b      	bne.n	800cac6 <xTaskResumeAll+0x2e>
	__asm volatile
 800caae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cab2:	f383 8811 	msr	BASEPRI, r3
 800cab6:	f3bf 8f6f 	isb	sy
 800caba:	f3bf 8f4f 	dsb	sy
 800cabe:	603b      	str	r3, [r7, #0]
}
 800cac0:	bf00      	nop
 800cac2:	bf00      	nop
 800cac4:	e7fd      	b.n	800cac2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cac6:	f001 f97f 	bl	800ddc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800caca:	4b39      	ldr	r3, [pc, #228]	@ (800cbb0 <xTaskResumeAll+0x118>)
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	3b01      	subs	r3, #1
 800cad0:	4a37      	ldr	r2, [pc, #220]	@ (800cbb0 <xTaskResumeAll+0x118>)
 800cad2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cad4:	4b36      	ldr	r3, [pc, #216]	@ (800cbb0 <xTaskResumeAll+0x118>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d162      	bne.n	800cba2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cadc:	4b35      	ldr	r3, [pc, #212]	@ (800cbb4 <xTaskResumeAll+0x11c>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d05e      	beq.n	800cba2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cae4:	e02f      	b.n	800cb46 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cae6:	4b34      	ldr	r3, [pc, #208]	@ (800cbb8 <xTaskResumeAll+0x120>)
 800cae8:	68db      	ldr	r3, [r3, #12]
 800caea:	68db      	ldr	r3, [r3, #12]
 800caec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	3318      	adds	r3, #24
 800caf2:	4618      	mov	r0, r3
 800caf4:	f7ff f836 	bl	800bb64 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	3304      	adds	r3, #4
 800cafc:	4618      	mov	r0, r3
 800cafe:	f7ff f831 	bl	800bb64 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb06:	4b2d      	ldr	r3, [pc, #180]	@ (800cbbc <xTaskResumeAll+0x124>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d903      	bls.n	800cb16 <xTaskResumeAll+0x7e>
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb12:	4a2a      	ldr	r2, [pc, #168]	@ (800cbbc <xTaskResumeAll+0x124>)
 800cb14:	6013      	str	r3, [r2, #0]
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	009b      	lsls	r3, r3, #2
 800cb1e:	4413      	add	r3, r2
 800cb20:	009b      	lsls	r3, r3, #2
 800cb22:	4a27      	ldr	r2, [pc, #156]	@ (800cbc0 <xTaskResumeAll+0x128>)
 800cb24:	441a      	add	r2, r3
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	3304      	adds	r3, #4
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	4610      	mov	r0, r2
 800cb2e:	f7fe ffbc 	bl	800baaa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb36:	4b23      	ldr	r3, [pc, #140]	@ (800cbc4 <xTaskResumeAll+0x12c>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb3c:	429a      	cmp	r2, r3
 800cb3e:	d302      	bcc.n	800cb46 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800cb40:	4b21      	ldr	r3, [pc, #132]	@ (800cbc8 <xTaskResumeAll+0x130>)
 800cb42:	2201      	movs	r2, #1
 800cb44:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb46:	4b1c      	ldr	r3, [pc, #112]	@ (800cbb8 <xTaskResumeAll+0x120>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d1cb      	bne.n	800cae6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d001      	beq.n	800cb58 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cb54:	f000 fba8 	bl	800d2a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cb58:	4b1c      	ldr	r3, [pc, #112]	@ (800cbcc <xTaskResumeAll+0x134>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d010      	beq.n	800cb86 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cb64:	f000 f846 	bl	800cbf4 <xTaskIncrementTick>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d002      	beq.n	800cb74 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cb6e:	4b16      	ldr	r3, [pc, #88]	@ (800cbc8 <xTaskResumeAll+0x130>)
 800cb70:	2201      	movs	r2, #1
 800cb72:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	3b01      	subs	r3, #1
 800cb78:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d1f1      	bne.n	800cb64 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800cb80:	4b12      	ldr	r3, [pc, #72]	@ (800cbcc <xTaskResumeAll+0x134>)
 800cb82:	2200      	movs	r2, #0
 800cb84:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cb86:	4b10      	ldr	r3, [pc, #64]	@ (800cbc8 <xTaskResumeAll+0x130>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d009      	beq.n	800cba2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cb8e:	2301      	movs	r3, #1
 800cb90:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cb92:	4b0f      	ldr	r3, [pc, #60]	@ (800cbd0 <xTaskResumeAll+0x138>)
 800cb94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb98:	601a      	str	r2, [r3, #0]
 800cb9a:	f3bf 8f4f 	dsb	sy
 800cb9e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cba2:	f001 f943 	bl	800de2c <vPortExitCritical>

	return xAlreadyYielded;
 800cba6:	68bb      	ldr	r3, [r7, #8]
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3710      	adds	r7, #16
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bd80      	pop	{r7, pc}
 800cbb0:	20001078 	.word	0x20001078
 800cbb4:	20001050 	.word	0x20001050
 800cbb8:	20001010 	.word	0x20001010
 800cbbc:	20001058 	.word	0x20001058
 800cbc0:	20000b80 	.word	0x20000b80
 800cbc4:	20000b7c 	.word	0x20000b7c
 800cbc8:	20001064 	.word	0x20001064
 800cbcc:	20001060 	.word	0x20001060
 800cbd0:	e000ed04 	.word	0xe000ed04

0800cbd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b083      	sub	sp, #12
 800cbd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cbda:	4b05      	ldr	r3, [pc, #20]	@ (800cbf0 <xTaskGetTickCount+0x1c>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cbe0:	687b      	ldr	r3, [r7, #4]
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	370c      	adds	r7, #12
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbec:	4770      	bx	lr
 800cbee:	bf00      	nop
 800cbf0:	20001054 	.word	0x20001054

0800cbf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b086      	sub	sp, #24
 800cbf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbfe:	4b4f      	ldr	r3, [pc, #316]	@ (800cd3c <xTaskIncrementTick+0x148>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	f040 8090 	bne.w	800cd28 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cc08:	4b4d      	ldr	r3, [pc, #308]	@ (800cd40 <xTaskIncrementTick+0x14c>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	3301      	adds	r3, #1
 800cc0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cc10:	4a4b      	ldr	r2, [pc, #300]	@ (800cd40 <xTaskIncrementTick+0x14c>)
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d121      	bne.n	800cc60 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cc1c:	4b49      	ldr	r3, [pc, #292]	@ (800cd44 <xTaskIncrementTick+0x150>)
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d00b      	beq.n	800cc3e <xTaskIncrementTick+0x4a>
	__asm volatile
 800cc26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc2a:	f383 8811 	msr	BASEPRI, r3
 800cc2e:	f3bf 8f6f 	isb	sy
 800cc32:	f3bf 8f4f 	dsb	sy
 800cc36:	603b      	str	r3, [r7, #0]
}
 800cc38:	bf00      	nop
 800cc3a:	bf00      	nop
 800cc3c:	e7fd      	b.n	800cc3a <xTaskIncrementTick+0x46>
 800cc3e:	4b41      	ldr	r3, [pc, #260]	@ (800cd44 <xTaskIncrementTick+0x150>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	60fb      	str	r3, [r7, #12]
 800cc44:	4b40      	ldr	r3, [pc, #256]	@ (800cd48 <xTaskIncrementTick+0x154>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	4a3e      	ldr	r2, [pc, #248]	@ (800cd44 <xTaskIncrementTick+0x150>)
 800cc4a:	6013      	str	r3, [r2, #0]
 800cc4c:	4a3e      	ldr	r2, [pc, #248]	@ (800cd48 <xTaskIncrementTick+0x154>)
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	6013      	str	r3, [r2, #0]
 800cc52:	4b3e      	ldr	r3, [pc, #248]	@ (800cd4c <xTaskIncrementTick+0x158>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	3301      	adds	r3, #1
 800cc58:	4a3c      	ldr	r2, [pc, #240]	@ (800cd4c <xTaskIncrementTick+0x158>)
 800cc5a:	6013      	str	r3, [r2, #0]
 800cc5c:	f000 fb24 	bl	800d2a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cc60:	4b3b      	ldr	r3, [pc, #236]	@ (800cd50 <xTaskIncrementTick+0x15c>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	693a      	ldr	r2, [r7, #16]
 800cc66:	429a      	cmp	r2, r3
 800cc68:	d349      	bcc.n	800ccfe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc6a:	4b36      	ldr	r3, [pc, #216]	@ (800cd44 <xTaskIncrementTick+0x150>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d104      	bne.n	800cc7e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc74:	4b36      	ldr	r3, [pc, #216]	@ (800cd50 <xTaskIncrementTick+0x15c>)
 800cc76:	f04f 32ff 	mov.w	r2, #4294967295
 800cc7a:	601a      	str	r2, [r3, #0]
					break;
 800cc7c:	e03f      	b.n	800ccfe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc7e:	4b31      	ldr	r3, [pc, #196]	@ (800cd44 <xTaskIncrementTick+0x150>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	68db      	ldr	r3, [r3, #12]
 800cc84:	68db      	ldr	r3, [r3, #12]
 800cc86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cc8e:	693a      	ldr	r2, [r7, #16]
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	429a      	cmp	r2, r3
 800cc94:	d203      	bcs.n	800cc9e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cc96:	4a2e      	ldr	r2, [pc, #184]	@ (800cd50 <xTaskIncrementTick+0x15c>)
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cc9c:	e02f      	b.n	800ccfe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	3304      	adds	r3, #4
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7fe ff5e 	bl	800bb64 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d004      	beq.n	800ccba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	3318      	adds	r3, #24
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	f7fe ff55 	bl	800bb64 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccbe:	4b25      	ldr	r3, [pc, #148]	@ (800cd54 <xTaskIncrementTick+0x160>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	429a      	cmp	r2, r3
 800ccc4:	d903      	bls.n	800ccce <xTaskIncrementTick+0xda>
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccca:	4a22      	ldr	r2, [pc, #136]	@ (800cd54 <xTaskIncrementTick+0x160>)
 800cccc:	6013      	str	r3, [r2, #0]
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccd2:	4613      	mov	r3, r2
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	4413      	add	r3, r2
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	4a1f      	ldr	r2, [pc, #124]	@ (800cd58 <xTaskIncrementTick+0x164>)
 800ccdc:	441a      	add	r2, r3
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	3304      	adds	r3, #4
 800cce2:	4619      	mov	r1, r3
 800cce4:	4610      	mov	r0, r2
 800cce6:	f7fe fee0 	bl	800baaa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccee:	4b1b      	ldr	r3, [pc, #108]	@ (800cd5c <xTaskIncrementTick+0x168>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d3b8      	bcc.n	800cc6a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ccfc:	e7b5      	b.n	800cc6a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ccfe:	4b17      	ldr	r3, [pc, #92]	@ (800cd5c <xTaskIncrementTick+0x168>)
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd04:	4914      	ldr	r1, [pc, #80]	@ (800cd58 <xTaskIncrementTick+0x164>)
 800cd06:	4613      	mov	r3, r2
 800cd08:	009b      	lsls	r3, r3, #2
 800cd0a:	4413      	add	r3, r2
 800cd0c:	009b      	lsls	r3, r3, #2
 800cd0e:	440b      	add	r3, r1
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	2b01      	cmp	r3, #1
 800cd14:	d901      	bls.n	800cd1a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800cd16:	2301      	movs	r3, #1
 800cd18:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cd1a:	4b11      	ldr	r3, [pc, #68]	@ (800cd60 <xTaskIncrementTick+0x16c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d007      	beq.n	800cd32 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800cd22:	2301      	movs	r3, #1
 800cd24:	617b      	str	r3, [r7, #20]
 800cd26:	e004      	b.n	800cd32 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cd28:	4b0e      	ldr	r3, [pc, #56]	@ (800cd64 <xTaskIncrementTick+0x170>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	3301      	adds	r3, #1
 800cd2e:	4a0d      	ldr	r2, [pc, #52]	@ (800cd64 <xTaskIncrementTick+0x170>)
 800cd30:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cd32:	697b      	ldr	r3, [r7, #20]
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3718      	adds	r7, #24
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}
 800cd3c:	20001078 	.word	0x20001078
 800cd40:	20001054 	.word	0x20001054
 800cd44:	20001008 	.word	0x20001008
 800cd48:	2000100c 	.word	0x2000100c
 800cd4c:	20001068 	.word	0x20001068
 800cd50:	20001070 	.word	0x20001070
 800cd54:	20001058 	.word	0x20001058
 800cd58:	20000b80 	.word	0x20000b80
 800cd5c:	20000b7c 	.word	0x20000b7c
 800cd60:	20001064 	.word	0x20001064
 800cd64:	20001060 	.word	0x20001060

0800cd68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b086      	sub	sp, #24
 800cd6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cd6e:	4b4a      	ldr	r3, [pc, #296]	@ (800ce98 <vTaskSwitchContext+0x130>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cd76:	4b49      	ldr	r3, [pc, #292]	@ (800ce9c <vTaskSwitchContext+0x134>)
 800cd78:	2201      	movs	r2, #1
 800cd7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cd7c:	e087      	b.n	800ce8e <vTaskSwitchContext+0x126>
		xYieldPending = pdFALSE;
 800cd7e:	4b47      	ldr	r3, [pc, #284]	@ (800ce9c <vTaskSwitchContext+0x134>)
 800cd80:	2200      	movs	r2, #0
 800cd82:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800cd84:	f7f3 ffe1 	bl	8000d4a <getRunTimeCounterValue>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	4a45      	ldr	r2, [pc, #276]	@ (800cea0 <vTaskSwitchContext+0x138>)
 800cd8c:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800cd8e:	4b44      	ldr	r3, [pc, #272]	@ (800cea0 <vTaskSwitchContext+0x138>)
 800cd90:	681a      	ldr	r2, [r3, #0]
 800cd92:	4b44      	ldr	r3, [pc, #272]	@ (800cea4 <vTaskSwitchContext+0x13c>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d909      	bls.n	800cdae <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800cd9a:	4b43      	ldr	r3, [pc, #268]	@ (800cea8 <vTaskSwitchContext+0x140>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cda0:	4a3f      	ldr	r2, [pc, #252]	@ (800cea0 <vTaskSwitchContext+0x138>)
 800cda2:	6810      	ldr	r0, [r2, #0]
 800cda4:	4a3f      	ldr	r2, [pc, #252]	@ (800cea4 <vTaskSwitchContext+0x13c>)
 800cda6:	6812      	ldr	r2, [r2, #0]
 800cda8:	1a82      	subs	r2, r0, r2
 800cdaa:	440a      	add	r2, r1
 800cdac:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800cdae:	4b3c      	ldr	r3, [pc, #240]	@ (800cea0 <vTaskSwitchContext+0x138>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4a3c      	ldr	r2, [pc, #240]	@ (800cea4 <vTaskSwitchContext+0x13c>)
 800cdb4:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800cdb6:	4b3c      	ldr	r3, [pc, #240]	@ (800cea8 <vTaskSwitchContext+0x140>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdbc:	613b      	str	r3, [r7, #16]
 800cdbe:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800cdc2:	60fb      	str	r3, [r7, #12]
 800cdc4:	693b      	ldr	r3, [r7, #16]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	68fa      	ldr	r2, [r7, #12]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d111      	bne.n	800cdf2 <vTaskSwitchContext+0x8a>
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	3304      	adds	r3, #4
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	68fa      	ldr	r2, [r7, #12]
 800cdd6:	429a      	cmp	r2, r3
 800cdd8:	d10b      	bne.n	800cdf2 <vTaskSwitchContext+0x8a>
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	3308      	adds	r3, #8
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	68fa      	ldr	r2, [r7, #12]
 800cde2:	429a      	cmp	r2, r3
 800cde4:	d105      	bne.n	800cdf2 <vTaskSwitchContext+0x8a>
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	330c      	adds	r3, #12
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	68fa      	ldr	r2, [r7, #12]
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d008      	beq.n	800ce04 <vTaskSwitchContext+0x9c>
 800cdf2:	4b2d      	ldr	r3, [pc, #180]	@ (800cea8 <vTaskSwitchContext+0x140>)
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	4b2c      	ldr	r3, [pc, #176]	@ (800cea8 <vTaskSwitchContext+0x140>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	3334      	adds	r3, #52	@ 0x34
 800cdfc:	4619      	mov	r1, r3
 800cdfe:	4610      	mov	r0, r2
 800ce00:	f7f3 ffab 	bl	8000d5a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce04:	4b29      	ldr	r3, [pc, #164]	@ (800ceac <vTaskSwitchContext+0x144>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	617b      	str	r3, [r7, #20]
 800ce0a:	e011      	b.n	800ce30 <vTaskSwitchContext+0xc8>
 800ce0c:	697b      	ldr	r3, [r7, #20]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d10b      	bne.n	800ce2a <vTaskSwitchContext+0xc2>
	__asm volatile
 800ce12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce16:	f383 8811 	msr	BASEPRI, r3
 800ce1a:	f3bf 8f6f 	isb	sy
 800ce1e:	f3bf 8f4f 	dsb	sy
 800ce22:	607b      	str	r3, [r7, #4]
}
 800ce24:	bf00      	nop
 800ce26:	bf00      	nop
 800ce28:	e7fd      	b.n	800ce26 <vTaskSwitchContext+0xbe>
 800ce2a:	697b      	ldr	r3, [r7, #20]
 800ce2c:	3b01      	subs	r3, #1
 800ce2e:	617b      	str	r3, [r7, #20]
 800ce30:	491f      	ldr	r1, [pc, #124]	@ (800ceb0 <vTaskSwitchContext+0x148>)
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	4613      	mov	r3, r2
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	4413      	add	r3, r2
 800ce3a:	009b      	lsls	r3, r3, #2
 800ce3c:	440b      	add	r3, r1
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d0e3      	beq.n	800ce0c <vTaskSwitchContext+0xa4>
 800ce44:	697a      	ldr	r2, [r7, #20]
 800ce46:	4613      	mov	r3, r2
 800ce48:	009b      	lsls	r3, r3, #2
 800ce4a:	4413      	add	r3, r2
 800ce4c:	009b      	lsls	r3, r3, #2
 800ce4e:	4a18      	ldr	r2, [pc, #96]	@ (800ceb0 <vTaskSwitchContext+0x148>)
 800ce50:	4413      	add	r3, r2
 800ce52:	60bb      	str	r3, [r7, #8]
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	685a      	ldr	r2, [r3, #4]
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	605a      	str	r2, [r3, #4]
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	685a      	ldr	r2, [r3, #4]
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	3308      	adds	r3, #8
 800ce66:	429a      	cmp	r2, r3
 800ce68:	d104      	bne.n	800ce74 <vTaskSwitchContext+0x10c>
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	685a      	ldr	r2, [r3, #4]
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	605a      	str	r2, [r3, #4]
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	68db      	ldr	r3, [r3, #12]
 800ce7a:	4a0b      	ldr	r2, [pc, #44]	@ (800cea8 <vTaskSwitchContext+0x140>)
 800ce7c:	6013      	str	r3, [r2, #0]
 800ce7e:	4a0b      	ldr	r2, [pc, #44]	@ (800ceac <vTaskSwitchContext+0x144>)
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ce84:	4b08      	ldr	r3, [pc, #32]	@ (800cea8 <vTaskSwitchContext+0x140>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	3358      	adds	r3, #88	@ 0x58
 800ce8a:	4a0a      	ldr	r2, [pc, #40]	@ (800ceb4 <vTaskSwitchContext+0x14c>)
 800ce8c:	6013      	str	r3, [r2, #0]
}
 800ce8e:	bf00      	nop
 800ce90:	3718      	adds	r7, #24
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
 800ce96:	bf00      	nop
 800ce98:	20001078 	.word	0x20001078
 800ce9c:	20001064 	.word	0x20001064
 800cea0:	20001080 	.word	0x20001080
 800cea4:	2000107c 	.word	0x2000107c
 800cea8:	20000b7c 	.word	0x20000b7c
 800ceac:	20001058 	.word	0x20001058
 800ceb0:	20000b80 	.word	0x20000b80
 800ceb4:	20000128 	.word	0x20000128

0800ceb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b084      	sub	sp, #16
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
 800cec0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d10b      	bne.n	800cee0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800cec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cecc:	f383 8811 	msr	BASEPRI, r3
 800ced0:	f3bf 8f6f 	isb	sy
 800ced4:	f3bf 8f4f 	dsb	sy
 800ced8:	60fb      	str	r3, [r7, #12]
}
 800ceda:	bf00      	nop
 800cedc:	bf00      	nop
 800cede:	e7fd      	b.n	800cedc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cee0:	4b07      	ldr	r3, [pc, #28]	@ (800cf00 <vTaskPlaceOnEventList+0x48>)
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	3318      	adds	r3, #24
 800cee6:	4619      	mov	r1, r3
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f7fe fe02 	bl	800baf2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ceee:	2101      	movs	r1, #1
 800cef0:	6838      	ldr	r0, [r7, #0]
 800cef2:	f000 fa87 	bl	800d404 <prvAddCurrentTaskToDelayedList>
}
 800cef6:	bf00      	nop
 800cef8:	3710      	adds	r7, #16
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	20000b7c 	.word	0x20000b7c

0800cf04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b086      	sub	sp, #24
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	60f8      	str	r0, [r7, #12]
 800cf0c:	60b9      	str	r1, [r7, #8]
 800cf0e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d10b      	bne.n	800cf2e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800cf16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf1a:	f383 8811 	msr	BASEPRI, r3
 800cf1e:	f3bf 8f6f 	isb	sy
 800cf22:	f3bf 8f4f 	dsb	sy
 800cf26:	617b      	str	r3, [r7, #20]
}
 800cf28:	bf00      	nop
 800cf2a:	bf00      	nop
 800cf2c:	e7fd      	b.n	800cf2a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf2e:	4b0a      	ldr	r3, [pc, #40]	@ (800cf58 <vTaskPlaceOnEventListRestricted+0x54>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	3318      	adds	r3, #24
 800cf34:	4619      	mov	r1, r3
 800cf36:	68f8      	ldr	r0, [r7, #12]
 800cf38:	f7fe fdb7 	bl	800baaa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d002      	beq.n	800cf48 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800cf42:	f04f 33ff 	mov.w	r3, #4294967295
 800cf46:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cf48:	6879      	ldr	r1, [r7, #4]
 800cf4a:	68b8      	ldr	r0, [r7, #8]
 800cf4c:	f000 fa5a 	bl	800d404 <prvAddCurrentTaskToDelayedList>
	}
 800cf50:	bf00      	nop
 800cf52:	3718      	adds	r7, #24
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	20000b7c 	.word	0x20000b7c

0800cf5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b086      	sub	sp, #24
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	68db      	ldr	r3, [r3, #12]
 800cf68:	68db      	ldr	r3, [r3, #12]
 800cf6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d10b      	bne.n	800cf8a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800cf72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf76:	f383 8811 	msr	BASEPRI, r3
 800cf7a:	f3bf 8f6f 	isb	sy
 800cf7e:	f3bf 8f4f 	dsb	sy
 800cf82:	60fb      	str	r3, [r7, #12]
}
 800cf84:	bf00      	nop
 800cf86:	bf00      	nop
 800cf88:	e7fd      	b.n	800cf86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cf8a:	693b      	ldr	r3, [r7, #16]
 800cf8c:	3318      	adds	r3, #24
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f7fe fde8 	bl	800bb64 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf94:	4b1d      	ldr	r3, [pc, #116]	@ (800d00c <xTaskRemoveFromEventList+0xb0>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d11d      	bne.n	800cfd8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cf9c:	693b      	ldr	r3, [r7, #16]
 800cf9e:	3304      	adds	r3, #4
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	f7fe fddf 	bl	800bb64 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cfaa:	4b19      	ldr	r3, [pc, #100]	@ (800d010 <xTaskRemoveFromEventList+0xb4>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	d903      	bls.n	800cfba <xTaskRemoveFromEventList+0x5e>
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfb6:	4a16      	ldr	r2, [pc, #88]	@ (800d010 <xTaskRemoveFromEventList+0xb4>)
 800cfb8:	6013      	str	r3, [r2, #0]
 800cfba:	693b      	ldr	r3, [r7, #16]
 800cfbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cfbe:	4613      	mov	r3, r2
 800cfc0:	009b      	lsls	r3, r3, #2
 800cfc2:	4413      	add	r3, r2
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	4a13      	ldr	r2, [pc, #76]	@ (800d014 <xTaskRemoveFromEventList+0xb8>)
 800cfc8:	441a      	add	r2, r3
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	3304      	adds	r3, #4
 800cfce:	4619      	mov	r1, r3
 800cfd0:	4610      	mov	r0, r2
 800cfd2:	f7fe fd6a 	bl	800baaa <vListInsertEnd>
 800cfd6:	e005      	b.n	800cfe4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	3318      	adds	r3, #24
 800cfdc:	4619      	mov	r1, r3
 800cfde:	480e      	ldr	r0, [pc, #56]	@ (800d018 <xTaskRemoveFromEventList+0xbc>)
 800cfe0:	f7fe fd63 	bl	800baaa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cfe4:	693b      	ldr	r3, [r7, #16]
 800cfe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cfe8:	4b0c      	ldr	r3, [pc, #48]	@ (800d01c <xTaskRemoveFromEventList+0xc0>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d905      	bls.n	800cffe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cff2:	2301      	movs	r3, #1
 800cff4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cff6:	4b0a      	ldr	r3, [pc, #40]	@ (800d020 <xTaskRemoveFromEventList+0xc4>)
 800cff8:	2201      	movs	r2, #1
 800cffa:	601a      	str	r2, [r3, #0]
 800cffc:	e001      	b.n	800d002 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800cffe:	2300      	movs	r3, #0
 800d000:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d002:	697b      	ldr	r3, [r7, #20]
}
 800d004:	4618      	mov	r0, r3
 800d006:	3718      	adds	r7, #24
 800d008:	46bd      	mov	sp, r7
 800d00a:	bd80      	pop	{r7, pc}
 800d00c:	20001078 	.word	0x20001078
 800d010:	20001058 	.word	0x20001058
 800d014:	20000b80 	.word	0x20000b80
 800d018:	20001010 	.word	0x20001010
 800d01c:	20000b7c 	.word	0x20000b7c
 800d020:	20001064 	.word	0x20001064

0800d024 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d024:	b480      	push	{r7}
 800d026:	b083      	sub	sp, #12
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d02c:	4b06      	ldr	r3, [pc, #24]	@ (800d048 <vTaskInternalSetTimeOutState+0x24>)
 800d02e:	681a      	ldr	r2, [r3, #0]
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d034:	4b05      	ldr	r3, [pc, #20]	@ (800d04c <vTaskInternalSetTimeOutState+0x28>)
 800d036:	681a      	ldr	r2, [r3, #0]
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	605a      	str	r2, [r3, #4]
}
 800d03c:	bf00      	nop
 800d03e:	370c      	adds	r7, #12
 800d040:	46bd      	mov	sp, r7
 800d042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d046:	4770      	bx	lr
 800d048:	20001068 	.word	0x20001068
 800d04c:	20001054 	.word	0x20001054

0800d050 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b088      	sub	sp, #32
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d10b      	bne.n	800d078 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d064:	f383 8811 	msr	BASEPRI, r3
 800d068:	f3bf 8f6f 	isb	sy
 800d06c:	f3bf 8f4f 	dsb	sy
 800d070:	613b      	str	r3, [r7, #16]
}
 800d072:	bf00      	nop
 800d074:	bf00      	nop
 800d076:	e7fd      	b.n	800d074 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d10b      	bne.n	800d096 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d082:	f383 8811 	msr	BASEPRI, r3
 800d086:	f3bf 8f6f 	isb	sy
 800d08a:	f3bf 8f4f 	dsb	sy
 800d08e:	60fb      	str	r3, [r7, #12]
}
 800d090:	bf00      	nop
 800d092:	bf00      	nop
 800d094:	e7fd      	b.n	800d092 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d096:	f000 fe97 	bl	800ddc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d09a:	4b1d      	ldr	r3, [pc, #116]	@ (800d110 <xTaskCheckForTimeOut+0xc0>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	685b      	ldr	r3, [r3, #4]
 800d0a4:	69ba      	ldr	r2, [r7, #24]
 800d0a6:	1ad3      	subs	r3, r2, r3
 800d0a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0b2:	d102      	bne.n	800d0ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	61fb      	str	r3, [r7, #28]
 800d0b8:	e023      	b.n	800d102 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681a      	ldr	r2, [r3, #0]
 800d0be:	4b15      	ldr	r3, [pc, #84]	@ (800d114 <xTaskCheckForTimeOut+0xc4>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	d007      	beq.n	800d0d6 <xTaskCheckForTimeOut+0x86>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	685b      	ldr	r3, [r3, #4]
 800d0ca:	69ba      	ldr	r2, [r7, #24]
 800d0cc:	429a      	cmp	r2, r3
 800d0ce:	d302      	bcc.n	800d0d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	61fb      	str	r3, [r7, #28]
 800d0d4:	e015      	b.n	800d102 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	697a      	ldr	r2, [r7, #20]
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	d20b      	bcs.n	800d0f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	681a      	ldr	r2, [r3, #0]
 800d0e4:	697b      	ldr	r3, [r7, #20]
 800d0e6:	1ad2      	subs	r2, r2, r3
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f7ff ff99 	bl	800d024 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	61fb      	str	r3, [r7, #28]
 800d0f6:	e004      	b.n	800d102 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d0fe:	2301      	movs	r3, #1
 800d100:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d102:	f000 fe93 	bl	800de2c <vPortExitCritical>

	return xReturn;
 800d106:	69fb      	ldr	r3, [r7, #28]
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3720      	adds	r7, #32
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	20001054 	.word	0x20001054
 800d114:	20001068 	.word	0x20001068

0800d118 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d118:	b480      	push	{r7}
 800d11a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d11c:	4b03      	ldr	r3, [pc, #12]	@ (800d12c <vTaskMissedYield+0x14>)
 800d11e:	2201      	movs	r2, #1
 800d120:	601a      	str	r2, [r3, #0]
}
 800d122:	bf00      	nop
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr
 800d12c:	20001064 	.word	0x20001064

0800d130 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b082      	sub	sp, #8
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d138:	f000 f852 	bl	800d1e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d13c:	4b06      	ldr	r3, [pc, #24]	@ (800d158 <prvIdleTask+0x28>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	2b01      	cmp	r3, #1
 800d142:	d9f9      	bls.n	800d138 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d144:	4b05      	ldr	r3, [pc, #20]	@ (800d15c <prvIdleTask+0x2c>)
 800d146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d14a:	601a      	str	r2, [r3, #0]
 800d14c:	f3bf 8f4f 	dsb	sy
 800d150:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d154:	e7f0      	b.n	800d138 <prvIdleTask+0x8>
 800d156:	bf00      	nop
 800d158:	20000b80 	.word	0x20000b80
 800d15c:	e000ed04 	.word	0xe000ed04

0800d160 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b082      	sub	sp, #8
 800d164:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d166:	2300      	movs	r3, #0
 800d168:	607b      	str	r3, [r7, #4]
 800d16a:	e00c      	b.n	800d186 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d16c:	687a      	ldr	r2, [r7, #4]
 800d16e:	4613      	mov	r3, r2
 800d170:	009b      	lsls	r3, r3, #2
 800d172:	4413      	add	r3, r2
 800d174:	009b      	lsls	r3, r3, #2
 800d176:	4a12      	ldr	r2, [pc, #72]	@ (800d1c0 <prvInitialiseTaskLists+0x60>)
 800d178:	4413      	add	r3, r2
 800d17a:	4618      	mov	r0, r3
 800d17c:	f7fe fc68 	bl	800ba50 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	3301      	adds	r3, #1
 800d184:	607b      	str	r3, [r7, #4]
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2b37      	cmp	r3, #55	@ 0x37
 800d18a:	d9ef      	bls.n	800d16c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d18c:	480d      	ldr	r0, [pc, #52]	@ (800d1c4 <prvInitialiseTaskLists+0x64>)
 800d18e:	f7fe fc5f 	bl	800ba50 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d192:	480d      	ldr	r0, [pc, #52]	@ (800d1c8 <prvInitialiseTaskLists+0x68>)
 800d194:	f7fe fc5c 	bl	800ba50 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d198:	480c      	ldr	r0, [pc, #48]	@ (800d1cc <prvInitialiseTaskLists+0x6c>)
 800d19a:	f7fe fc59 	bl	800ba50 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d19e:	480c      	ldr	r0, [pc, #48]	@ (800d1d0 <prvInitialiseTaskLists+0x70>)
 800d1a0:	f7fe fc56 	bl	800ba50 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d1a4:	480b      	ldr	r0, [pc, #44]	@ (800d1d4 <prvInitialiseTaskLists+0x74>)
 800d1a6:	f7fe fc53 	bl	800ba50 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d1aa:	4b0b      	ldr	r3, [pc, #44]	@ (800d1d8 <prvInitialiseTaskLists+0x78>)
 800d1ac:	4a05      	ldr	r2, [pc, #20]	@ (800d1c4 <prvInitialiseTaskLists+0x64>)
 800d1ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d1b0:	4b0a      	ldr	r3, [pc, #40]	@ (800d1dc <prvInitialiseTaskLists+0x7c>)
 800d1b2:	4a05      	ldr	r2, [pc, #20]	@ (800d1c8 <prvInitialiseTaskLists+0x68>)
 800d1b4:	601a      	str	r2, [r3, #0]
}
 800d1b6:	bf00      	nop
 800d1b8:	3708      	adds	r7, #8
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	20000b80 	.word	0x20000b80
 800d1c4:	20000fe0 	.word	0x20000fe0
 800d1c8:	20000ff4 	.word	0x20000ff4
 800d1cc:	20001010 	.word	0x20001010
 800d1d0:	20001024 	.word	0x20001024
 800d1d4:	2000103c 	.word	0x2000103c
 800d1d8:	20001008 	.word	0x20001008
 800d1dc:	2000100c 	.word	0x2000100c

0800d1e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b082      	sub	sp, #8
 800d1e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d1e6:	e019      	b.n	800d21c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d1e8:	f000 fdee 	bl	800ddc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1ec:	4b10      	ldr	r3, [pc, #64]	@ (800d230 <prvCheckTasksWaitingTermination+0x50>)
 800d1ee:	68db      	ldr	r3, [r3, #12]
 800d1f0:	68db      	ldr	r3, [r3, #12]
 800d1f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	3304      	adds	r3, #4
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	f7fe fcb3 	bl	800bb64 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d234 <prvCheckTasksWaitingTermination+0x54>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	3b01      	subs	r3, #1
 800d204:	4a0b      	ldr	r2, [pc, #44]	@ (800d234 <prvCheckTasksWaitingTermination+0x54>)
 800d206:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d208:	4b0b      	ldr	r3, [pc, #44]	@ (800d238 <prvCheckTasksWaitingTermination+0x58>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	3b01      	subs	r3, #1
 800d20e:	4a0a      	ldr	r2, [pc, #40]	@ (800d238 <prvCheckTasksWaitingTermination+0x58>)
 800d210:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d212:	f000 fe0b 	bl	800de2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f000 f810 	bl	800d23c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d21c:	4b06      	ldr	r3, [pc, #24]	@ (800d238 <prvCheckTasksWaitingTermination+0x58>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d1e1      	bne.n	800d1e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d224:	bf00      	nop
 800d226:	bf00      	nop
 800d228:	3708      	adds	r7, #8
 800d22a:	46bd      	mov	sp, r7
 800d22c:	bd80      	pop	{r7, pc}
 800d22e:	bf00      	nop
 800d230:	20001024 	.word	0x20001024
 800d234:	20001050 	.word	0x20001050
 800d238:	20001038 	.word	0x20001038

0800d23c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b084      	sub	sp, #16
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	3358      	adds	r3, #88	@ 0x58
 800d248:	4618      	mov	r0, r3
 800d24a:	f002 f8d3 	bl	800f3f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800d254:	2b00      	cmp	r3, #0
 800d256:	d108      	bne.n	800d26a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d25c:	4618      	mov	r0, r3
 800d25e:	f000 ffa9 	bl	800e1b4 <vPortFree>
				vPortFree( pxTCB );
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f000 ffa6 	bl	800e1b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d268:	e019      	b.n	800d29e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800d270:	2b01      	cmp	r3, #1
 800d272:	d103      	bne.n	800d27c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f000 ff9d 	bl	800e1b4 <vPortFree>
	}
 800d27a:	e010      	b.n	800d29e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800d282:	2b02      	cmp	r3, #2
 800d284:	d00b      	beq.n	800d29e <prvDeleteTCB+0x62>
	__asm volatile
 800d286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d28a:	f383 8811 	msr	BASEPRI, r3
 800d28e:	f3bf 8f6f 	isb	sy
 800d292:	f3bf 8f4f 	dsb	sy
 800d296:	60fb      	str	r3, [r7, #12]
}
 800d298:	bf00      	nop
 800d29a:	bf00      	nop
 800d29c:	e7fd      	b.n	800d29a <prvDeleteTCB+0x5e>
	}
 800d29e:	bf00      	nop
 800d2a0:	3710      	adds	r7, #16
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}
	...

0800d2a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b083      	sub	sp, #12
 800d2ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2ae:	4b0c      	ldr	r3, [pc, #48]	@ (800d2e0 <prvResetNextTaskUnblockTime+0x38>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d104      	bne.n	800d2c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d2b8:	4b0a      	ldr	r3, [pc, #40]	@ (800d2e4 <prvResetNextTaskUnblockTime+0x3c>)
 800d2ba:	f04f 32ff 	mov.w	r2, #4294967295
 800d2be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d2c0:	e008      	b.n	800d2d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2c2:	4b07      	ldr	r3, [pc, #28]	@ (800d2e0 <prvResetNextTaskUnblockTime+0x38>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	68db      	ldr	r3, [r3, #12]
 800d2c8:	68db      	ldr	r3, [r3, #12]
 800d2ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	4a04      	ldr	r2, [pc, #16]	@ (800d2e4 <prvResetNextTaskUnblockTime+0x3c>)
 800d2d2:	6013      	str	r3, [r2, #0]
}
 800d2d4:	bf00      	nop
 800d2d6:	370c      	adds	r7, #12
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr
 800d2e0:	20001008 	.word	0x20001008
 800d2e4:	20001070 	.word	0x20001070

0800d2e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d2e8:	b480      	push	{r7}
 800d2ea:	b083      	sub	sp, #12
 800d2ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d2ee:	4b0b      	ldr	r3, [pc, #44]	@ (800d31c <xTaskGetSchedulerState+0x34>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d102      	bne.n	800d2fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	607b      	str	r3, [r7, #4]
 800d2fa:	e008      	b.n	800d30e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d2fc:	4b08      	ldr	r3, [pc, #32]	@ (800d320 <xTaskGetSchedulerState+0x38>)
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d102      	bne.n	800d30a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d304:	2302      	movs	r3, #2
 800d306:	607b      	str	r3, [r7, #4]
 800d308:	e001      	b.n	800d30e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d30a:	2300      	movs	r3, #0
 800d30c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d30e:	687b      	ldr	r3, [r7, #4]
	}
 800d310:	4618      	mov	r0, r3
 800d312:	370c      	adds	r7, #12
 800d314:	46bd      	mov	sp, r7
 800d316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31a:	4770      	bx	lr
 800d31c:	2000105c 	.word	0x2000105c
 800d320:	20001078 	.word	0x20001078

0800d324 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d324:	b580      	push	{r7, lr}
 800d326:	b086      	sub	sp, #24
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d330:	2300      	movs	r3, #0
 800d332:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d058      	beq.n	800d3ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d33a:	4b2f      	ldr	r3, [pc, #188]	@ (800d3f8 <xTaskPriorityDisinherit+0xd4>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	693a      	ldr	r2, [r7, #16]
 800d340:	429a      	cmp	r2, r3
 800d342:	d00b      	beq.n	800d35c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d348:	f383 8811 	msr	BASEPRI, r3
 800d34c:	f3bf 8f6f 	isb	sy
 800d350:	f3bf 8f4f 	dsb	sy
 800d354:	60fb      	str	r3, [r7, #12]
}
 800d356:	bf00      	nop
 800d358:	bf00      	nop
 800d35a:	e7fd      	b.n	800d358 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d360:	2b00      	cmp	r3, #0
 800d362:	d10b      	bne.n	800d37c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d368:	f383 8811 	msr	BASEPRI, r3
 800d36c:	f3bf 8f6f 	isb	sy
 800d370:	f3bf 8f4f 	dsb	sy
 800d374:	60bb      	str	r3, [r7, #8]
}
 800d376:	bf00      	nop
 800d378:	bf00      	nop
 800d37a:	e7fd      	b.n	800d378 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d37c:	693b      	ldr	r3, [r7, #16]
 800d37e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d380:	1e5a      	subs	r2, r3, #1
 800d382:	693b      	ldr	r3, [r7, #16]
 800d384:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d38a:	693b      	ldr	r3, [r7, #16]
 800d38c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d38e:	429a      	cmp	r2, r3
 800d390:	d02c      	beq.n	800d3ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d392:	693b      	ldr	r3, [r7, #16]
 800d394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d396:	2b00      	cmp	r3, #0
 800d398:	d128      	bne.n	800d3ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d39a:	693b      	ldr	r3, [r7, #16]
 800d39c:	3304      	adds	r3, #4
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7fe fbe0 	bl	800bb64 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d3a4:	693b      	ldr	r3, [r7, #16]
 800d3a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d3fc <xTaskPriorityDisinherit+0xd8>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d903      	bls.n	800d3cc <xTaskPriorityDisinherit+0xa8>
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3c8:	4a0c      	ldr	r2, [pc, #48]	@ (800d3fc <xTaskPriorityDisinherit+0xd8>)
 800d3ca:	6013      	str	r3, [r2, #0]
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3d0:	4613      	mov	r3, r2
 800d3d2:	009b      	lsls	r3, r3, #2
 800d3d4:	4413      	add	r3, r2
 800d3d6:	009b      	lsls	r3, r3, #2
 800d3d8:	4a09      	ldr	r2, [pc, #36]	@ (800d400 <xTaskPriorityDisinherit+0xdc>)
 800d3da:	441a      	add	r2, r3
 800d3dc:	693b      	ldr	r3, [r7, #16]
 800d3de:	3304      	adds	r3, #4
 800d3e0:	4619      	mov	r1, r3
 800d3e2:	4610      	mov	r0, r2
 800d3e4:	f7fe fb61 	bl	800baaa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d3ec:	697b      	ldr	r3, [r7, #20]
	}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3718      	adds	r7, #24
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}
 800d3f6:	bf00      	nop
 800d3f8:	20000b7c 	.word	0x20000b7c
 800d3fc:	20001058 	.word	0x20001058
 800d400:	20000b80 	.word	0x20000b80

0800d404 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b084      	sub	sp, #16
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
 800d40c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d40e:	4b21      	ldr	r3, [pc, #132]	@ (800d494 <prvAddCurrentTaskToDelayedList+0x90>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d414:	4b20      	ldr	r3, [pc, #128]	@ (800d498 <prvAddCurrentTaskToDelayedList+0x94>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	3304      	adds	r3, #4
 800d41a:	4618      	mov	r0, r3
 800d41c:	f7fe fba2 	bl	800bb64 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d426:	d10a      	bne.n	800d43e <prvAddCurrentTaskToDelayedList+0x3a>
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d007      	beq.n	800d43e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d42e:	4b1a      	ldr	r3, [pc, #104]	@ (800d498 <prvAddCurrentTaskToDelayedList+0x94>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	3304      	adds	r3, #4
 800d434:	4619      	mov	r1, r3
 800d436:	4819      	ldr	r0, [pc, #100]	@ (800d49c <prvAddCurrentTaskToDelayedList+0x98>)
 800d438:	f7fe fb37 	bl	800baaa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d43c:	e026      	b.n	800d48c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d43e:	68fa      	ldr	r2, [r7, #12]
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	4413      	add	r3, r2
 800d444:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d446:	4b14      	ldr	r3, [pc, #80]	@ (800d498 <prvAddCurrentTaskToDelayedList+0x94>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d44e:	68ba      	ldr	r2, [r7, #8]
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	429a      	cmp	r2, r3
 800d454:	d209      	bcs.n	800d46a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d456:	4b12      	ldr	r3, [pc, #72]	@ (800d4a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	4b0f      	ldr	r3, [pc, #60]	@ (800d498 <prvAddCurrentTaskToDelayedList+0x94>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	3304      	adds	r3, #4
 800d460:	4619      	mov	r1, r3
 800d462:	4610      	mov	r0, r2
 800d464:	f7fe fb45 	bl	800baf2 <vListInsert>
}
 800d468:	e010      	b.n	800d48c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d46a:	4b0e      	ldr	r3, [pc, #56]	@ (800d4a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d46c:	681a      	ldr	r2, [r3, #0]
 800d46e:	4b0a      	ldr	r3, [pc, #40]	@ (800d498 <prvAddCurrentTaskToDelayedList+0x94>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	3304      	adds	r3, #4
 800d474:	4619      	mov	r1, r3
 800d476:	4610      	mov	r0, r2
 800d478:	f7fe fb3b 	bl	800baf2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d47c:	4b0a      	ldr	r3, [pc, #40]	@ (800d4a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	68ba      	ldr	r2, [r7, #8]
 800d482:	429a      	cmp	r2, r3
 800d484:	d202      	bcs.n	800d48c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d486:	4a08      	ldr	r2, [pc, #32]	@ (800d4a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	6013      	str	r3, [r2, #0]
}
 800d48c:	bf00      	nop
 800d48e:	3710      	adds	r7, #16
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}
 800d494:	20001054 	.word	0x20001054
 800d498:	20000b7c 	.word	0x20000b7c
 800d49c:	2000103c 	.word	0x2000103c
 800d4a0:	2000100c 	.word	0x2000100c
 800d4a4:	20001008 	.word	0x20001008
 800d4a8:	20001070 	.word	0x20001070

0800d4ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	b08a      	sub	sp, #40	@ 0x28
 800d4b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d4b6:	f000 fb13 	bl	800dae0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d4ba:	4b1d      	ldr	r3, [pc, #116]	@ (800d530 <xTimerCreateTimerTask+0x84>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d021      	beq.n	800d506 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d4ca:	1d3a      	adds	r2, r7, #4
 800d4cc:	f107 0108 	add.w	r1, r7, #8
 800d4d0:	f107 030c 	add.w	r3, r7, #12
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f7fe faa1 	bl	800ba1c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d4da:	6879      	ldr	r1, [r7, #4]
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	68fa      	ldr	r2, [r7, #12]
 800d4e0:	9202      	str	r2, [sp, #8]
 800d4e2:	9301      	str	r3, [sp, #4]
 800d4e4:	2302      	movs	r3, #2
 800d4e6:	9300      	str	r3, [sp, #0]
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	460a      	mov	r2, r1
 800d4ec:	4911      	ldr	r1, [pc, #68]	@ (800d534 <xTimerCreateTimerTask+0x88>)
 800d4ee:	4812      	ldr	r0, [pc, #72]	@ (800d538 <xTimerCreateTimerTask+0x8c>)
 800d4f0:	f7ff f85c 	bl	800c5ac <xTaskCreateStatic>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	4a11      	ldr	r2, [pc, #68]	@ (800d53c <xTimerCreateTimerTask+0x90>)
 800d4f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d4fa:	4b10      	ldr	r3, [pc, #64]	@ (800d53c <xTimerCreateTimerTask+0x90>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d001      	beq.n	800d506 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d502:	2301      	movs	r3, #1
 800d504:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d506:	697b      	ldr	r3, [r7, #20]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d10b      	bne.n	800d524 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d50c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d510:	f383 8811 	msr	BASEPRI, r3
 800d514:	f3bf 8f6f 	isb	sy
 800d518:	f3bf 8f4f 	dsb	sy
 800d51c:	613b      	str	r3, [r7, #16]
}
 800d51e:	bf00      	nop
 800d520:	bf00      	nop
 800d522:	e7fd      	b.n	800d520 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d524:	697b      	ldr	r3, [r7, #20]
}
 800d526:	4618      	mov	r0, r3
 800d528:	3718      	adds	r7, #24
 800d52a:	46bd      	mov	sp, r7
 800d52c:	bd80      	pop	{r7, pc}
 800d52e:	bf00      	nop
 800d530:	200010b4 	.word	0x200010b4
 800d534:	080105ac 	.word	0x080105ac
 800d538:	0800d679 	.word	0x0800d679
 800d53c:	200010b8 	.word	0x200010b8

0800d540 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b08a      	sub	sp, #40	@ 0x28
 800d544:	af00      	add	r7, sp, #0
 800d546:	60f8      	str	r0, [r7, #12]
 800d548:	60b9      	str	r1, [r7, #8]
 800d54a:	607a      	str	r2, [r7, #4]
 800d54c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d54e:	2300      	movs	r3, #0
 800d550:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d10b      	bne.n	800d570 <xTimerGenericCommand+0x30>
	__asm volatile
 800d558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d55c:	f383 8811 	msr	BASEPRI, r3
 800d560:	f3bf 8f6f 	isb	sy
 800d564:	f3bf 8f4f 	dsb	sy
 800d568:	623b      	str	r3, [r7, #32]
}
 800d56a:	bf00      	nop
 800d56c:	bf00      	nop
 800d56e:	e7fd      	b.n	800d56c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d570:	4b19      	ldr	r3, [pc, #100]	@ (800d5d8 <xTimerGenericCommand+0x98>)
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d02a      	beq.n	800d5ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	2b05      	cmp	r3, #5
 800d588:	dc18      	bgt.n	800d5bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d58a:	f7ff fead 	bl	800d2e8 <xTaskGetSchedulerState>
 800d58e:	4603      	mov	r3, r0
 800d590:	2b02      	cmp	r3, #2
 800d592:	d109      	bne.n	800d5a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d594:	4b10      	ldr	r3, [pc, #64]	@ (800d5d8 <xTimerGenericCommand+0x98>)
 800d596:	6818      	ldr	r0, [r3, #0]
 800d598:	f107 0110 	add.w	r1, r7, #16
 800d59c:	2300      	movs	r3, #0
 800d59e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5a0:	f7fe fc14 	bl	800bdcc <xQueueGenericSend>
 800d5a4:	6278      	str	r0, [r7, #36]	@ 0x24
 800d5a6:	e012      	b.n	800d5ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d5a8:	4b0b      	ldr	r3, [pc, #44]	@ (800d5d8 <xTimerGenericCommand+0x98>)
 800d5aa:	6818      	ldr	r0, [r3, #0]
 800d5ac:	f107 0110 	add.w	r1, r7, #16
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	f7fe fc0a 	bl	800bdcc <xQueueGenericSend>
 800d5b8:	6278      	str	r0, [r7, #36]	@ 0x24
 800d5ba:	e008      	b.n	800d5ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d5bc:	4b06      	ldr	r3, [pc, #24]	@ (800d5d8 <xTimerGenericCommand+0x98>)
 800d5be:	6818      	ldr	r0, [r3, #0]
 800d5c0:	f107 0110 	add.w	r1, r7, #16
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	683a      	ldr	r2, [r7, #0]
 800d5c8:	f7fe fd02 	bl	800bfd0 <xQueueGenericSendFromISR>
 800d5cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3728      	adds	r7, #40	@ 0x28
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}
 800d5d8:	200010b4 	.word	0x200010b4

0800d5dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b088      	sub	sp, #32
 800d5e0:	af02      	add	r7, sp, #8
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5e6:	4b23      	ldr	r3, [pc, #140]	@ (800d674 <prvProcessExpiredTimer+0x98>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	68db      	ldr	r3, [r3, #12]
 800d5ec:	68db      	ldr	r3, [r3, #12]
 800d5ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	3304      	adds	r3, #4
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	f7fe fab5 	bl	800bb64 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d600:	f003 0304 	and.w	r3, r3, #4
 800d604:	2b00      	cmp	r3, #0
 800d606:	d023      	beq.n	800d650 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d608:	697b      	ldr	r3, [r7, #20]
 800d60a:	699a      	ldr	r2, [r3, #24]
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	18d1      	adds	r1, r2, r3
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	683a      	ldr	r2, [r7, #0]
 800d614:	6978      	ldr	r0, [r7, #20]
 800d616:	f000 f8d5 	bl	800d7c4 <prvInsertTimerInActiveList>
 800d61a:	4603      	mov	r3, r0
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d020      	beq.n	800d662 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d620:	2300      	movs	r3, #0
 800d622:	9300      	str	r3, [sp, #0]
 800d624:	2300      	movs	r3, #0
 800d626:	687a      	ldr	r2, [r7, #4]
 800d628:	2100      	movs	r1, #0
 800d62a:	6978      	ldr	r0, [r7, #20]
 800d62c:	f7ff ff88 	bl	800d540 <xTimerGenericCommand>
 800d630:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d114      	bne.n	800d662 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d63c:	f383 8811 	msr	BASEPRI, r3
 800d640:	f3bf 8f6f 	isb	sy
 800d644:	f3bf 8f4f 	dsb	sy
 800d648:	60fb      	str	r3, [r7, #12]
}
 800d64a:	bf00      	nop
 800d64c:	bf00      	nop
 800d64e:	e7fd      	b.n	800d64c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d650:	697b      	ldr	r3, [r7, #20]
 800d652:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d656:	f023 0301 	bic.w	r3, r3, #1
 800d65a:	b2da      	uxtb	r2, r3
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	6a1b      	ldr	r3, [r3, #32]
 800d666:	6978      	ldr	r0, [r7, #20]
 800d668:	4798      	blx	r3
}
 800d66a:	bf00      	nop
 800d66c:	3718      	adds	r7, #24
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}
 800d672:	bf00      	nop
 800d674:	200010ac 	.word	0x200010ac

0800d678 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b084      	sub	sp, #16
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d680:	f107 0308 	add.w	r3, r7, #8
 800d684:	4618      	mov	r0, r3
 800d686:	f000 f859 	bl	800d73c <prvGetNextExpireTime>
 800d68a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	4619      	mov	r1, r3
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	f000 f805 	bl	800d6a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d696:	f000 f8d7 	bl	800d848 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d69a:	bf00      	nop
 800d69c:	e7f0      	b.n	800d680 <prvTimerTask+0x8>
	...

0800d6a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b084      	sub	sp, #16
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
 800d6a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d6aa:	f7ff f9e7 	bl	800ca7c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d6ae:	f107 0308 	add.w	r3, r7, #8
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f000 f866 	bl	800d784 <prvSampleTimeNow>
 800d6b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d130      	bne.n	800d722 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d10a      	bne.n	800d6dc <prvProcessTimerOrBlockTask+0x3c>
 800d6c6:	687a      	ldr	r2, [r7, #4]
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d806      	bhi.n	800d6dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d6ce:	f7ff f9e3 	bl	800ca98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d6d2:	68f9      	ldr	r1, [r7, #12]
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f7ff ff81 	bl	800d5dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d6da:	e024      	b.n	800d726 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d008      	beq.n	800d6f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d6e2:	4b13      	ldr	r3, [pc, #76]	@ (800d730 <prvProcessTimerOrBlockTask+0x90>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d101      	bne.n	800d6f0 <prvProcessTimerOrBlockTask+0x50>
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	e000      	b.n	800d6f2 <prvProcessTimerOrBlockTask+0x52>
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d6f4:	4b0f      	ldr	r3, [pc, #60]	@ (800d734 <prvProcessTimerOrBlockTask+0x94>)
 800d6f6:	6818      	ldr	r0, [r3, #0]
 800d6f8:	687a      	ldr	r2, [r7, #4]
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	1ad3      	subs	r3, r2, r3
 800d6fe:	683a      	ldr	r2, [r7, #0]
 800d700:	4619      	mov	r1, r3
 800d702:	f7fe ff1f 	bl	800c544 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d706:	f7ff f9c7 	bl	800ca98 <xTaskResumeAll>
 800d70a:	4603      	mov	r3, r0
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d10a      	bne.n	800d726 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d710:	4b09      	ldr	r3, [pc, #36]	@ (800d738 <prvProcessTimerOrBlockTask+0x98>)
 800d712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d716:	601a      	str	r2, [r3, #0]
 800d718:	f3bf 8f4f 	dsb	sy
 800d71c:	f3bf 8f6f 	isb	sy
}
 800d720:	e001      	b.n	800d726 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d722:	f7ff f9b9 	bl	800ca98 <xTaskResumeAll>
}
 800d726:	bf00      	nop
 800d728:	3710      	adds	r7, #16
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}
 800d72e:	bf00      	nop
 800d730:	200010b0 	.word	0x200010b0
 800d734:	200010b4 	.word	0x200010b4
 800d738:	e000ed04 	.word	0xe000ed04

0800d73c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d73c:	b480      	push	{r7}
 800d73e:	b085      	sub	sp, #20
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d744:	4b0e      	ldr	r3, [pc, #56]	@ (800d780 <prvGetNextExpireTime+0x44>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d101      	bne.n	800d752 <prvGetNextExpireTime+0x16>
 800d74e:	2201      	movs	r2, #1
 800d750:	e000      	b.n	800d754 <prvGetNextExpireTime+0x18>
 800d752:	2200      	movs	r2, #0
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d105      	bne.n	800d76c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d760:	4b07      	ldr	r3, [pc, #28]	@ (800d780 <prvGetNextExpireTime+0x44>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	68db      	ldr	r3, [r3, #12]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	60fb      	str	r3, [r7, #12]
 800d76a:	e001      	b.n	800d770 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d76c:	2300      	movs	r3, #0
 800d76e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d770:	68fb      	ldr	r3, [r7, #12]
}
 800d772:	4618      	mov	r0, r3
 800d774:	3714      	adds	r7, #20
 800d776:	46bd      	mov	sp, r7
 800d778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77c:	4770      	bx	lr
 800d77e:	bf00      	nop
 800d780:	200010ac 	.word	0x200010ac

0800d784 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b084      	sub	sp, #16
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d78c:	f7ff fa22 	bl	800cbd4 <xTaskGetTickCount>
 800d790:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d792:	4b0b      	ldr	r3, [pc, #44]	@ (800d7c0 <prvSampleTimeNow+0x3c>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	68fa      	ldr	r2, [r7, #12]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d205      	bcs.n	800d7a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d79c:	f000 f93a 	bl	800da14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2201      	movs	r2, #1
 800d7a4:	601a      	str	r2, [r3, #0]
 800d7a6:	e002      	b.n	800d7ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d7ae:	4a04      	ldr	r2, [pc, #16]	@ (800d7c0 <prvSampleTimeNow+0x3c>)
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3710      	adds	r7, #16
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}
 800d7be:	bf00      	nop
 800d7c0:	200010bc 	.word	0x200010bc

0800d7c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b086      	sub	sp, #24
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	60f8      	str	r0, [r7, #12]
 800d7cc:	60b9      	str	r1, [r7, #8]
 800d7ce:	607a      	str	r2, [r7, #4]
 800d7d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	68ba      	ldr	r2, [r7, #8]
 800d7da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	68fa      	ldr	r2, [r7, #12]
 800d7e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d7e2:	68ba      	ldr	r2, [r7, #8]
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d812      	bhi.n	800d810 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7ea:	687a      	ldr	r2, [r7, #4]
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	1ad2      	subs	r2, r2, r3
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	699b      	ldr	r3, [r3, #24]
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	d302      	bcc.n	800d7fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	617b      	str	r3, [r7, #20]
 800d7fc:	e01b      	b.n	800d836 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d7fe:	4b10      	ldr	r3, [pc, #64]	@ (800d840 <prvInsertTimerInActiveList+0x7c>)
 800d800:	681a      	ldr	r2, [r3, #0]
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	3304      	adds	r3, #4
 800d806:	4619      	mov	r1, r3
 800d808:	4610      	mov	r0, r2
 800d80a:	f7fe f972 	bl	800baf2 <vListInsert>
 800d80e:	e012      	b.n	800d836 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	429a      	cmp	r2, r3
 800d816:	d206      	bcs.n	800d826 <prvInsertTimerInActiveList+0x62>
 800d818:	68ba      	ldr	r2, [r7, #8]
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	429a      	cmp	r2, r3
 800d81e:	d302      	bcc.n	800d826 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d820:	2301      	movs	r3, #1
 800d822:	617b      	str	r3, [r7, #20]
 800d824:	e007      	b.n	800d836 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d826:	4b07      	ldr	r3, [pc, #28]	@ (800d844 <prvInsertTimerInActiveList+0x80>)
 800d828:	681a      	ldr	r2, [r3, #0]
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	3304      	adds	r3, #4
 800d82e:	4619      	mov	r1, r3
 800d830:	4610      	mov	r0, r2
 800d832:	f7fe f95e 	bl	800baf2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d836:	697b      	ldr	r3, [r7, #20]
}
 800d838:	4618      	mov	r0, r3
 800d83a:	3718      	adds	r7, #24
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd80      	pop	{r7, pc}
 800d840:	200010b0 	.word	0x200010b0
 800d844:	200010ac 	.word	0x200010ac

0800d848 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b08e      	sub	sp, #56	@ 0x38
 800d84c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d84e:	e0ce      	b.n	800d9ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2b00      	cmp	r3, #0
 800d854:	da19      	bge.n	800d88a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d856:	1d3b      	adds	r3, r7, #4
 800d858:	3304      	adds	r3, #4
 800d85a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d10b      	bne.n	800d87a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d866:	f383 8811 	msr	BASEPRI, r3
 800d86a:	f3bf 8f6f 	isb	sy
 800d86e:	f3bf 8f4f 	dsb	sy
 800d872:	61fb      	str	r3, [r7, #28]
}
 800d874:	bf00      	nop
 800d876:	bf00      	nop
 800d878:	e7fd      	b.n	800d876 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d880:	6850      	ldr	r0, [r2, #4]
 800d882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d884:	6892      	ldr	r2, [r2, #8]
 800d886:	4611      	mov	r1, r2
 800d888:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	f2c0 80ae 	blt.w	800d9ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d898:	695b      	ldr	r3, [r3, #20]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d004      	beq.n	800d8a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8a0:	3304      	adds	r3, #4
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7fe f95e 	bl	800bb64 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d8a8:	463b      	mov	r3, r7
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f7ff ff6a 	bl	800d784 <prvSampleTimeNow>
 800d8b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	2b09      	cmp	r3, #9
 800d8b6:	f200 8097 	bhi.w	800d9e8 <prvProcessReceivedCommands+0x1a0>
 800d8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d8c0 <prvProcessReceivedCommands+0x78>)
 800d8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8c0:	0800d8e9 	.word	0x0800d8e9
 800d8c4:	0800d8e9 	.word	0x0800d8e9
 800d8c8:	0800d8e9 	.word	0x0800d8e9
 800d8cc:	0800d95f 	.word	0x0800d95f
 800d8d0:	0800d973 	.word	0x0800d973
 800d8d4:	0800d9bf 	.word	0x0800d9bf
 800d8d8:	0800d8e9 	.word	0x0800d8e9
 800d8dc:	0800d8e9 	.word	0x0800d8e9
 800d8e0:	0800d95f 	.word	0x0800d95f
 800d8e4:	0800d973 	.word	0x0800d973
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d8ee:	f043 0301 	orr.w	r3, r3, #1
 800d8f2:	b2da      	uxtb	r2, r3
 800d8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d8fa:	68ba      	ldr	r2, [r7, #8]
 800d8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8fe:	699b      	ldr	r3, [r3, #24]
 800d900:	18d1      	adds	r1, r2, r3
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d908:	f7ff ff5c 	bl	800d7c4 <prvInsertTimerInActiveList>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d06c      	beq.n	800d9ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d914:	6a1b      	ldr	r3, [r3, #32]
 800d916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d918:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d91c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d920:	f003 0304 	and.w	r3, r3, #4
 800d924:	2b00      	cmp	r3, #0
 800d926:	d061      	beq.n	800d9ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d928:	68ba      	ldr	r2, [r7, #8]
 800d92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d92c:	699b      	ldr	r3, [r3, #24]
 800d92e:	441a      	add	r2, r3
 800d930:	2300      	movs	r3, #0
 800d932:	9300      	str	r3, [sp, #0]
 800d934:	2300      	movs	r3, #0
 800d936:	2100      	movs	r1, #0
 800d938:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d93a:	f7ff fe01 	bl	800d540 <xTimerGenericCommand>
 800d93e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d940:	6a3b      	ldr	r3, [r7, #32]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d152      	bne.n	800d9ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d94a:	f383 8811 	msr	BASEPRI, r3
 800d94e:	f3bf 8f6f 	isb	sy
 800d952:	f3bf 8f4f 	dsb	sy
 800d956:	61bb      	str	r3, [r7, #24]
}
 800d958:	bf00      	nop
 800d95a:	bf00      	nop
 800d95c:	e7fd      	b.n	800d95a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d960:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d964:	f023 0301 	bic.w	r3, r3, #1
 800d968:	b2da      	uxtb	r2, r3
 800d96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d970:	e03d      	b.n	800d9ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d974:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d978:	f043 0301 	orr.w	r3, r3, #1
 800d97c:	b2da      	uxtb	r2, r3
 800d97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d980:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d984:	68ba      	ldr	r2, [r7, #8]
 800d986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d988:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d98a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d98c:	699b      	ldr	r3, [r3, #24]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d10b      	bne.n	800d9aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d996:	f383 8811 	msr	BASEPRI, r3
 800d99a:	f3bf 8f6f 	isb	sy
 800d99e:	f3bf 8f4f 	dsb	sy
 800d9a2:	617b      	str	r3, [r7, #20]
}
 800d9a4:	bf00      	nop
 800d9a6:	bf00      	nop
 800d9a8:	e7fd      	b.n	800d9a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ac:	699a      	ldr	r2, [r3, #24]
 800d9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b0:	18d1      	adds	r1, r2, r3
 800d9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d9b8:	f7ff ff04 	bl	800d7c4 <prvInsertTimerInActiveList>
					break;
 800d9bc:	e017      	b.n	800d9ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d9c4:	f003 0302 	and.w	r3, r3, #2
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d103      	bne.n	800d9d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d9cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d9ce:	f000 fbf1 	bl	800e1b4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d9d2:	e00c      	b.n	800d9ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d9da:	f023 0301 	bic.w	r3, r3, #1
 800d9de:	b2da      	uxtb	r2, r3
 800d9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d9e6:	e002      	b.n	800d9ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d9e8:	bf00      	nop
 800d9ea:	e000      	b.n	800d9ee <prvProcessReceivedCommands+0x1a6>
					break;
 800d9ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d9ee:	4b08      	ldr	r3, [pc, #32]	@ (800da10 <prvProcessReceivedCommands+0x1c8>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	1d39      	adds	r1, r7, #4
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7fe fb88 	bl	800c10c <xQueueReceive>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	f47f af26 	bne.w	800d850 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800da04:	bf00      	nop
 800da06:	bf00      	nop
 800da08:	3730      	adds	r7, #48	@ 0x30
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}
 800da0e:	bf00      	nop
 800da10:	200010b4 	.word	0x200010b4

0800da14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b088      	sub	sp, #32
 800da18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800da1a:	e049      	b.n	800dab0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800da1c:	4b2e      	ldr	r3, [pc, #184]	@ (800dad8 <prvSwitchTimerLists+0xc4>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	68db      	ldr	r3, [r3, #12]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da26:	4b2c      	ldr	r3, [pc, #176]	@ (800dad8 <prvSwitchTimerLists+0xc4>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	68db      	ldr	r3, [r3, #12]
 800da2c:	68db      	ldr	r3, [r3, #12]
 800da2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	3304      	adds	r3, #4
 800da34:	4618      	mov	r0, r3
 800da36:	f7fe f895 	bl	800bb64 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	6a1b      	ldr	r3, [r3, #32]
 800da3e:	68f8      	ldr	r0, [r7, #12]
 800da40:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800da48:	f003 0304 	and.w	r3, r3, #4
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d02f      	beq.n	800dab0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	699b      	ldr	r3, [r3, #24]
 800da54:	693a      	ldr	r2, [r7, #16]
 800da56:	4413      	add	r3, r2
 800da58:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800da5a:	68ba      	ldr	r2, [r7, #8]
 800da5c:	693b      	ldr	r3, [r7, #16]
 800da5e:	429a      	cmp	r2, r3
 800da60:	d90e      	bls.n	800da80 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	68fa      	ldr	r2, [r7, #12]
 800da6c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800da6e:	4b1a      	ldr	r3, [pc, #104]	@ (800dad8 <prvSwitchTimerLists+0xc4>)
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	3304      	adds	r3, #4
 800da76:	4619      	mov	r1, r3
 800da78:	4610      	mov	r0, r2
 800da7a:	f7fe f83a 	bl	800baf2 <vListInsert>
 800da7e:	e017      	b.n	800dab0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800da80:	2300      	movs	r3, #0
 800da82:	9300      	str	r3, [sp, #0]
 800da84:	2300      	movs	r3, #0
 800da86:	693a      	ldr	r2, [r7, #16]
 800da88:	2100      	movs	r1, #0
 800da8a:	68f8      	ldr	r0, [r7, #12]
 800da8c:	f7ff fd58 	bl	800d540 <xTimerGenericCommand>
 800da90:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d10b      	bne.n	800dab0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800da98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da9c:	f383 8811 	msr	BASEPRI, r3
 800daa0:	f3bf 8f6f 	isb	sy
 800daa4:	f3bf 8f4f 	dsb	sy
 800daa8:	603b      	str	r3, [r7, #0]
}
 800daaa:	bf00      	nop
 800daac:	bf00      	nop
 800daae:	e7fd      	b.n	800daac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dab0:	4b09      	ldr	r3, [pc, #36]	@ (800dad8 <prvSwitchTimerLists+0xc4>)
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d1b0      	bne.n	800da1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800daba:	4b07      	ldr	r3, [pc, #28]	@ (800dad8 <prvSwitchTimerLists+0xc4>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800dac0:	4b06      	ldr	r3, [pc, #24]	@ (800dadc <prvSwitchTimerLists+0xc8>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	4a04      	ldr	r2, [pc, #16]	@ (800dad8 <prvSwitchTimerLists+0xc4>)
 800dac6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800dac8:	4a04      	ldr	r2, [pc, #16]	@ (800dadc <prvSwitchTimerLists+0xc8>)
 800daca:	697b      	ldr	r3, [r7, #20]
 800dacc:	6013      	str	r3, [r2, #0]
}
 800dace:	bf00      	nop
 800dad0:	3718      	adds	r7, #24
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}
 800dad6:	bf00      	nop
 800dad8:	200010ac 	.word	0x200010ac
 800dadc:	200010b0 	.word	0x200010b0

0800dae0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b082      	sub	sp, #8
 800dae4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800dae6:	f000 f96f 	bl	800ddc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800daea:	4b15      	ldr	r3, [pc, #84]	@ (800db40 <prvCheckForValidListAndQueue+0x60>)
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d120      	bne.n	800db34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800daf2:	4814      	ldr	r0, [pc, #80]	@ (800db44 <prvCheckForValidListAndQueue+0x64>)
 800daf4:	f7fd ffac 	bl	800ba50 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800daf8:	4813      	ldr	r0, [pc, #76]	@ (800db48 <prvCheckForValidListAndQueue+0x68>)
 800dafa:	f7fd ffa9 	bl	800ba50 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800dafe:	4b13      	ldr	r3, [pc, #76]	@ (800db4c <prvCheckForValidListAndQueue+0x6c>)
 800db00:	4a10      	ldr	r2, [pc, #64]	@ (800db44 <prvCheckForValidListAndQueue+0x64>)
 800db02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800db04:	4b12      	ldr	r3, [pc, #72]	@ (800db50 <prvCheckForValidListAndQueue+0x70>)
 800db06:	4a10      	ldr	r2, [pc, #64]	@ (800db48 <prvCheckForValidListAndQueue+0x68>)
 800db08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800db0a:	2300      	movs	r3, #0
 800db0c:	9300      	str	r3, [sp, #0]
 800db0e:	4b11      	ldr	r3, [pc, #68]	@ (800db54 <prvCheckForValidListAndQueue+0x74>)
 800db10:	4a11      	ldr	r2, [pc, #68]	@ (800db58 <prvCheckForValidListAndQueue+0x78>)
 800db12:	2110      	movs	r1, #16
 800db14:	200a      	movs	r0, #10
 800db16:	f7fe f8b9 	bl	800bc8c <xQueueGenericCreateStatic>
 800db1a:	4603      	mov	r3, r0
 800db1c:	4a08      	ldr	r2, [pc, #32]	@ (800db40 <prvCheckForValidListAndQueue+0x60>)
 800db1e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800db20:	4b07      	ldr	r3, [pc, #28]	@ (800db40 <prvCheckForValidListAndQueue+0x60>)
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d005      	beq.n	800db34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800db28:	4b05      	ldr	r3, [pc, #20]	@ (800db40 <prvCheckForValidListAndQueue+0x60>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	490b      	ldr	r1, [pc, #44]	@ (800db5c <prvCheckForValidListAndQueue+0x7c>)
 800db2e:	4618      	mov	r0, r3
 800db30:	f7fe fcde 	bl	800c4f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800db34:	f000 f97a 	bl	800de2c <vPortExitCritical>
}
 800db38:	bf00      	nop
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}
 800db3e:	bf00      	nop
 800db40:	200010b4 	.word	0x200010b4
 800db44:	20001084 	.word	0x20001084
 800db48:	20001098 	.word	0x20001098
 800db4c:	200010ac 	.word	0x200010ac
 800db50:	200010b0 	.word	0x200010b0
 800db54:	20001160 	.word	0x20001160
 800db58:	200010c0 	.word	0x200010c0
 800db5c:	080105b4 	.word	0x080105b4

0800db60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	3b04      	subs	r3, #4
 800db70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800db78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	3b04      	subs	r3, #4
 800db7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800db80:	68bb      	ldr	r3, [r7, #8]
 800db82:	f023 0201 	bic.w	r2, r3, #1
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	3b04      	subs	r3, #4
 800db8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800db90:	4a0c      	ldr	r2, [pc, #48]	@ (800dbc4 <pxPortInitialiseStack+0x64>)
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	3b14      	subs	r3, #20
 800db9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800db9c:	687a      	ldr	r2, [r7, #4]
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	3b04      	subs	r3, #4
 800dba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	f06f 0202 	mvn.w	r2, #2
 800dbae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	3b20      	subs	r3, #32
 800dbb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3714      	adds	r7, #20
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc2:	4770      	bx	lr
 800dbc4:	0800dbc9 	.word	0x0800dbc9

0800dbc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b085      	sub	sp, #20
 800dbcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dbd2:	4b13      	ldr	r3, [pc, #76]	@ (800dc20 <prvTaskExitError+0x58>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbda:	d00b      	beq.n	800dbf4 <prvTaskExitError+0x2c>
	__asm volatile
 800dbdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbe0:	f383 8811 	msr	BASEPRI, r3
 800dbe4:	f3bf 8f6f 	isb	sy
 800dbe8:	f3bf 8f4f 	dsb	sy
 800dbec:	60fb      	str	r3, [r7, #12]
}
 800dbee:	bf00      	nop
 800dbf0:	bf00      	nop
 800dbf2:	e7fd      	b.n	800dbf0 <prvTaskExitError+0x28>
	__asm volatile
 800dbf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbf8:	f383 8811 	msr	BASEPRI, r3
 800dbfc:	f3bf 8f6f 	isb	sy
 800dc00:	f3bf 8f4f 	dsb	sy
 800dc04:	60bb      	str	r3, [r7, #8]
}
 800dc06:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dc08:	bf00      	nop
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d0fc      	beq.n	800dc0a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dc10:	bf00      	nop
 800dc12:	bf00      	nop
 800dc14:	3714      	adds	r7, #20
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr
 800dc1e:	bf00      	nop
 800dc20:	200000b4 	.word	0x200000b4
	...

0800dc30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dc30:	4b07      	ldr	r3, [pc, #28]	@ (800dc50 <pxCurrentTCBConst2>)
 800dc32:	6819      	ldr	r1, [r3, #0]
 800dc34:	6808      	ldr	r0, [r1, #0]
 800dc36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc3a:	f380 8809 	msr	PSP, r0
 800dc3e:	f3bf 8f6f 	isb	sy
 800dc42:	f04f 0000 	mov.w	r0, #0
 800dc46:	f380 8811 	msr	BASEPRI, r0
 800dc4a:	4770      	bx	lr
 800dc4c:	f3af 8000 	nop.w

0800dc50 <pxCurrentTCBConst2>:
 800dc50:	20000b7c 	.word	0x20000b7c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dc54:	bf00      	nop
 800dc56:	bf00      	nop

0800dc58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dc58:	4808      	ldr	r0, [pc, #32]	@ (800dc7c <prvPortStartFirstTask+0x24>)
 800dc5a:	6800      	ldr	r0, [r0, #0]
 800dc5c:	6800      	ldr	r0, [r0, #0]
 800dc5e:	f380 8808 	msr	MSP, r0
 800dc62:	f04f 0000 	mov.w	r0, #0
 800dc66:	f380 8814 	msr	CONTROL, r0
 800dc6a:	b662      	cpsie	i
 800dc6c:	b661      	cpsie	f
 800dc6e:	f3bf 8f4f 	dsb	sy
 800dc72:	f3bf 8f6f 	isb	sy
 800dc76:	df00      	svc	0
 800dc78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dc7a:	bf00      	nop
 800dc7c:	e000ed08 	.word	0xe000ed08

0800dc80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b086      	sub	sp, #24
 800dc84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dc86:	4b47      	ldr	r3, [pc, #284]	@ (800dda4 <xPortStartScheduler+0x124>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	4a47      	ldr	r2, [pc, #284]	@ (800dda8 <xPortStartScheduler+0x128>)
 800dc8c:	4293      	cmp	r3, r2
 800dc8e:	d10b      	bne.n	800dca8 <xPortStartScheduler+0x28>
	__asm volatile
 800dc90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc94:	f383 8811 	msr	BASEPRI, r3
 800dc98:	f3bf 8f6f 	isb	sy
 800dc9c:	f3bf 8f4f 	dsb	sy
 800dca0:	613b      	str	r3, [r7, #16]
}
 800dca2:	bf00      	nop
 800dca4:	bf00      	nop
 800dca6:	e7fd      	b.n	800dca4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800dca8:	4b3e      	ldr	r3, [pc, #248]	@ (800dda4 <xPortStartScheduler+0x124>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4a3f      	ldr	r2, [pc, #252]	@ (800ddac <xPortStartScheduler+0x12c>)
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	d10b      	bne.n	800dcca <xPortStartScheduler+0x4a>
	__asm volatile
 800dcb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcb6:	f383 8811 	msr	BASEPRI, r3
 800dcba:	f3bf 8f6f 	isb	sy
 800dcbe:	f3bf 8f4f 	dsb	sy
 800dcc2:	60fb      	str	r3, [r7, #12]
}
 800dcc4:	bf00      	nop
 800dcc6:	bf00      	nop
 800dcc8:	e7fd      	b.n	800dcc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dcca:	4b39      	ldr	r3, [pc, #228]	@ (800ddb0 <xPortStartScheduler+0x130>)
 800dccc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dcce:	697b      	ldr	r3, [r7, #20]
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	b2db      	uxtb	r3, r3
 800dcd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	22ff      	movs	r2, #255	@ 0xff
 800dcda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dcdc:	697b      	ldr	r3, [r7, #20]
 800dcde:	781b      	ldrb	r3, [r3, #0]
 800dce0:	b2db      	uxtb	r3, r3
 800dce2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dce4:	78fb      	ldrb	r3, [r7, #3]
 800dce6:	b2db      	uxtb	r3, r3
 800dce8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800dcec:	b2da      	uxtb	r2, r3
 800dcee:	4b31      	ldr	r3, [pc, #196]	@ (800ddb4 <xPortStartScheduler+0x134>)
 800dcf0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dcf2:	4b31      	ldr	r3, [pc, #196]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dcf4:	2207      	movs	r2, #7
 800dcf6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dcf8:	e009      	b.n	800dd0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800dcfa:	4b2f      	ldr	r3, [pc, #188]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	3b01      	subs	r3, #1
 800dd00:	4a2d      	ldr	r2, [pc, #180]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dd02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dd04:	78fb      	ldrb	r3, [r7, #3]
 800dd06:	b2db      	uxtb	r3, r3
 800dd08:	005b      	lsls	r3, r3, #1
 800dd0a:	b2db      	uxtb	r3, r3
 800dd0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dd0e:	78fb      	ldrb	r3, [r7, #3]
 800dd10:	b2db      	uxtb	r3, r3
 800dd12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd16:	2b80      	cmp	r3, #128	@ 0x80
 800dd18:	d0ef      	beq.n	800dcfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dd1a:	4b27      	ldr	r3, [pc, #156]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f1c3 0307 	rsb	r3, r3, #7
 800dd22:	2b04      	cmp	r3, #4
 800dd24:	d00b      	beq.n	800dd3e <xPortStartScheduler+0xbe>
	__asm volatile
 800dd26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd2a:	f383 8811 	msr	BASEPRI, r3
 800dd2e:	f3bf 8f6f 	isb	sy
 800dd32:	f3bf 8f4f 	dsb	sy
 800dd36:	60bb      	str	r3, [r7, #8]
}
 800dd38:	bf00      	nop
 800dd3a:	bf00      	nop
 800dd3c:	e7fd      	b.n	800dd3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dd3e:	4b1e      	ldr	r3, [pc, #120]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	021b      	lsls	r3, r3, #8
 800dd44:	4a1c      	ldr	r2, [pc, #112]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dd46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dd48:	4b1b      	ldr	r3, [pc, #108]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dd50:	4a19      	ldr	r2, [pc, #100]	@ (800ddb8 <xPortStartScheduler+0x138>)
 800dd52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	b2da      	uxtb	r2, r3
 800dd58:	697b      	ldr	r3, [r7, #20]
 800dd5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dd5c:	4b17      	ldr	r3, [pc, #92]	@ (800ddbc <xPortStartScheduler+0x13c>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4a16      	ldr	r2, [pc, #88]	@ (800ddbc <xPortStartScheduler+0x13c>)
 800dd62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800dd66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dd68:	4b14      	ldr	r3, [pc, #80]	@ (800ddbc <xPortStartScheduler+0x13c>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	4a13      	ldr	r2, [pc, #76]	@ (800ddbc <xPortStartScheduler+0x13c>)
 800dd6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dd72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dd74:	f000 f8da 	bl	800df2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dd78:	4b11      	ldr	r3, [pc, #68]	@ (800ddc0 <xPortStartScheduler+0x140>)
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dd7e:	f000 f8f9 	bl	800df74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dd82:	4b10      	ldr	r3, [pc, #64]	@ (800ddc4 <xPortStartScheduler+0x144>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	4a0f      	ldr	r2, [pc, #60]	@ (800ddc4 <xPortStartScheduler+0x144>)
 800dd88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800dd8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dd8e:	f7ff ff63 	bl	800dc58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dd92:	f7fe ffe9 	bl	800cd68 <vTaskSwitchContext>
	prvTaskExitError();
 800dd96:	f7ff ff17 	bl	800dbc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dd9a:	2300      	movs	r3, #0
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3718      	adds	r7, #24
 800dda0:	46bd      	mov	sp, r7
 800dda2:	bd80      	pop	{r7, pc}
 800dda4:	e000ed00 	.word	0xe000ed00
 800dda8:	410fc271 	.word	0x410fc271
 800ddac:	410fc270 	.word	0x410fc270
 800ddb0:	e000e400 	.word	0xe000e400
 800ddb4:	200011b0 	.word	0x200011b0
 800ddb8:	200011b4 	.word	0x200011b4
 800ddbc:	e000ed20 	.word	0xe000ed20
 800ddc0:	200000b4 	.word	0x200000b4
 800ddc4:	e000ef34 	.word	0xe000ef34

0800ddc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b083      	sub	sp, #12
 800ddcc:	af00      	add	r7, sp, #0
	__asm volatile
 800ddce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddd2:	f383 8811 	msr	BASEPRI, r3
 800ddd6:	f3bf 8f6f 	isb	sy
 800ddda:	f3bf 8f4f 	dsb	sy
 800ddde:	607b      	str	r3, [r7, #4]
}
 800dde0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dde2:	4b10      	ldr	r3, [pc, #64]	@ (800de24 <vPortEnterCritical+0x5c>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	3301      	adds	r3, #1
 800dde8:	4a0e      	ldr	r2, [pc, #56]	@ (800de24 <vPortEnterCritical+0x5c>)
 800ddea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ddec:	4b0d      	ldr	r3, [pc, #52]	@ (800de24 <vPortEnterCritical+0x5c>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	2b01      	cmp	r3, #1
 800ddf2:	d110      	bne.n	800de16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ddf4:	4b0c      	ldr	r3, [pc, #48]	@ (800de28 <vPortEnterCritical+0x60>)
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	b2db      	uxtb	r3, r3
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d00b      	beq.n	800de16 <vPortEnterCritical+0x4e>
	__asm volatile
 800ddfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de02:	f383 8811 	msr	BASEPRI, r3
 800de06:	f3bf 8f6f 	isb	sy
 800de0a:	f3bf 8f4f 	dsb	sy
 800de0e:	603b      	str	r3, [r7, #0]
}
 800de10:	bf00      	nop
 800de12:	bf00      	nop
 800de14:	e7fd      	b.n	800de12 <vPortEnterCritical+0x4a>
	}
}
 800de16:	bf00      	nop
 800de18:	370c      	adds	r7, #12
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr
 800de22:	bf00      	nop
 800de24:	200000b4 	.word	0x200000b4
 800de28:	e000ed04 	.word	0xe000ed04

0800de2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800de2c:	b480      	push	{r7}
 800de2e:	b083      	sub	sp, #12
 800de30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800de32:	4b12      	ldr	r3, [pc, #72]	@ (800de7c <vPortExitCritical+0x50>)
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d10b      	bne.n	800de52 <vPortExitCritical+0x26>
	__asm volatile
 800de3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de3e:	f383 8811 	msr	BASEPRI, r3
 800de42:	f3bf 8f6f 	isb	sy
 800de46:	f3bf 8f4f 	dsb	sy
 800de4a:	607b      	str	r3, [r7, #4]
}
 800de4c:	bf00      	nop
 800de4e:	bf00      	nop
 800de50:	e7fd      	b.n	800de4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800de52:	4b0a      	ldr	r3, [pc, #40]	@ (800de7c <vPortExitCritical+0x50>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	3b01      	subs	r3, #1
 800de58:	4a08      	ldr	r2, [pc, #32]	@ (800de7c <vPortExitCritical+0x50>)
 800de5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800de5c:	4b07      	ldr	r3, [pc, #28]	@ (800de7c <vPortExitCritical+0x50>)
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d105      	bne.n	800de70 <vPortExitCritical+0x44>
 800de64:	2300      	movs	r3, #0
 800de66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	f383 8811 	msr	BASEPRI, r3
}
 800de6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800de70:	bf00      	nop
 800de72:	370c      	adds	r7, #12
 800de74:	46bd      	mov	sp, r7
 800de76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7a:	4770      	bx	lr
 800de7c:	200000b4 	.word	0x200000b4

0800de80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800de80:	f3ef 8009 	mrs	r0, PSP
 800de84:	f3bf 8f6f 	isb	sy
 800de88:	4b15      	ldr	r3, [pc, #84]	@ (800dee0 <pxCurrentTCBConst>)
 800de8a:	681a      	ldr	r2, [r3, #0]
 800de8c:	f01e 0f10 	tst.w	lr, #16
 800de90:	bf08      	it	eq
 800de92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800de96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9a:	6010      	str	r0, [r2, #0]
 800de9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dea0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dea4:	f380 8811 	msr	BASEPRI, r0
 800dea8:	f3bf 8f4f 	dsb	sy
 800deac:	f3bf 8f6f 	isb	sy
 800deb0:	f7fe ff5a 	bl	800cd68 <vTaskSwitchContext>
 800deb4:	f04f 0000 	mov.w	r0, #0
 800deb8:	f380 8811 	msr	BASEPRI, r0
 800debc:	bc09      	pop	{r0, r3}
 800debe:	6819      	ldr	r1, [r3, #0]
 800dec0:	6808      	ldr	r0, [r1, #0]
 800dec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec6:	f01e 0f10 	tst.w	lr, #16
 800deca:	bf08      	it	eq
 800decc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ded0:	f380 8809 	msr	PSP, r0
 800ded4:	f3bf 8f6f 	isb	sy
 800ded8:	4770      	bx	lr
 800deda:	bf00      	nop
 800dedc:	f3af 8000 	nop.w

0800dee0 <pxCurrentTCBConst>:
 800dee0:	20000b7c 	.word	0x20000b7c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dee4:	bf00      	nop
 800dee6:	bf00      	nop

0800dee8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b082      	sub	sp, #8
 800deec:	af00      	add	r7, sp, #0
	__asm volatile
 800deee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800def2:	f383 8811 	msr	BASEPRI, r3
 800def6:	f3bf 8f6f 	isb	sy
 800defa:	f3bf 8f4f 	dsb	sy
 800defe:	607b      	str	r3, [r7, #4]
}
 800df00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800df02:	f7fe fe77 	bl	800cbf4 <xTaskIncrementTick>
 800df06:	4603      	mov	r3, r0
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d003      	beq.n	800df14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800df0c:	4b06      	ldr	r3, [pc, #24]	@ (800df28 <xPortSysTickHandler+0x40>)
 800df0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df12:	601a      	str	r2, [r3, #0]
 800df14:	2300      	movs	r3, #0
 800df16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	f383 8811 	msr	BASEPRI, r3
}
 800df1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800df20:	bf00      	nop
 800df22:	3708      	adds	r7, #8
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}
 800df28:	e000ed04 	.word	0xe000ed04

0800df2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800df2c:	b480      	push	{r7}
 800df2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800df30:	4b0b      	ldr	r3, [pc, #44]	@ (800df60 <vPortSetupTimerInterrupt+0x34>)
 800df32:	2200      	movs	r2, #0
 800df34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800df36:	4b0b      	ldr	r3, [pc, #44]	@ (800df64 <vPortSetupTimerInterrupt+0x38>)
 800df38:	2200      	movs	r2, #0
 800df3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800df3c:	4b0a      	ldr	r3, [pc, #40]	@ (800df68 <vPortSetupTimerInterrupt+0x3c>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a0a      	ldr	r2, [pc, #40]	@ (800df6c <vPortSetupTimerInterrupt+0x40>)
 800df42:	fba2 2303 	umull	r2, r3, r2, r3
 800df46:	099b      	lsrs	r3, r3, #6
 800df48:	4a09      	ldr	r2, [pc, #36]	@ (800df70 <vPortSetupTimerInterrupt+0x44>)
 800df4a:	3b01      	subs	r3, #1
 800df4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800df4e:	4b04      	ldr	r3, [pc, #16]	@ (800df60 <vPortSetupTimerInterrupt+0x34>)
 800df50:	2207      	movs	r2, #7
 800df52:	601a      	str	r2, [r3, #0]
}
 800df54:	bf00      	nop
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr
 800df5e:	bf00      	nop
 800df60:	e000e010 	.word	0xe000e010
 800df64:	e000e018 	.word	0xe000e018
 800df68:	20000004 	.word	0x20000004
 800df6c:	10624dd3 	.word	0x10624dd3
 800df70:	e000e014 	.word	0xe000e014

0800df74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800df74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800df84 <vPortEnableVFP+0x10>
 800df78:	6801      	ldr	r1, [r0, #0]
 800df7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800df7e:	6001      	str	r1, [r0, #0]
 800df80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800df82:	bf00      	nop
 800df84:	e000ed88 	.word	0xe000ed88

0800df88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800df88:	b480      	push	{r7}
 800df8a:	b085      	sub	sp, #20
 800df8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800df8e:	f3ef 8305 	mrs	r3, IPSR
 800df92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	2b0f      	cmp	r3, #15
 800df98:	d915      	bls.n	800dfc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800df9a:	4a18      	ldr	r2, [pc, #96]	@ (800dffc <vPortValidateInterruptPriority+0x74>)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	4413      	add	r3, r2
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dfa4:	4b16      	ldr	r3, [pc, #88]	@ (800e000 <vPortValidateInterruptPriority+0x78>)
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	7afa      	ldrb	r2, [r7, #11]
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d20b      	bcs.n	800dfc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800dfae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb2:	f383 8811 	msr	BASEPRI, r3
 800dfb6:	f3bf 8f6f 	isb	sy
 800dfba:	f3bf 8f4f 	dsb	sy
 800dfbe:	607b      	str	r3, [r7, #4]
}
 800dfc0:	bf00      	nop
 800dfc2:	bf00      	nop
 800dfc4:	e7fd      	b.n	800dfc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dfc6:	4b0f      	ldr	r3, [pc, #60]	@ (800e004 <vPortValidateInterruptPriority+0x7c>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dfce:	4b0e      	ldr	r3, [pc, #56]	@ (800e008 <vPortValidateInterruptPriority+0x80>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d90b      	bls.n	800dfee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800dfd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfda:	f383 8811 	msr	BASEPRI, r3
 800dfde:	f3bf 8f6f 	isb	sy
 800dfe2:	f3bf 8f4f 	dsb	sy
 800dfe6:	603b      	str	r3, [r7, #0]
}
 800dfe8:	bf00      	nop
 800dfea:	bf00      	nop
 800dfec:	e7fd      	b.n	800dfea <vPortValidateInterruptPriority+0x62>
	}
 800dfee:	bf00      	nop
 800dff0:	3714      	adds	r7, #20
 800dff2:	46bd      	mov	sp, r7
 800dff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff8:	4770      	bx	lr
 800dffa:	bf00      	nop
 800dffc:	e000e3f0 	.word	0xe000e3f0
 800e000:	200011b0 	.word	0x200011b0
 800e004:	e000ed0c 	.word	0xe000ed0c
 800e008:	200011b4 	.word	0x200011b4

0800e00c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b08a      	sub	sp, #40	@ 0x28
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e014:	2300      	movs	r3, #0
 800e016:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e018:	f7fe fd30 	bl	800ca7c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e01c:	4b5f      	ldr	r3, [pc, #380]	@ (800e19c <pvPortMalloc+0x190>)
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d101      	bne.n	800e028 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e024:	f000 f92a 	bl	800e27c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e028:	4b5d      	ldr	r3, [pc, #372]	@ (800e1a0 <pvPortMalloc+0x194>)
 800e02a:	681a      	ldr	r2, [r3, #0]
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	4013      	ands	r3, r2
 800e030:	2b00      	cmp	r3, #0
 800e032:	f040 8095 	bne.w	800e160 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d01e      	beq.n	800e07a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e03c:	2208      	movs	r2, #8
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	4413      	add	r3, r2
 800e042:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f003 0307 	and.w	r3, r3, #7
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d015      	beq.n	800e07a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f023 0307 	bic.w	r3, r3, #7
 800e054:	3308      	adds	r3, #8
 800e056:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f003 0307 	and.w	r3, r3, #7
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d00b      	beq.n	800e07a <pvPortMalloc+0x6e>
	__asm volatile
 800e062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e066:	f383 8811 	msr	BASEPRI, r3
 800e06a:	f3bf 8f6f 	isb	sy
 800e06e:	f3bf 8f4f 	dsb	sy
 800e072:	617b      	str	r3, [r7, #20]
}
 800e074:	bf00      	nop
 800e076:	bf00      	nop
 800e078:	e7fd      	b.n	800e076 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d06f      	beq.n	800e160 <pvPortMalloc+0x154>
 800e080:	4b48      	ldr	r3, [pc, #288]	@ (800e1a4 <pvPortMalloc+0x198>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	687a      	ldr	r2, [r7, #4]
 800e086:	429a      	cmp	r2, r3
 800e088:	d86a      	bhi.n	800e160 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e08a:	4b47      	ldr	r3, [pc, #284]	@ (800e1a8 <pvPortMalloc+0x19c>)
 800e08c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e08e:	4b46      	ldr	r3, [pc, #280]	@ (800e1a8 <pvPortMalloc+0x19c>)
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e094:	e004      	b.n	800e0a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e098:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	687a      	ldr	r2, [r7, #4]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d903      	bls.n	800e0b2 <pvPortMalloc+0xa6>
 800e0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d1f1      	bne.n	800e096 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e0b2:	4b3a      	ldr	r3, [pc, #232]	@ (800e19c <pvPortMalloc+0x190>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e0b8:	429a      	cmp	r2, r3
 800e0ba:	d051      	beq.n	800e160 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e0bc:	6a3b      	ldr	r3, [r7, #32]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2208      	movs	r2, #8
 800e0c2:	4413      	add	r3, r2
 800e0c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c8:	681a      	ldr	r2, [r3, #0]
 800e0ca:	6a3b      	ldr	r3, [r7, #32]
 800e0cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d0:	685a      	ldr	r2, [r3, #4]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	1ad2      	subs	r2, r2, r3
 800e0d6:	2308      	movs	r3, #8
 800e0d8:	005b      	lsls	r3, r3, #1
 800e0da:	429a      	cmp	r2, r3
 800e0dc:	d920      	bls.n	800e120 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e0de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	4413      	add	r3, r2
 800e0e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	f003 0307 	and.w	r3, r3, #7
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d00b      	beq.n	800e108 <pvPortMalloc+0xfc>
	__asm volatile
 800e0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0f4:	f383 8811 	msr	BASEPRI, r3
 800e0f8:	f3bf 8f6f 	isb	sy
 800e0fc:	f3bf 8f4f 	dsb	sy
 800e100:	613b      	str	r3, [r7, #16]
}
 800e102:	bf00      	nop
 800e104:	bf00      	nop
 800e106:	e7fd      	b.n	800e104 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e10a:	685a      	ldr	r2, [r3, #4]
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	1ad2      	subs	r2, r2, r3
 800e110:	69bb      	ldr	r3, [r7, #24]
 800e112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e116:	687a      	ldr	r2, [r7, #4]
 800e118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e11a:	69b8      	ldr	r0, [r7, #24]
 800e11c:	f000 f910 	bl	800e340 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e120:	4b20      	ldr	r3, [pc, #128]	@ (800e1a4 <pvPortMalloc+0x198>)
 800e122:	681a      	ldr	r2, [r3, #0]
 800e124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	1ad3      	subs	r3, r2, r3
 800e12a:	4a1e      	ldr	r2, [pc, #120]	@ (800e1a4 <pvPortMalloc+0x198>)
 800e12c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e12e:	4b1d      	ldr	r3, [pc, #116]	@ (800e1a4 <pvPortMalloc+0x198>)
 800e130:	681a      	ldr	r2, [r3, #0]
 800e132:	4b1e      	ldr	r3, [pc, #120]	@ (800e1ac <pvPortMalloc+0x1a0>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	429a      	cmp	r2, r3
 800e138:	d203      	bcs.n	800e142 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e13a:	4b1a      	ldr	r3, [pc, #104]	@ (800e1a4 <pvPortMalloc+0x198>)
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	4a1b      	ldr	r2, [pc, #108]	@ (800e1ac <pvPortMalloc+0x1a0>)
 800e140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e144:	685a      	ldr	r2, [r3, #4]
 800e146:	4b16      	ldr	r3, [pc, #88]	@ (800e1a0 <pvPortMalloc+0x194>)
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	431a      	orrs	r2, r3
 800e14c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e14e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e152:	2200      	movs	r2, #0
 800e154:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e156:	4b16      	ldr	r3, [pc, #88]	@ (800e1b0 <pvPortMalloc+0x1a4>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	3301      	adds	r3, #1
 800e15c:	4a14      	ldr	r2, [pc, #80]	@ (800e1b0 <pvPortMalloc+0x1a4>)
 800e15e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e160:	f7fe fc9a 	bl	800ca98 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800e164:	69fb      	ldr	r3, [r7, #28]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d101      	bne.n	800e16e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800e16a:	f7f2 fe01 	bl	8000d70 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e16e:	69fb      	ldr	r3, [r7, #28]
 800e170:	f003 0307 	and.w	r3, r3, #7
 800e174:	2b00      	cmp	r3, #0
 800e176:	d00b      	beq.n	800e190 <pvPortMalloc+0x184>
	__asm volatile
 800e178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e17c:	f383 8811 	msr	BASEPRI, r3
 800e180:	f3bf 8f6f 	isb	sy
 800e184:	f3bf 8f4f 	dsb	sy
 800e188:	60fb      	str	r3, [r7, #12]
}
 800e18a:	bf00      	nop
 800e18c:	bf00      	nop
 800e18e:	e7fd      	b.n	800e18c <pvPortMalloc+0x180>
	return pvReturn;
 800e190:	69fb      	ldr	r3, [r7, #28]
}
 800e192:	4618      	mov	r0, r3
 800e194:	3728      	adds	r7, #40	@ 0x28
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}
 800e19a:	bf00      	nop
 800e19c:	20004dc0 	.word	0x20004dc0
 800e1a0:	20004dd4 	.word	0x20004dd4
 800e1a4:	20004dc4 	.word	0x20004dc4
 800e1a8:	20004db8 	.word	0x20004db8
 800e1ac:	20004dc8 	.word	0x20004dc8
 800e1b0:	20004dcc 	.word	0x20004dcc

0800e1b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b086      	sub	sp, #24
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d04f      	beq.n	800e266 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e1c6:	2308      	movs	r3, #8
 800e1c8:	425b      	negs	r3, r3
 800e1ca:	697a      	ldr	r2, [r7, #20]
 800e1cc:	4413      	add	r3, r2
 800e1ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e1d0:	697b      	ldr	r3, [r7, #20]
 800e1d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	685a      	ldr	r2, [r3, #4]
 800e1d8:	4b25      	ldr	r3, [pc, #148]	@ (800e270 <vPortFree+0xbc>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	4013      	ands	r3, r2
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d10b      	bne.n	800e1fa <vPortFree+0x46>
	__asm volatile
 800e1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1e6:	f383 8811 	msr	BASEPRI, r3
 800e1ea:	f3bf 8f6f 	isb	sy
 800e1ee:	f3bf 8f4f 	dsb	sy
 800e1f2:	60fb      	str	r3, [r7, #12]
}
 800e1f4:	bf00      	nop
 800e1f6:	bf00      	nop
 800e1f8:	e7fd      	b.n	800e1f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e1fa:	693b      	ldr	r3, [r7, #16]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d00b      	beq.n	800e21a <vPortFree+0x66>
	__asm volatile
 800e202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e206:	f383 8811 	msr	BASEPRI, r3
 800e20a:	f3bf 8f6f 	isb	sy
 800e20e:	f3bf 8f4f 	dsb	sy
 800e212:	60bb      	str	r3, [r7, #8]
}
 800e214:	bf00      	nop
 800e216:	bf00      	nop
 800e218:	e7fd      	b.n	800e216 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	685a      	ldr	r2, [r3, #4]
 800e21e:	4b14      	ldr	r3, [pc, #80]	@ (800e270 <vPortFree+0xbc>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	4013      	ands	r3, r2
 800e224:	2b00      	cmp	r3, #0
 800e226:	d01e      	beq.n	800e266 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e228:	693b      	ldr	r3, [r7, #16]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d11a      	bne.n	800e266 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	685a      	ldr	r2, [r3, #4]
 800e234:	4b0e      	ldr	r3, [pc, #56]	@ (800e270 <vPortFree+0xbc>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	43db      	mvns	r3, r3
 800e23a:	401a      	ands	r2, r3
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e240:	f7fe fc1c 	bl	800ca7c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e244:	693b      	ldr	r3, [r7, #16]
 800e246:	685a      	ldr	r2, [r3, #4]
 800e248:	4b0a      	ldr	r3, [pc, #40]	@ (800e274 <vPortFree+0xc0>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4413      	add	r3, r2
 800e24e:	4a09      	ldr	r2, [pc, #36]	@ (800e274 <vPortFree+0xc0>)
 800e250:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e252:	6938      	ldr	r0, [r7, #16]
 800e254:	f000 f874 	bl	800e340 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e258:	4b07      	ldr	r3, [pc, #28]	@ (800e278 <vPortFree+0xc4>)
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	3301      	adds	r3, #1
 800e25e:	4a06      	ldr	r2, [pc, #24]	@ (800e278 <vPortFree+0xc4>)
 800e260:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e262:	f7fe fc19 	bl	800ca98 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e266:	bf00      	nop
 800e268:	3718      	adds	r7, #24
 800e26a:	46bd      	mov	sp, r7
 800e26c:	bd80      	pop	{r7, pc}
 800e26e:	bf00      	nop
 800e270:	20004dd4 	.word	0x20004dd4
 800e274:	20004dc4 	.word	0x20004dc4
 800e278:	20004dd0 	.word	0x20004dd0

0800e27c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e27c:	b480      	push	{r7}
 800e27e:	b085      	sub	sp, #20
 800e280:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e282:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800e286:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e288:	4b27      	ldr	r3, [pc, #156]	@ (800e328 <prvHeapInit+0xac>)
 800e28a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	f003 0307 	and.w	r3, r3, #7
 800e292:	2b00      	cmp	r3, #0
 800e294:	d00c      	beq.n	800e2b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	3307      	adds	r3, #7
 800e29a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f023 0307 	bic.w	r3, r3, #7
 800e2a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e2a4:	68ba      	ldr	r2, [r7, #8]
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	1ad3      	subs	r3, r2, r3
 800e2aa:	4a1f      	ldr	r2, [pc, #124]	@ (800e328 <prvHeapInit+0xac>)
 800e2ac:	4413      	add	r3, r2
 800e2ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e2b4:	4a1d      	ldr	r2, [pc, #116]	@ (800e32c <prvHeapInit+0xb0>)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e2ba:	4b1c      	ldr	r3, [pc, #112]	@ (800e32c <prvHeapInit+0xb0>)
 800e2bc:	2200      	movs	r2, #0
 800e2be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	68ba      	ldr	r2, [r7, #8]
 800e2c4:	4413      	add	r3, r2
 800e2c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e2c8:	2208      	movs	r2, #8
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	1a9b      	subs	r3, r3, r2
 800e2ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	f023 0307 	bic.w	r3, r3, #7
 800e2d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	4a15      	ldr	r2, [pc, #84]	@ (800e330 <prvHeapInit+0xb4>)
 800e2dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e2de:	4b14      	ldr	r3, [pc, #80]	@ (800e330 <prvHeapInit+0xb4>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e2e6:	4b12      	ldr	r3, [pc, #72]	@ (800e330 <prvHeapInit+0xb4>)
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	68fa      	ldr	r2, [r7, #12]
 800e2f6:	1ad2      	subs	r2, r2, r3
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e2fc:	4b0c      	ldr	r3, [pc, #48]	@ (800e330 <prvHeapInit+0xb4>)
 800e2fe:	681a      	ldr	r2, [r3, #0]
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	4a0a      	ldr	r2, [pc, #40]	@ (800e334 <prvHeapInit+0xb8>)
 800e30a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	4a09      	ldr	r2, [pc, #36]	@ (800e338 <prvHeapInit+0xbc>)
 800e312:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e314:	4b09      	ldr	r3, [pc, #36]	@ (800e33c <prvHeapInit+0xc0>)
 800e316:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e31a:	601a      	str	r2, [r3, #0]
}
 800e31c:	bf00      	nop
 800e31e:	3714      	adds	r7, #20
 800e320:	46bd      	mov	sp, r7
 800e322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e326:	4770      	bx	lr
 800e328:	200011b8 	.word	0x200011b8
 800e32c:	20004db8 	.word	0x20004db8
 800e330:	20004dc0 	.word	0x20004dc0
 800e334:	20004dc8 	.word	0x20004dc8
 800e338:	20004dc4 	.word	0x20004dc4
 800e33c:	20004dd4 	.word	0x20004dd4

0800e340 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e340:	b480      	push	{r7}
 800e342:	b085      	sub	sp, #20
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e348:	4b28      	ldr	r3, [pc, #160]	@ (800e3ec <prvInsertBlockIntoFreeList+0xac>)
 800e34a:	60fb      	str	r3, [r7, #12]
 800e34c:	e002      	b.n	800e354 <prvInsertBlockIntoFreeList+0x14>
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	60fb      	str	r3, [r7, #12]
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	687a      	ldr	r2, [r7, #4]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d8f7      	bhi.n	800e34e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	685b      	ldr	r3, [r3, #4]
 800e366:	68ba      	ldr	r2, [r7, #8]
 800e368:	4413      	add	r3, r2
 800e36a:	687a      	ldr	r2, [r7, #4]
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d108      	bne.n	800e382 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	685a      	ldr	r2, [r3, #4]
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	441a      	add	r2, r3
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	685b      	ldr	r3, [r3, #4]
 800e38a:	68ba      	ldr	r2, [r7, #8]
 800e38c:	441a      	add	r2, r3
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	429a      	cmp	r2, r3
 800e394:	d118      	bne.n	800e3c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	681a      	ldr	r2, [r3, #0]
 800e39a:	4b15      	ldr	r3, [pc, #84]	@ (800e3f0 <prvInsertBlockIntoFreeList+0xb0>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	429a      	cmp	r2, r3
 800e3a0:	d00d      	beq.n	800e3be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	685a      	ldr	r2, [r3, #4]
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	685b      	ldr	r3, [r3, #4]
 800e3ac:	441a      	add	r2, r3
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	681a      	ldr	r2, [r3, #0]
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	601a      	str	r2, [r3, #0]
 800e3bc:	e008      	b.n	800e3d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e3be:	4b0c      	ldr	r3, [pc, #48]	@ (800e3f0 <prvInsertBlockIntoFreeList+0xb0>)
 800e3c0:	681a      	ldr	r2, [r3, #0]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	601a      	str	r2, [r3, #0]
 800e3c6:	e003      	b.n	800e3d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681a      	ldr	r2, [r3, #0]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e3d0:	68fa      	ldr	r2, [r7, #12]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	d002      	beq.n	800e3de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	687a      	ldr	r2, [r7, #4]
 800e3dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e3de:	bf00      	nop
 800e3e0:	3714      	adds	r7, #20
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e8:	4770      	bx	lr
 800e3ea:	bf00      	nop
 800e3ec:	20004db8 	.word	0x20004db8
 800e3f0:	20004dc0 	.word	0x20004dc0

0800e3f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e3f4:	b580      	push	{r7, lr}
 800e3f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	4912      	ldr	r1, [pc, #72]	@ (800e444 <MX_USB_DEVICE_Init+0x50>)
 800e3fc:	4812      	ldr	r0, [pc, #72]	@ (800e448 <MX_USB_DEVICE_Init+0x54>)
 800e3fe:	f7fb fe7d 	bl	800a0fc <USBD_Init>
 800e402:	4603      	mov	r3, r0
 800e404:	2b00      	cmp	r3, #0
 800e406:	d001      	beq.n	800e40c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e408:	f7f2 fed9 	bl	80011be <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e40c:	490f      	ldr	r1, [pc, #60]	@ (800e44c <MX_USB_DEVICE_Init+0x58>)
 800e40e:	480e      	ldr	r0, [pc, #56]	@ (800e448 <MX_USB_DEVICE_Init+0x54>)
 800e410:	f7fb feb2 	bl	800a178 <USBD_RegisterClass>
 800e414:	4603      	mov	r3, r0
 800e416:	2b00      	cmp	r3, #0
 800e418:	d001      	beq.n	800e41e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e41a:	f7f2 fed0 	bl	80011be <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e41e:	490c      	ldr	r1, [pc, #48]	@ (800e450 <MX_USB_DEVICE_Init+0x5c>)
 800e420:	4809      	ldr	r0, [pc, #36]	@ (800e448 <MX_USB_DEVICE_Init+0x54>)
 800e422:	f7fb fd9b 	bl	8009f5c <USBD_CDC_RegisterInterface>
 800e426:	4603      	mov	r3, r0
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d001      	beq.n	800e430 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e42c:	f7f2 fec7 	bl	80011be <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e430:	4805      	ldr	r0, [pc, #20]	@ (800e448 <MX_USB_DEVICE_Init+0x54>)
 800e432:	f7fb fee5 	bl	800a200 <USBD_Start>
 800e436:	4603      	mov	r3, r0
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d001      	beq.n	800e440 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e43c:	f7f2 febf 	bl	80011be <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e440:	bf00      	nop
 800e442:	bd80      	pop	{r7, pc}
 800e444:	200000cc 	.word	0x200000cc
 800e448:	20004dd8 	.word	0x20004dd8
 800e44c:	20000034 	.word	0x20000034
 800e450:	200000b8 	.word	0x200000b8

0800e454 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e458:	2200      	movs	r2, #0
 800e45a:	4905      	ldr	r1, [pc, #20]	@ (800e470 <CDC_Init_FS+0x1c>)
 800e45c:	4805      	ldr	r0, [pc, #20]	@ (800e474 <CDC_Init_FS+0x20>)
 800e45e:	f7fb fd97 	bl	8009f90 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e462:	4905      	ldr	r1, [pc, #20]	@ (800e478 <CDC_Init_FS+0x24>)
 800e464:	4803      	ldr	r0, [pc, #12]	@ (800e474 <CDC_Init_FS+0x20>)
 800e466:	f7fb fdb5 	bl	8009fd4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e46a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e46c:	4618      	mov	r0, r3
 800e46e:	bd80      	pop	{r7, pc}
 800e470:	200058b4 	.word	0x200058b4
 800e474:	20004dd8 	.word	0x20004dd8
 800e478:	200050b4 	.word	0x200050b4

0800e47c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e47c:	b480      	push	{r7}
 800e47e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e480:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e482:	4618      	mov	r0, r3
 800e484:	46bd      	mov	sp, r7
 800e486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48a:	4770      	bx	lr

0800e48c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e48c:	b480      	push	{r7}
 800e48e:	b083      	sub	sp, #12
 800e490:	af00      	add	r7, sp, #0
 800e492:	4603      	mov	r3, r0
 800e494:	6039      	str	r1, [r7, #0]
 800e496:	71fb      	strb	r3, [r7, #7]
 800e498:	4613      	mov	r3, r2
 800e49a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e49c:	79fb      	ldrb	r3, [r7, #7]
 800e49e:	2b23      	cmp	r3, #35	@ 0x23
 800e4a0:	d84a      	bhi.n	800e538 <CDC_Control_FS+0xac>
 800e4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e4a8 <CDC_Control_FS+0x1c>)
 800e4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4a8:	0800e539 	.word	0x0800e539
 800e4ac:	0800e539 	.word	0x0800e539
 800e4b0:	0800e539 	.word	0x0800e539
 800e4b4:	0800e539 	.word	0x0800e539
 800e4b8:	0800e539 	.word	0x0800e539
 800e4bc:	0800e539 	.word	0x0800e539
 800e4c0:	0800e539 	.word	0x0800e539
 800e4c4:	0800e539 	.word	0x0800e539
 800e4c8:	0800e539 	.word	0x0800e539
 800e4cc:	0800e539 	.word	0x0800e539
 800e4d0:	0800e539 	.word	0x0800e539
 800e4d4:	0800e539 	.word	0x0800e539
 800e4d8:	0800e539 	.word	0x0800e539
 800e4dc:	0800e539 	.word	0x0800e539
 800e4e0:	0800e539 	.word	0x0800e539
 800e4e4:	0800e539 	.word	0x0800e539
 800e4e8:	0800e539 	.word	0x0800e539
 800e4ec:	0800e539 	.word	0x0800e539
 800e4f0:	0800e539 	.word	0x0800e539
 800e4f4:	0800e539 	.word	0x0800e539
 800e4f8:	0800e539 	.word	0x0800e539
 800e4fc:	0800e539 	.word	0x0800e539
 800e500:	0800e539 	.word	0x0800e539
 800e504:	0800e539 	.word	0x0800e539
 800e508:	0800e539 	.word	0x0800e539
 800e50c:	0800e539 	.word	0x0800e539
 800e510:	0800e539 	.word	0x0800e539
 800e514:	0800e539 	.word	0x0800e539
 800e518:	0800e539 	.word	0x0800e539
 800e51c:	0800e539 	.word	0x0800e539
 800e520:	0800e539 	.word	0x0800e539
 800e524:	0800e539 	.word	0x0800e539
 800e528:	0800e539 	.word	0x0800e539
 800e52c:	0800e539 	.word	0x0800e539
 800e530:	0800e539 	.word	0x0800e539
 800e534:	0800e539 	.word	0x0800e539
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e538:	bf00      	nop
  }

  return (USBD_OK);
 800e53a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	370c      	adds	r7, #12
 800e540:	46bd      	mov	sp, r7
 800e542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e546:	4770      	bx	lr

0800e548 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b082      	sub	sp, #8
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
 800e550:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e552:	6879      	ldr	r1, [r7, #4]
 800e554:	4805      	ldr	r0, [pc, #20]	@ (800e56c <CDC_Receive_FS+0x24>)
 800e556:	f7fb fd3d 	bl	8009fd4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e55a:	4804      	ldr	r0, [pc, #16]	@ (800e56c <CDC_Receive_FS+0x24>)
 800e55c:	f7fb fd98 	bl	800a090 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e560:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e562:	4618      	mov	r0, r3
 800e564:	3708      	adds	r7, #8
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}
 800e56a:	bf00      	nop
 800e56c:	20004dd8 	.word	0x20004dd8

0800e570 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
 800e578:	460b      	mov	r3, r1
 800e57a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e57c:	2300      	movs	r3, #0
 800e57e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e580:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b8 <CDC_Transmit_FS+0x48>)
 800e582:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e586:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d001      	beq.n	800e596 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e592:	2301      	movs	r3, #1
 800e594:	e00b      	b.n	800e5ae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e596:	887b      	ldrh	r3, [r7, #2]
 800e598:	461a      	mov	r2, r3
 800e59a:	6879      	ldr	r1, [r7, #4]
 800e59c:	4806      	ldr	r0, [pc, #24]	@ (800e5b8 <CDC_Transmit_FS+0x48>)
 800e59e:	f7fb fcf7 	bl	8009f90 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e5a2:	4805      	ldr	r0, [pc, #20]	@ (800e5b8 <CDC_Transmit_FS+0x48>)
 800e5a4:	f7fb fd34 	bl	800a010 <USBD_CDC_TransmitPacket>
 800e5a8:	4603      	mov	r3, r0
 800e5aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	3710      	adds	r7, #16
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	bd80      	pop	{r7, pc}
 800e5b6:	bf00      	nop
 800e5b8:	20004dd8 	.word	0x20004dd8

0800e5bc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e5bc:	b480      	push	{r7}
 800e5be:	b087      	sub	sp, #28
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	60f8      	str	r0, [r7, #12]
 800e5c4:	60b9      	str	r1, [r7, #8]
 800e5c6:	4613      	mov	r3, r2
 800e5c8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e5ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	371c      	adds	r7, #28
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5dc:	4770      	bx	lr
	...

0800e5e0 <_write>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int _write(int file, char *ptr, int len)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b084      	sub	sp, #16
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	60f8      	str	r0, [r7, #12]
 800e5e8:	60b9      	str	r1, [r7, #8]
 800e5ea:	607a      	str	r2, [r7, #4]
    // Check if USB is configured and ready
    if(hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)
 800e5ec:	4b08      	ldr	r3, [pc, #32]	@ (800e610 <_write+0x30>)
 800e5ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5f2:	b2db      	uxtb	r3, r3
 800e5f4:	2b03      	cmp	r3, #3
 800e5f6:	d105      	bne.n	800e604 <_write+0x24>
    {
        CDC_Transmit_FS((uint8_t*)ptr, len);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	b29b      	uxth	r3, r3
 800e5fc:	4619      	mov	r1, r3
 800e5fe:	68b8      	ldr	r0, [r7, #8]
 800e600:	f7ff ffb6 	bl	800e570 <CDC_Transmit_FS>
    }
    return len;
 800e604:	687b      	ldr	r3, [r7, #4]
}
 800e606:	4618      	mov	r0, r3
 800e608:	3710      	adds	r7, #16
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}
 800e60e:	bf00      	nop
 800e610:	20004dd8 	.word	0x20004dd8

0800e614 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e614:	b480      	push	{r7}
 800e616:	b083      	sub	sp, #12
 800e618:	af00      	add	r7, sp, #0
 800e61a:	4603      	mov	r3, r0
 800e61c:	6039      	str	r1, [r7, #0]
 800e61e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	2212      	movs	r2, #18
 800e624:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e626:	4b03      	ldr	r3, [pc, #12]	@ (800e634 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e628:	4618      	mov	r0, r3
 800e62a:	370c      	adds	r7, #12
 800e62c:	46bd      	mov	sp, r7
 800e62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e632:	4770      	bx	lr
 800e634:	200000e8 	.word	0x200000e8

0800e638 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e638:	b480      	push	{r7}
 800e63a:	b083      	sub	sp, #12
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	4603      	mov	r3, r0
 800e640:	6039      	str	r1, [r7, #0]
 800e642:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	2204      	movs	r2, #4
 800e648:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e64a:	4b03      	ldr	r3, [pc, #12]	@ (800e658 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	370c      	adds	r7, #12
 800e650:	46bd      	mov	sp, r7
 800e652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e656:	4770      	bx	lr
 800e658:	200000fc 	.word	0x200000fc

0800e65c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	4603      	mov	r3, r0
 800e664:	6039      	str	r1, [r7, #0]
 800e666:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e668:	79fb      	ldrb	r3, [r7, #7]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d105      	bne.n	800e67a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e66e:	683a      	ldr	r2, [r7, #0]
 800e670:	4907      	ldr	r1, [pc, #28]	@ (800e690 <USBD_FS_ProductStrDescriptor+0x34>)
 800e672:	4808      	ldr	r0, [pc, #32]	@ (800e694 <USBD_FS_ProductStrDescriptor+0x38>)
 800e674:	f7fc ff88 	bl	800b588 <USBD_GetString>
 800e678:	e004      	b.n	800e684 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e67a:	683a      	ldr	r2, [r7, #0]
 800e67c:	4904      	ldr	r1, [pc, #16]	@ (800e690 <USBD_FS_ProductStrDescriptor+0x34>)
 800e67e:	4805      	ldr	r0, [pc, #20]	@ (800e694 <USBD_FS_ProductStrDescriptor+0x38>)
 800e680:	f7fc ff82 	bl	800b588 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e684:	4b02      	ldr	r3, [pc, #8]	@ (800e690 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e686:	4618      	mov	r0, r3
 800e688:	3708      	adds	r7, #8
 800e68a:	46bd      	mov	sp, r7
 800e68c:	bd80      	pop	{r7, pc}
 800e68e:	bf00      	nop
 800e690:	200060b4 	.word	0x200060b4
 800e694:	080105bc 	.word	0x080105bc

0800e698 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b082      	sub	sp, #8
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	4603      	mov	r3, r0
 800e6a0:	6039      	str	r1, [r7, #0]
 800e6a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e6a4:	683a      	ldr	r2, [r7, #0]
 800e6a6:	4904      	ldr	r1, [pc, #16]	@ (800e6b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e6a8:	4804      	ldr	r0, [pc, #16]	@ (800e6bc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e6aa:	f7fc ff6d 	bl	800b588 <USBD_GetString>
  return USBD_StrDesc;
 800e6ae:	4b02      	ldr	r3, [pc, #8]	@ (800e6b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	3708      	adds	r7, #8
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}
 800e6b8:	200060b4 	.word	0x200060b4
 800e6bc:	080105d4 	.word	0x080105d4

0800e6c0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b082      	sub	sp, #8
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	6039      	str	r1, [r7, #0]
 800e6ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	221a      	movs	r2, #26
 800e6d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e6d2:	f000 f843 	bl	800e75c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e6d6:	4b02      	ldr	r3, [pc, #8]	@ (800e6e0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	3708      	adds	r7, #8
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	20000100 	.word	0x20000100

0800e6e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	4603      	mov	r3, r0
 800e6ec:	6039      	str	r1, [r7, #0]
 800e6ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e6f0:	79fb      	ldrb	r3, [r7, #7]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d105      	bne.n	800e702 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e6f6:	683a      	ldr	r2, [r7, #0]
 800e6f8:	4907      	ldr	r1, [pc, #28]	@ (800e718 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e6fa:	4808      	ldr	r0, [pc, #32]	@ (800e71c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e6fc:	f7fc ff44 	bl	800b588 <USBD_GetString>
 800e700:	e004      	b.n	800e70c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e702:	683a      	ldr	r2, [r7, #0]
 800e704:	4904      	ldr	r1, [pc, #16]	@ (800e718 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e706:	4805      	ldr	r0, [pc, #20]	@ (800e71c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e708:	f7fc ff3e 	bl	800b588 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e70c:	4b02      	ldr	r3, [pc, #8]	@ (800e718 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e70e:	4618      	mov	r0, r3
 800e710:	3708      	adds	r7, #8
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	200060b4 	.word	0x200060b4
 800e71c:	080105e8 	.word	0x080105e8

0800e720 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e720:	b580      	push	{r7, lr}
 800e722:	b082      	sub	sp, #8
 800e724:	af00      	add	r7, sp, #0
 800e726:	4603      	mov	r3, r0
 800e728:	6039      	str	r1, [r7, #0]
 800e72a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e72c:	79fb      	ldrb	r3, [r7, #7]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d105      	bne.n	800e73e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e732:	683a      	ldr	r2, [r7, #0]
 800e734:	4907      	ldr	r1, [pc, #28]	@ (800e754 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e736:	4808      	ldr	r0, [pc, #32]	@ (800e758 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e738:	f7fc ff26 	bl	800b588 <USBD_GetString>
 800e73c:	e004      	b.n	800e748 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e73e:	683a      	ldr	r2, [r7, #0]
 800e740:	4904      	ldr	r1, [pc, #16]	@ (800e754 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e742:	4805      	ldr	r0, [pc, #20]	@ (800e758 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e744:	f7fc ff20 	bl	800b588 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e748:	4b02      	ldr	r3, [pc, #8]	@ (800e754 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3708      	adds	r7, #8
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}
 800e752:	bf00      	nop
 800e754:	200060b4 	.word	0x200060b4
 800e758:	080105f4 	.word	0x080105f4

0800e75c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b084      	sub	sp, #16
 800e760:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e762:	4b0f      	ldr	r3, [pc, #60]	@ (800e7a0 <Get_SerialNum+0x44>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e768:	4b0e      	ldr	r3, [pc, #56]	@ (800e7a4 <Get_SerialNum+0x48>)
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e76e:	4b0e      	ldr	r3, [pc, #56]	@ (800e7a8 <Get_SerialNum+0x4c>)
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e774:	68fa      	ldr	r2, [r7, #12]
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	4413      	add	r3, r2
 800e77a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d009      	beq.n	800e796 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e782:	2208      	movs	r2, #8
 800e784:	4909      	ldr	r1, [pc, #36]	@ (800e7ac <Get_SerialNum+0x50>)
 800e786:	68f8      	ldr	r0, [r7, #12]
 800e788:	f000 f814 	bl	800e7b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e78c:	2204      	movs	r2, #4
 800e78e:	4908      	ldr	r1, [pc, #32]	@ (800e7b0 <Get_SerialNum+0x54>)
 800e790:	68b8      	ldr	r0, [r7, #8]
 800e792:	f000 f80f 	bl	800e7b4 <IntToUnicode>
  }
}
 800e796:	bf00      	nop
 800e798:	3710      	adds	r7, #16
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	1fff7a10 	.word	0x1fff7a10
 800e7a4:	1fff7a14 	.word	0x1fff7a14
 800e7a8:	1fff7a18 	.word	0x1fff7a18
 800e7ac:	20000102 	.word	0x20000102
 800e7b0:	20000112 	.word	0x20000112

0800e7b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b087      	sub	sp, #28
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	60f8      	str	r0, [r7, #12]
 800e7bc:	60b9      	str	r1, [r7, #8]
 800e7be:	4613      	mov	r3, r2
 800e7c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	75fb      	strb	r3, [r7, #23]
 800e7ca:	e027      	b.n	800e81c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	0f1b      	lsrs	r3, r3, #28
 800e7d0:	2b09      	cmp	r3, #9
 800e7d2:	d80b      	bhi.n	800e7ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	0f1b      	lsrs	r3, r3, #28
 800e7d8:	b2da      	uxtb	r2, r3
 800e7da:	7dfb      	ldrb	r3, [r7, #23]
 800e7dc:	005b      	lsls	r3, r3, #1
 800e7de:	4619      	mov	r1, r3
 800e7e0:	68bb      	ldr	r3, [r7, #8]
 800e7e2:	440b      	add	r3, r1
 800e7e4:	3230      	adds	r2, #48	@ 0x30
 800e7e6:	b2d2      	uxtb	r2, r2
 800e7e8:	701a      	strb	r2, [r3, #0]
 800e7ea:	e00a      	b.n	800e802 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	0f1b      	lsrs	r3, r3, #28
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	7dfb      	ldrb	r3, [r7, #23]
 800e7f4:	005b      	lsls	r3, r3, #1
 800e7f6:	4619      	mov	r1, r3
 800e7f8:	68bb      	ldr	r3, [r7, #8]
 800e7fa:	440b      	add	r3, r1
 800e7fc:	3237      	adds	r2, #55	@ 0x37
 800e7fe:	b2d2      	uxtb	r2, r2
 800e800:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	011b      	lsls	r3, r3, #4
 800e806:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e808:	7dfb      	ldrb	r3, [r7, #23]
 800e80a:	005b      	lsls	r3, r3, #1
 800e80c:	3301      	adds	r3, #1
 800e80e:	68ba      	ldr	r2, [r7, #8]
 800e810:	4413      	add	r3, r2
 800e812:	2200      	movs	r2, #0
 800e814:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e816:	7dfb      	ldrb	r3, [r7, #23]
 800e818:	3301      	adds	r3, #1
 800e81a:	75fb      	strb	r3, [r7, #23]
 800e81c:	7dfa      	ldrb	r2, [r7, #23]
 800e81e:	79fb      	ldrb	r3, [r7, #7]
 800e820:	429a      	cmp	r2, r3
 800e822:	d3d3      	bcc.n	800e7cc <IntToUnicode+0x18>
  }
}
 800e824:	bf00      	nop
 800e826:	bf00      	nop
 800e828:	371c      	adds	r7, #28
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr
	...

0800e834 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b08a      	sub	sp, #40	@ 0x28
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e83c:	f107 0314 	add.w	r3, r7, #20
 800e840:	2200      	movs	r2, #0
 800e842:	601a      	str	r2, [r3, #0]
 800e844:	605a      	str	r2, [r3, #4]
 800e846:	609a      	str	r2, [r3, #8]
 800e848:	60da      	str	r2, [r3, #12]
 800e84a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e854:	d13a      	bne.n	800e8cc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e856:	2300      	movs	r3, #0
 800e858:	613b      	str	r3, [r7, #16]
 800e85a:	4b1e      	ldr	r3, [pc, #120]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e85c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e85e:	4a1d      	ldr	r2, [pc, #116]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e860:	f043 0301 	orr.w	r3, r3, #1
 800e864:	6313      	str	r3, [r2, #48]	@ 0x30
 800e866:	4b1b      	ldr	r3, [pc, #108]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e86a:	f003 0301 	and.w	r3, r3, #1
 800e86e:	613b      	str	r3, [r7, #16]
 800e870:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e872:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e878:	2302      	movs	r3, #2
 800e87a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e87c:	2300      	movs	r3, #0
 800e87e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e880:	2303      	movs	r3, #3
 800e882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e884:	230a      	movs	r3, #10
 800e886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e888:	f107 0314 	add.w	r3, r7, #20
 800e88c:	4619      	mov	r1, r3
 800e88e:	4812      	ldr	r0, [pc, #72]	@ (800e8d8 <HAL_PCD_MspInit+0xa4>)
 800e890:	f7f4 fc78 	bl	8003184 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e894:	4b0f      	ldr	r3, [pc, #60]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e898:	4a0e      	ldr	r2, [pc, #56]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e89a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e89e:	6353      	str	r3, [r2, #52]	@ 0x34
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	60fb      	str	r3, [r7, #12]
 800e8a4:	4b0b      	ldr	r3, [pc, #44]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e8a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e8a8:	4a0a      	ldr	r2, [pc, #40]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e8aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e8ae:	6453      	str	r3, [r2, #68]	@ 0x44
 800e8b0:	4b08      	ldr	r3, [pc, #32]	@ (800e8d4 <HAL_PCD_MspInit+0xa0>)
 800e8b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e8b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e8b8:	60fb      	str	r3, [r7, #12]
 800e8ba:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e8bc:	2200      	movs	r2, #0
 800e8be:	2105      	movs	r1, #5
 800e8c0:	2043      	movs	r0, #67	@ 0x43
 800e8c2:	f7f4 fc1b 	bl	80030fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e8c6:	2043      	movs	r0, #67	@ 0x43
 800e8c8:	f7f4 fc44 	bl	8003154 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e8cc:	bf00      	nop
 800e8ce:	3728      	adds	r7, #40	@ 0x28
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}
 800e8d4:	40023800 	.word	0x40023800
 800e8d8:	40020000 	.word	0x40020000

0800e8dc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b082      	sub	sp, #8
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e8f0:	4619      	mov	r1, r3
 800e8f2:	4610      	mov	r0, r2
 800e8f4:	f7fb fcd1 	bl	800a29a <USBD_LL_SetupStage>
}
 800e8f8:	bf00      	nop
 800e8fa:	3708      	adds	r7, #8
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}

0800e900 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b082      	sub	sp, #8
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
 800e908:	460b      	mov	r3, r1
 800e90a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e912:	78fa      	ldrb	r2, [r7, #3]
 800e914:	6879      	ldr	r1, [r7, #4]
 800e916:	4613      	mov	r3, r2
 800e918:	00db      	lsls	r3, r3, #3
 800e91a:	4413      	add	r3, r2
 800e91c:	009b      	lsls	r3, r3, #2
 800e91e:	440b      	add	r3, r1
 800e920:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e924:	681a      	ldr	r2, [r3, #0]
 800e926:	78fb      	ldrb	r3, [r7, #3]
 800e928:	4619      	mov	r1, r3
 800e92a:	f7fb fd0b 	bl	800a344 <USBD_LL_DataOutStage>
}
 800e92e:	bf00      	nop
 800e930:	3708      	adds	r7, #8
 800e932:	46bd      	mov	sp, r7
 800e934:	bd80      	pop	{r7, pc}

0800e936 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e936:	b580      	push	{r7, lr}
 800e938:	b082      	sub	sp, #8
 800e93a:	af00      	add	r7, sp, #0
 800e93c:	6078      	str	r0, [r7, #4]
 800e93e:	460b      	mov	r3, r1
 800e940:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e948:	78fa      	ldrb	r2, [r7, #3]
 800e94a:	6879      	ldr	r1, [r7, #4]
 800e94c:	4613      	mov	r3, r2
 800e94e:	00db      	lsls	r3, r3, #3
 800e950:	4413      	add	r3, r2
 800e952:	009b      	lsls	r3, r3, #2
 800e954:	440b      	add	r3, r1
 800e956:	3320      	adds	r3, #32
 800e958:	681a      	ldr	r2, [r3, #0]
 800e95a:	78fb      	ldrb	r3, [r7, #3]
 800e95c:	4619      	mov	r1, r3
 800e95e:	f7fb fdad 	bl	800a4bc <USBD_LL_DataInStage>
}
 800e962:	bf00      	nop
 800e964:	3708      	adds	r7, #8
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}

0800e96a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e96a:	b580      	push	{r7, lr}
 800e96c:	b082      	sub	sp, #8
 800e96e:	af00      	add	r7, sp, #0
 800e970:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e978:	4618      	mov	r0, r3
 800e97a:	f7fb fef1 	bl	800a760 <USBD_LL_SOF>
}
 800e97e:	bf00      	nop
 800e980:	3708      	adds	r7, #8
 800e982:	46bd      	mov	sp, r7
 800e984:	bd80      	pop	{r7, pc}

0800e986 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e986:	b580      	push	{r7, lr}
 800e988:	b084      	sub	sp, #16
 800e98a:	af00      	add	r7, sp, #0
 800e98c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e98e:	2301      	movs	r3, #1
 800e990:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	79db      	ldrb	r3, [r3, #7]
 800e996:	2b02      	cmp	r3, #2
 800e998:	d001      	beq.n	800e99e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e99a:	f7f2 fc10 	bl	80011be <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e9a4:	7bfa      	ldrb	r2, [r7, #15]
 800e9a6:	4611      	mov	r1, r2
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	f7fb fe95 	bl	800a6d8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	f7fb fe3c 	bl	800a632 <USBD_LL_Reset>
}
 800e9ba:	bf00      	nop
 800e9bc:	3710      	adds	r7, #16
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}

0800e9c2 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9c2:	b580      	push	{r7, lr}
 800e9c4:	b082      	sub	sp, #8
 800e9c6:	af00      	add	r7, sp, #0
 800e9c8:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	f7fb fe91 	bl	800a6f8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	687a      	ldr	r2, [r7, #4]
 800e9e2:	6812      	ldr	r2, [r2, #0]
 800e9e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e9e8:	f043 0301 	orr.w	r3, r3, #1
 800e9ec:	6013      	str	r3, [r2, #0]
//  if (hpcd->Init.low_power_enable)
//  {
//    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
//    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
//  }
  HAL_PCD_ResumeCallback(hpcd);
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f000 f804 	bl	800e9fc <HAL_PCD_ResumeCallback>
  /* USER CODE END 2 */
}
 800e9f4:	bf00      	nop
 800e9f6:	3708      	adds	r7, #8
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}

0800e9fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b082      	sub	sp, #8
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f7fb fe90 	bl	800a730 <USBD_LL_Resume>
}
 800ea10:	bf00      	nop
 800ea12:	3708      	adds	r7, #8
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd80      	pop	{r7, pc}

0800ea18 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b082      	sub	sp, #8
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	460b      	mov	r3, r1
 800ea22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea2a:	78fa      	ldrb	r2, [r7, #3]
 800ea2c:	4611      	mov	r1, r2
 800ea2e:	4618      	mov	r0, r3
 800ea30:	f7fb fee8 	bl	800a804 <USBD_LL_IsoOUTIncomplete>
}
 800ea34:	bf00      	nop
 800ea36:	3708      	adds	r7, #8
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}

0800ea3c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b082      	sub	sp, #8
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
 800ea44:	460b      	mov	r3, r1
 800ea46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea4e:	78fa      	ldrb	r2, [r7, #3]
 800ea50:	4611      	mov	r1, r2
 800ea52:	4618      	mov	r0, r3
 800ea54:	f7fb fea4 	bl	800a7a0 <USBD_LL_IsoINIncomplete>
}
 800ea58:	bf00      	nop
 800ea5a:	3708      	adds	r7, #8
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	bd80      	pop	{r7, pc}

0800ea60 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea60:	b580      	push	{r7, lr}
 800ea62:	b082      	sub	sp, #8
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea6e:	4618      	mov	r0, r3
 800ea70:	f7fb fefa 	bl	800a868 <USBD_LL_DevConnected>
}
 800ea74:	bf00      	nop
 800ea76:	3708      	adds	r7, #8
 800ea78:	46bd      	mov	sp, r7
 800ea7a:	bd80      	pop	{r7, pc}

0800ea7c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b082      	sub	sp, #8
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f7fb fef7 	bl	800a87e <USBD_LL_DevDisconnected>
}
 800ea90:	bf00      	nop
 800ea92:	3708      	adds	r7, #8
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b082      	sub	sp, #8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d13c      	bne.n	800eb22 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800eaa8:	4a20      	ldr	r2, [pc, #128]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	4a1e      	ldr	r2, [pc, #120]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eab4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800eab8:	4b1c      	ldr	r3, [pc, #112]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eaba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800eabe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800eac0:	4b1a      	ldr	r3, [pc, #104]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eac2:	2204      	movs	r2, #4
 800eac4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800eac6:	4b19      	ldr	r3, [pc, #100]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eac8:	2202      	movs	r2, #2
 800eaca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800eacc:	4b17      	ldr	r3, [pc, #92]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eace:	2200      	movs	r2, #0
 800ead0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ead2:	4b16      	ldr	r3, [pc, #88]	@ (800eb2c <USBD_LL_Init+0x94>)
 800ead4:	2202      	movs	r2, #2
 800ead6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ead8:	4b14      	ldr	r3, [pc, #80]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eada:	2200      	movs	r2, #0
 800eadc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800eade:	4b13      	ldr	r3, [pc, #76]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eae0:	2200      	movs	r2, #0
 800eae2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800eae4:	4b11      	ldr	r3, [pc, #68]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eae6:	2200      	movs	r2, #0
 800eae8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800eaea:	4b10      	ldr	r3, [pc, #64]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eaec:	2200      	movs	r2, #0
 800eaee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800eaf0:	4b0e      	ldr	r3, [pc, #56]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800eaf6:	480d      	ldr	r0, [pc, #52]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eaf8:	f7f4 ffd0 	bl	8003a9c <HAL_PCD_Init>
 800eafc:	4603      	mov	r3, r0
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d001      	beq.n	800eb06 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800eb02:	f7f2 fb5c 	bl	80011be <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800eb06:	2180      	movs	r1, #128	@ 0x80
 800eb08:	4808      	ldr	r0, [pc, #32]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eb0a:	f7f6 fa08 	bl	8004f1e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800eb0e:	2240      	movs	r2, #64	@ 0x40
 800eb10:	2100      	movs	r1, #0
 800eb12:	4806      	ldr	r0, [pc, #24]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eb14:	f7f6 f9bc 	bl	8004e90 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800eb18:	2280      	movs	r2, #128	@ 0x80
 800eb1a:	2101      	movs	r1, #1
 800eb1c:	4803      	ldr	r0, [pc, #12]	@ (800eb2c <USBD_LL_Init+0x94>)
 800eb1e:	f7f6 f9b7 	bl	8004e90 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3708      	adds	r7, #8
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}
 800eb2c:	200062b4 	.word	0x200062b4

0800eb30 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb38:	2300      	movs	r3, #0
 800eb3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7f5 f8c2 	bl	8003cd0 <HAL_PCD_Start>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb50:	7bfb      	ldrb	r3, [r7, #15]
 800eb52:	4618      	mov	r0, r3
 800eb54:	f000 f942 	bl	800eddc <USBD_Get_USB_Status>
 800eb58:	4603      	mov	r3, r0
 800eb5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3710      	adds	r7, #16
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}

0800eb66 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800eb66:	b580      	push	{r7, lr}
 800eb68:	b084      	sub	sp, #16
 800eb6a:	af00      	add	r7, sp, #0
 800eb6c:	6078      	str	r0, [r7, #4]
 800eb6e:	4608      	mov	r0, r1
 800eb70:	4611      	mov	r1, r2
 800eb72:	461a      	mov	r2, r3
 800eb74:	4603      	mov	r3, r0
 800eb76:	70fb      	strb	r3, [r7, #3]
 800eb78:	460b      	mov	r3, r1
 800eb7a:	70bb      	strb	r3, [r7, #2]
 800eb7c:	4613      	mov	r3, r2
 800eb7e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb80:	2300      	movs	r3, #0
 800eb82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb84:	2300      	movs	r3, #0
 800eb86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800eb8e:	78bb      	ldrb	r3, [r7, #2]
 800eb90:	883a      	ldrh	r2, [r7, #0]
 800eb92:	78f9      	ldrb	r1, [r7, #3]
 800eb94:	f7f5 fd96 	bl	80046c4 <HAL_PCD_EP_Open>
 800eb98:	4603      	mov	r3, r0
 800eb9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb9c:	7bfb      	ldrb	r3, [r7, #15]
 800eb9e:	4618      	mov	r0, r3
 800eba0:	f000 f91c 	bl	800eddc <USBD_Get_USB_Status>
 800eba4:	4603      	mov	r3, r0
 800eba6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eba8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebaa:	4618      	mov	r0, r3
 800ebac:	3710      	adds	r7, #16
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	bd80      	pop	{r7, pc}

0800ebb2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ebb2:	b580      	push	{r7, lr}
 800ebb4:	b084      	sub	sp, #16
 800ebb6:	af00      	add	r7, sp, #0
 800ebb8:	6078      	str	r0, [r7, #4]
 800ebba:	460b      	mov	r3, r1
 800ebbc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ebcc:	78fa      	ldrb	r2, [r7, #3]
 800ebce:	4611      	mov	r1, r2
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f7f5 fde1 	bl	8004798 <HAL_PCD_EP_Close>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ebda:	7bfb      	ldrb	r3, [r7, #15]
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f000 f8fd 	bl	800eddc <USBD_Get_USB_Status>
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ebe6:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebe8:	4618      	mov	r0, r3
 800ebea:	3710      	adds	r7, #16
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}

0800ebf0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b084      	sub	sp, #16
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	460b      	mov	r3, r1
 800ebfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec00:	2300      	movs	r3, #0
 800ec02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ec0a:	78fa      	ldrb	r2, [r7, #3]
 800ec0c:	4611      	mov	r1, r2
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f7f5 fe99 	bl	8004946 <HAL_PCD_EP_SetStall>
 800ec14:	4603      	mov	r3, r0
 800ec16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec18:	7bfb      	ldrb	r3, [r7, #15]
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f000 f8de 	bl	800eddc <USBD_Get_USB_Status>
 800ec20:	4603      	mov	r3, r0
 800ec22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec24:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3710      	adds	r7, #16
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}

0800ec2e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec2e:	b580      	push	{r7, lr}
 800ec30:	b084      	sub	sp, #16
 800ec32:	af00      	add	r7, sp, #0
 800ec34:	6078      	str	r0, [r7, #4]
 800ec36:	460b      	mov	r3, r1
 800ec38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ec48:	78fa      	ldrb	r2, [r7, #3]
 800ec4a:	4611      	mov	r1, r2
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f7f5 fedd 	bl	8004a0c <HAL_PCD_EP_ClrStall>
 800ec52:	4603      	mov	r3, r0
 800ec54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec56:	7bfb      	ldrb	r3, [r7, #15]
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f000 f8bf 	bl	800eddc <USBD_Get_USB_Status>
 800ec5e:	4603      	mov	r3, r0
 800ec60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec62:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec64:	4618      	mov	r0, r3
 800ec66:	3710      	adds	r7, #16
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}

0800ec6c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec6c:	b480      	push	{r7}
 800ec6e:	b085      	sub	sp, #20
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
 800ec74:	460b      	mov	r3, r1
 800ec76:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ec7e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ec80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	da0b      	bge.n	800eca0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ec88:	78fb      	ldrb	r3, [r7, #3]
 800ec8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ec8e:	68f9      	ldr	r1, [r7, #12]
 800ec90:	4613      	mov	r3, r2
 800ec92:	00db      	lsls	r3, r3, #3
 800ec94:	4413      	add	r3, r2
 800ec96:	009b      	lsls	r3, r3, #2
 800ec98:	440b      	add	r3, r1
 800ec9a:	3316      	adds	r3, #22
 800ec9c:	781b      	ldrb	r3, [r3, #0]
 800ec9e:	e00b      	b.n	800ecb8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800eca0:	78fb      	ldrb	r3, [r7, #3]
 800eca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eca6:	68f9      	ldr	r1, [r7, #12]
 800eca8:	4613      	mov	r3, r2
 800ecaa:	00db      	lsls	r3, r3, #3
 800ecac:	4413      	add	r3, r2
 800ecae:	009b      	lsls	r3, r3, #2
 800ecb0:	440b      	add	r3, r1
 800ecb2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ecb6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ecb8:	4618      	mov	r0, r3
 800ecba:	3714      	adds	r7, #20
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	4770      	bx	lr

0800ecc4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b084      	sub	sp, #16
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
 800eccc:	460b      	mov	r3, r1
 800ecce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ecde:	78fa      	ldrb	r2, [r7, #3]
 800ece0:	4611      	mov	r1, r2
 800ece2:	4618      	mov	r0, r3
 800ece4:	f7f5 fcca 	bl	800467c <HAL_PCD_SetAddress>
 800ece8:	4603      	mov	r3, r0
 800ecea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecec:	7bfb      	ldrb	r3, [r7, #15]
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f000 f874 	bl	800eddc <USBD_Get_USB_Status>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecf8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	3710      	adds	r7, #16
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bd80      	pop	{r7, pc}

0800ed02 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ed02:	b580      	push	{r7, lr}
 800ed04:	b086      	sub	sp, #24
 800ed06:	af00      	add	r7, sp, #0
 800ed08:	60f8      	str	r0, [r7, #12]
 800ed0a:	607a      	str	r2, [r7, #4]
 800ed0c:	603b      	str	r3, [r7, #0]
 800ed0e:	460b      	mov	r3, r1
 800ed10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed12:	2300      	movs	r3, #0
 800ed14:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed16:	2300      	movs	r3, #0
 800ed18:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ed20:	7af9      	ldrb	r1, [r7, #11]
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	687a      	ldr	r2, [r7, #4]
 800ed26:	f7f5 fdd4 	bl	80048d2 <HAL_PCD_EP_Transmit>
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed2e:	7dfb      	ldrb	r3, [r7, #23]
 800ed30:	4618      	mov	r0, r3
 800ed32:	f000 f853 	bl	800eddc <USBD_Get_USB_Status>
 800ed36:	4603      	mov	r3, r0
 800ed38:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ed3a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	3718      	adds	r7, #24
 800ed40:	46bd      	mov	sp, r7
 800ed42:	bd80      	pop	{r7, pc}

0800ed44 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b086      	sub	sp, #24
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	60f8      	str	r0, [r7, #12]
 800ed4c:	607a      	str	r2, [r7, #4]
 800ed4e:	603b      	str	r3, [r7, #0]
 800ed50:	460b      	mov	r3, r1
 800ed52:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed54:	2300      	movs	r3, #0
 800ed56:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed58:	2300      	movs	r3, #0
 800ed5a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ed62:	7af9      	ldrb	r1, [r7, #11]
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	687a      	ldr	r2, [r7, #4]
 800ed68:	f7f5 fd60 	bl	800482c <HAL_PCD_EP_Receive>
 800ed6c:	4603      	mov	r3, r0
 800ed6e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed70:	7dfb      	ldrb	r3, [r7, #23]
 800ed72:	4618      	mov	r0, r3
 800ed74:	f000 f832 	bl	800eddc <USBD_Get_USB_Status>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ed7c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ed7e:	4618      	mov	r0, r3
 800ed80:	3718      	adds	r7, #24
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bd80      	pop	{r7, pc}

0800ed86 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed86:	b580      	push	{r7, lr}
 800ed88:	b082      	sub	sp, #8
 800ed8a:	af00      	add	r7, sp, #0
 800ed8c:	6078      	str	r0, [r7, #4]
 800ed8e:	460b      	mov	r3, r1
 800ed90:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ed98:	78fa      	ldrb	r2, [r7, #3]
 800ed9a:	4611      	mov	r1, r2
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7f5 fd80 	bl	80048a2 <HAL_PCD_EP_GetRxCount>
 800eda2:	4603      	mov	r3, r0
}
 800eda4:	4618      	mov	r0, r3
 800eda6:	3708      	adds	r7, #8
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bd80      	pop	{r7, pc}

0800edac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800edac:	b480      	push	{r7}
 800edae:	b083      	sub	sp, #12
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800edb4:	4b03      	ldr	r3, [pc, #12]	@ (800edc4 <USBD_static_malloc+0x18>)
}
 800edb6:	4618      	mov	r0, r3
 800edb8:	370c      	adds	r7, #12
 800edba:	46bd      	mov	sp, r7
 800edbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc0:	4770      	bx	lr
 800edc2:	bf00      	nop
 800edc4:	20006798 	.word	0x20006798

0800edc8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800edc8:	b480      	push	{r7}
 800edca:	b083      	sub	sp, #12
 800edcc:	af00      	add	r7, sp, #0
 800edce:	6078      	str	r0, [r7, #4]

}
 800edd0:	bf00      	nop
 800edd2:	370c      	adds	r7, #12
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr

0800eddc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800eddc:	b480      	push	{r7}
 800edde:	b085      	sub	sp, #20
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	4603      	mov	r3, r0
 800ede4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ede6:	2300      	movs	r3, #0
 800ede8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800edea:	79fb      	ldrb	r3, [r7, #7]
 800edec:	2b03      	cmp	r3, #3
 800edee:	d817      	bhi.n	800ee20 <USBD_Get_USB_Status+0x44>
 800edf0:	a201      	add	r2, pc, #4	@ (adr r2, 800edf8 <USBD_Get_USB_Status+0x1c>)
 800edf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edf6:	bf00      	nop
 800edf8:	0800ee09 	.word	0x0800ee09
 800edfc:	0800ee0f 	.word	0x0800ee0f
 800ee00:	0800ee15 	.word	0x0800ee15
 800ee04:	0800ee1b 	.word	0x0800ee1b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	73fb      	strb	r3, [r7, #15]
    break;
 800ee0c:	e00b      	b.n	800ee26 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ee0e:	2303      	movs	r3, #3
 800ee10:	73fb      	strb	r3, [r7, #15]
    break;
 800ee12:	e008      	b.n	800ee26 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ee14:	2301      	movs	r3, #1
 800ee16:	73fb      	strb	r3, [r7, #15]
    break;
 800ee18:	e005      	b.n	800ee26 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ee1a:	2303      	movs	r3, #3
 800ee1c:	73fb      	strb	r3, [r7, #15]
    break;
 800ee1e:	e002      	b.n	800ee26 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ee20:	2303      	movs	r3, #3
 800ee22:	73fb      	strb	r3, [r7, #15]
    break;
 800ee24:	bf00      	nop
  }
  return usb_status;
 800ee26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee28:	4618      	mov	r0, r3
 800ee2a:	3714      	adds	r7, #20
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee32:	4770      	bx	lr

0800ee34 <malloc>:
 800ee34:	4b02      	ldr	r3, [pc, #8]	@ (800ee40 <malloc+0xc>)
 800ee36:	4601      	mov	r1, r0
 800ee38:	6818      	ldr	r0, [r3, #0]
 800ee3a:	f000 b825 	b.w	800ee88 <_malloc_r>
 800ee3e:	bf00      	nop
 800ee40:	20000128 	.word	0x20000128

0800ee44 <sbrk_aligned>:
 800ee44:	b570      	push	{r4, r5, r6, lr}
 800ee46:	4e0f      	ldr	r6, [pc, #60]	@ (800ee84 <sbrk_aligned+0x40>)
 800ee48:	460c      	mov	r4, r1
 800ee4a:	6831      	ldr	r1, [r6, #0]
 800ee4c:	4605      	mov	r5, r0
 800ee4e:	b911      	cbnz	r1, 800ee56 <sbrk_aligned+0x12>
 800ee50:	f000 fb4a 	bl	800f4e8 <_sbrk_r>
 800ee54:	6030      	str	r0, [r6, #0]
 800ee56:	4621      	mov	r1, r4
 800ee58:	4628      	mov	r0, r5
 800ee5a:	f000 fb45 	bl	800f4e8 <_sbrk_r>
 800ee5e:	1c43      	adds	r3, r0, #1
 800ee60:	d103      	bne.n	800ee6a <sbrk_aligned+0x26>
 800ee62:	f04f 34ff 	mov.w	r4, #4294967295
 800ee66:	4620      	mov	r0, r4
 800ee68:	bd70      	pop	{r4, r5, r6, pc}
 800ee6a:	1cc4      	adds	r4, r0, #3
 800ee6c:	f024 0403 	bic.w	r4, r4, #3
 800ee70:	42a0      	cmp	r0, r4
 800ee72:	d0f8      	beq.n	800ee66 <sbrk_aligned+0x22>
 800ee74:	1a21      	subs	r1, r4, r0
 800ee76:	4628      	mov	r0, r5
 800ee78:	f000 fb36 	bl	800f4e8 <_sbrk_r>
 800ee7c:	3001      	adds	r0, #1
 800ee7e:	d1f2      	bne.n	800ee66 <sbrk_aligned+0x22>
 800ee80:	e7ef      	b.n	800ee62 <sbrk_aligned+0x1e>
 800ee82:	bf00      	nop
 800ee84:	200069b8 	.word	0x200069b8

0800ee88 <_malloc_r>:
 800ee88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee8c:	1ccd      	adds	r5, r1, #3
 800ee8e:	f025 0503 	bic.w	r5, r5, #3
 800ee92:	3508      	adds	r5, #8
 800ee94:	2d0c      	cmp	r5, #12
 800ee96:	bf38      	it	cc
 800ee98:	250c      	movcc	r5, #12
 800ee9a:	2d00      	cmp	r5, #0
 800ee9c:	4606      	mov	r6, r0
 800ee9e:	db01      	blt.n	800eea4 <_malloc_r+0x1c>
 800eea0:	42a9      	cmp	r1, r5
 800eea2:	d904      	bls.n	800eeae <_malloc_r+0x26>
 800eea4:	230c      	movs	r3, #12
 800eea6:	6033      	str	r3, [r6, #0]
 800eea8:	2000      	movs	r0, #0
 800eeaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eeae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ef84 <_malloc_r+0xfc>
 800eeb2:	f000 f869 	bl	800ef88 <__malloc_lock>
 800eeb6:	f8d8 3000 	ldr.w	r3, [r8]
 800eeba:	461c      	mov	r4, r3
 800eebc:	bb44      	cbnz	r4, 800ef10 <_malloc_r+0x88>
 800eebe:	4629      	mov	r1, r5
 800eec0:	4630      	mov	r0, r6
 800eec2:	f7ff ffbf 	bl	800ee44 <sbrk_aligned>
 800eec6:	1c43      	adds	r3, r0, #1
 800eec8:	4604      	mov	r4, r0
 800eeca:	d158      	bne.n	800ef7e <_malloc_r+0xf6>
 800eecc:	f8d8 4000 	ldr.w	r4, [r8]
 800eed0:	4627      	mov	r7, r4
 800eed2:	2f00      	cmp	r7, #0
 800eed4:	d143      	bne.n	800ef5e <_malloc_r+0xd6>
 800eed6:	2c00      	cmp	r4, #0
 800eed8:	d04b      	beq.n	800ef72 <_malloc_r+0xea>
 800eeda:	6823      	ldr	r3, [r4, #0]
 800eedc:	4639      	mov	r1, r7
 800eede:	4630      	mov	r0, r6
 800eee0:	eb04 0903 	add.w	r9, r4, r3
 800eee4:	f000 fb00 	bl	800f4e8 <_sbrk_r>
 800eee8:	4581      	cmp	r9, r0
 800eeea:	d142      	bne.n	800ef72 <_malloc_r+0xea>
 800eeec:	6821      	ldr	r1, [r4, #0]
 800eeee:	1a6d      	subs	r5, r5, r1
 800eef0:	4629      	mov	r1, r5
 800eef2:	4630      	mov	r0, r6
 800eef4:	f7ff ffa6 	bl	800ee44 <sbrk_aligned>
 800eef8:	3001      	adds	r0, #1
 800eefa:	d03a      	beq.n	800ef72 <_malloc_r+0xea>
 800eefc:	6823      	ldr	r3, [r4, #0]
 800eefe:	442b      	add	r3, r5
 800ef00:	6023      	str	r3, [r4, #0]
 800ef02:	f8d8 3000 	ldr.w	r3, [r8]
 800ef06:	685a      	ldr	r2, [r3, #4]
 800ef08:	bb62      	cbnz	r2, 800ef64 <_malloc_r+0xdc>
 800ef0a:	f8c8 7000 	str.w	r7, [r8]
 800ef0e:	e00f      	b.n	800ef30 <_malloc_r+0xa8>
 800ef10:	6822      	ldr	r2, [r4, #0]
 800ef12:	1b52      	subs	r2, r2, r5
 800ef14:	d420      	bmi.n	800ef58 <_malloc_r+0xd0>
 800ef16:	2a0b      	cmp	r2, #11
 800ef18:	d917      	bls.n	800ef4a <_malloc_r+0xc2>
 800ef1a:	1961      	adds	r1, r4, r5
 800ef1c:	42a3      	cmp	r3, r4
 800ef1e:	6025      	str	r5, [r4, #0]
 800ef20:	bf18      	it	ne
 800ef22:	6059      	strne	r1, [r3, #4]
 800ef24:	6863      	ldr	r3, [r4, #4]
 800ef26:	bf08      	it	eq
 800ef28:	f8c8 1000 	streq.w	r1, [r8]
 800ef2c:	5162      	str	r2, [r4, r5]
 800ef2e:	604b      	str	r3, [r1, #4]
 800ef30:	4630      	mov	r0, r6
 800ef32:	f000 f82f 	bl	800ef94 <__malloc_unlock>
 800ef36:	f104 000b 	add.w	r0, r4, #11
 800ef3a:	1d23      	adds	r3, r4, #4
 800ef3c:	f020 0007 	bic.w	r0, r0, #7
 800ef40:	1ac2      	subs	r2, r0, r3
 800ef42:	bf1c      	itt	ne
 800ef44:	1a1b      	subne	r3, r3, r0
 800ef46:	50a3      	strne	r3, [r4, r2]
 800ef48:	e7af      	b.n	800eeaa <_malloc_r+0x22>
 800ef4a:	6862      	ldr	r2, [r4, #4]
 800ef4c:	42a3      	cmp	r3, r4
 800ef4e:	bf0c      	ite	eq
 800ef50:	f8c8 2000 	streq.w	r2, [r8]
 800ef54:	605a      	strne	r2, [r3, #4]
 800ef56:	e7eb      	b.n	800ef30 <_malloc_r+0xa8>
 800ef58:	4623      	mov	r3, r4
 800ef5a:	6864      	ldr	r4, [r4, #4]
 800ef5c:	e7ae      	b.n	800eebc <_malloc_r+0x34>
 800ef5e:	463c      	mov	r4, r7
 800ef60:	687f      	ldr	r7, [r7, #4]
 800ef62:	e7b6      	b.n	800eed2 <_malloc_r+0x4a>
 800ef64:	461a      	mov	r2, r3
 800ef66:	685b      	ldr	r3, [r3, #4]
 800ef68:	42a3      	cmp	r3, r4
 800ef6a:	d1fb      	bne.n	800ef64 <_malloc_r+0xdc>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	6053      	str	r3, [r2, #4]
 800ef70:	e7de      	b.n	800ef30 <_malloc_r+0xa8>
 800ef72:	230c      	movs	r3, #12
 800ef74:	6033      	str	r3, [r6, #0]
 800ef76:	4630      	mov	r0, r6
 800ef78:	f000 f80c 	bl	800ef94 <__malloc_unlock>
 800ef7c:	e794      	b.n	800eea8 <_malloc_r+0x20>
 800ef7e:	6005      	str	r5, [r0, #0]
 800ef80:	e7d6      	b.n	800ef30 <_malloc_r+0xa8>
 800ef82:	bf00      	nop
 800ef84:	200069bc 	.word	0x200069bc

0800ef88 <__malloc_lock>:
 800ef88:	4801      	ldr	r0, [pc, #4]	@ (800ef90 <__malloc_lock+0x8>)
 800ef8a:	f000 bafa 	b.w	800f582 <__retarget_lock_acquire_recursive>
 800ef8e:	bf00      	nop
 800ef90:	20006b00 	.word	0x20006b00

0800ef94 <__malloc_unlock>:
 800ef94:	4801      	ldr	r0, [pc, #4]	@ (800ef9c <__malloc_unlock+0x8>)
 800ef96:	f000 baf5 	b.w	800f584 <__retarget_lock_release_recursive>
 800ef9a:	bf00      	nop
 800ef9c:	20006b00 	.word	0x20006b00

0800efa0 <std>:
 800efa0:	2300      	movs	r3, #0
 800efa2:	b510      	push	{r4, lr}
 800efa4:	4604      	mov	r4, r0
 800efa6:	e9c0 3300 	strd	r3, r3, [r0]
 800efaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800efae:	6083      	str	r3, [r0, #8]
 800efb0:	8181      	strh	r1, [r0, #12]
 800efb2:	6643      	str	r3, [r0, #100]	@ 0x64
 800efb4:	81c2      	strh	r2, [r0, #14]
 800efb6:	6183      	str	r3, [r0, #24]
 800efb8:	4619      	mov	r1, r3
 800efba:	2208      	movs	r2, #8
 800efbc:	305c      	adds	r0, #92	@ 0x5c
 800efbe:	f000 fa01 	bl	800f3c4 <memset>
 800efc2:	4b0d      	ldr	r3, [pc, #52]	@ (800eff8 <std+0x58>)
 800efc4:	6263      	str	r3, [r4, #36]	@ 0x24
 800efc6:	4b0d      	ldr	r3, [pc, #52]	@ (800effc <std+0x5c>)
 800efc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800efca:	4b0d      	ldr	r3, [pc, #52]	@ (800f000 <std+0x60>)
 800efcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800efce:	4b0d      	ldr	r3, [pc, #52]	@ (800f004 <std+0x64>)
 800efd0:	6323      	str	r3, [r4, #48]	@ 0x30
 800efd2:	4b0d      	ldr	r3, [pc, #52]	@ (800f008 <std+0x68>)
 800efd4:	6224      	str	r4, [r4, #32]
 800efd6:	429c      	cmp	r4, r3
 800efd8:	d006      	beq.n	800efe8 <std+0x48>
 800efda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800efde:	4294      	cmp	r4, r2
 800efe0:	d002      	beq.n	800efe8 <std+0x48>
 800efe2:	33d0      	adds	r3, #208	@ 0xd0
 800efe4:	429c      	cmp	r4, r3
 800efe6:	d105      	bne.n	800eff4 <std+0x54>
 800efe8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800efec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eff0:	f000 bac6 	b.w	800f580 <__retarget_lock_init_recursive>
 800eff4:	bd10      	pop	{r4, pc}
 800eff6:	bf00      	nop
 800eff8:	0800f215 	.word	0x0800f215
 800effc:	0800f237 	.word	0x0800f237
 800f000:	0800f26f 	.word	0x0800f26f
 800f004:	0800f293 	.word	0x0800f293
 800f008:	200069c0 	.word	0x200069c0

0800f00c <stdio_exit_handler>:
 800f00c:	4a02      	ldr	r2, [pc, #8]	@ (800f018 <stdio_exit_handler+0xc>)
 800f00e:	4903      	ldr	r1, [pc, #12]	@ (800f01c <stdio_exit_handler+0x10>)
 800f010:	4803      	ldr	r0, [pc, #12]	@ (800f020 <stdio_exit_handler+0x14>)
 800f012:	f000 b869 	b.w	800f0e8 <_fwalk_sglue>
 800f016:	bf00      	nop
 800f018:	2000011c 	.word	0x2000011c
 800f01c:	0800fce1 	.word	0x0800fce1
 800f020:	2000012c 	.word	0x2000012c

0800f024 <cleanup_stdio>:
 800f024:	6841      	ldr	r1, [r0, #4]
 800f026:	4b0c      	ldr	r3, [pc, #48]	@ (800f058 <cleanup_stdio+0x34>)
 800f028:	4299      	cmp	r1, r3
 800f02a:	b510      	push	{r4, lr}
 800f02c:	4604      	mov	r4, r0
 800f02e:	d001      	beq.n	800f034 <cleanup_stdio+0x10>
 800f030:	f000 fe56 	bl	800fce0 <_fflush_r>
 800f034:	68a1      	ldr	r1, [r4, #8]
 800f036:	4b09      	ldr	r3, [pc, #36]	@ (800f05c <cleanup_stdio+0x38>)
 800f038:	4299      	cmp	r1, r3
 800f03a:	d002      	beq.n	800f042 <cleanup_stdio+0x1e>
 800f03c:	4620      	mov	r0, r4
 800f03e:	f000 fe4f 	bl	800fce0 <_fflush_r>
 800f042:	68e1      	ldr	r1, [r4, #12]
 800f044:	4b06      	ldr	r3, [pc, #24]	@ (800f060 <cleanup_stdio+0x3c>)
 800f046:	4299      	cmp	r1, r3
 800f048:	d004      	beq.n	800f054 <cleanup_stdio+0x30>
 800f04a:	4620      	mov	r0, r4
 800f04c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f050:	f000 be46 	b.w	800fce0 <_fflush_r>
 800f054:	bd10      	pop	{r4, pc}
 800f056:	bf00      	nop
 800f058:	200069c0 	.word	0x200069c0
 800f05c:	20006a28 	.word	0x20006a28
 800f060:	20006a90 	.word	0x20006a90

0800f064 <global_stdio_init.part.0>:
 800f064:	b510      	push	{r4, lr}
 800f066:	4b0b      	ldr	r3, [pc, #44]	@ (800f094 <global_stdio_init.part.0+0x30>)
 800f068:	4c0b      	ldr	r4, [pc, #44]	@ (800f098 <global_stdio_init.part.0+0x34>)
 800f06a:	4a0c      	ldr	r2, [pc, #48]	@ (800f09c <global_stdio_init.part.0+0x38>)
 800f06c:	601a      	str	r2, [r3, #0]
 800f06e:	4620      	mov	r0, r4
 800f070:	2200      	movs	r2, #0
 800f072:	2104      	movs	r1, #4
 800f074:	f7ff ff94 	bl	800efa0 <std>
 800f078:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f07c:	2201      	movs	r2, #1
 800f07e:	2109      	movs	r1, #9
 800f080:	f7ff ff8e 	bl	800efa0 <std>
 800f084:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f088:	2202      	movs	r2, #2
 800f08a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f08e:	2112      	movs	r1, #18
 800f090:	f7ff bf86 	b.w	800efa0 <std>
 800f094:	20006af8 	.word	0x20006af8
 800f098:	200069c0 	.word	0x200069c0
 800f09c:	0800f00d 	.word	0x0800f00d

0800f0a0 <__sfp_lock_acquire>:
 800f0a0:	4801      	ldr	r0, [pc, #4]	@ (800f0a8 <__sfp_lock_acquire+0x8>)
 800f0a2:	f000 ba6e 	b.w	800f582 <__retarget_lock_acquire_recursive>
 800f0a6:	bf00      	nop
 800f0a8:	20006b01 	.word	0x20006b01

0800f0ac <__sfp_lock_release>:
 800f0ac:	4801      	ldr	r0, [pc, #4]	@ (800f0b4 <__sfp_lock_release+0x8>)
 800f0ae:	f000 ba69 	b.w	800f584 <__retarget_lock_release_recursive>
 800f0b2:	bf00      	nop
 800f0b4:	20006b01 	.word	0x20006b01

0800f0b8 <__sinit>:
 800f0b8:	b510      	push	{r4, lr}
 800f0ba:	4604      	mov	r4, r0
 800f0bc:	f7ff fff0 	bl	800f0a0 <__sfp_lock_acquire>
 800f0c0:	6a23      	ldr	r3, [r4, #32]
 800f0c2:	b11b      	cbz	r3, 800f0cc <__sinit+0x14>
 800f0c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f0c8:	f7ff bff0 	b.w	800f0ac <__sfp_lock_release>
 800f0cc:	4b04      	ldr	r3, [pc, #16]	@ (800f0e0 <__sinit+0x28>)
 800f0ce:	6223      	str	r3, [r4, #32]
 800f0d0:	4b04      	ldr	r3, [pc, #16]	@ (800f0e4 <__sinit+0x2c>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d1f5      	bne.n	800f0c4 <__sinit+0xc>
 800f0d8:	f7ff ffc4 	bl	800f064 <global_stdio_init.part.0>
 800f0dc:	e7f2      	b.n	800f0c4 <__sinit+0xc>
 800f0de:	bf00      	nop
 800f0e0:	0800f025 	.word	0x0800f025
 800f0e4:	20006af8 	.word	0x20006af8

0800f0e8 <_fwalk_sglue>:
 800f0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0ec:	4607      	mov	r7, r0
 800f0ee:	4688      	mov	r8, r1
 800f0f0:	4614      	mov	r4, r2
 800f0f2:	2600      	movs	r6, #0
 800f0f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f0f8:	f1b9 0901 	subs.w	r9, r9, #1
 800f0fc:	d505      	bpl.n	800f10a <_fwalk_sglue+0x22>
 800f0fe:	6824      	ldr	r4, [r4, #0]
 800f100:	2c00      	cmp	r4, #0
 800f102:	d1f7      	bne.n	800f0f4 <_fwalk_sglue+0xc>
 800f104:	4630      	mov	r0, r6
 800f106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f10a:	89ab      	ldrh	r3, [r5, #12]
 800f10c:	2b01      	cmp	r3, #1
 800f10e:	d907      	bls.n	800f120 <_fwalk_sglue+0x38>
 800f110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f114:	3301      	adds	r3, #1
 800f116:	d003      	beq.n	800f120 <_fwalk_sglue+0x38>
 800f118:	4629      	mov	r1, r5
 800f11a:	4638      	mov	r0, r7
 800f11c:	47c0      	blx	r8
 800f11e:	4306      	orrs	r6, r0
 800f120:	3568      	adds	r5, #104	@ 0x68
 800f122:	e7e9      	b.n	800f0f8 <_fwalk_sglue+0x10>

0800f124 <iprintf>:
 800f124:	b40f      	push	{r0, r1, r2, r3}
 800f126:	b507      	push	{r0, r1, r2, lr}
 800f128:	4906      	ldr	r1, [pc, #24]	@ (800f144 <iprintf+0x20>)
 800f12a:	ab04      	add	r3, sp, #16
 800f12c:	6808      	ldr	r0, [r1, #0]
 800f12e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f132:	6881      	ldr	r1, [r0, #8]
 800f134:	9301      	str	r3, [sp, #4]
 800f136:	f000 faa9 	bl	800f68c <_vfiprintf_r>
 800f13a:	b003      	add	sp, #12
 800f13c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f140:	b004      	add	sp, #16
 800f142:	4770      	bx	lr
 800f144:	20000128 	.word	0x20000128

0800f148 <putchar>:
 800f148:	4b02      	ldr	r3, [pc, #8]	@ (800f154 <putchar+0xc>)
 800f14a:	4601      	mov	r1, r0
 800f14c:	6818      	ldr	r0, [r3, #0]
 800f14e:	6882      	ldr	r2, [r0, #8]
 800f150:	f000 be50 	b.w	800fdf4 <_putc_r>
 800f154:	20000128 	.word	0x20000128

0800f158 <_puts_r>:
 800f158:	6a03      	ldr	r3, [r0, #32]
 800f15a:	b570      	push	{r4, r5, r6, lr}
 800f15c:	6884      	ldr	r4, [r0, #8]
 800f15e:	4605      	mov	r5, r0
 800f160:	460e      	mov	r6, r1
 800f162:	b90b      	cbnz	r3, 800f168 <_puts_r+0x10>
 800f164:	f7ff ffa8 	bl	800f0b8 <__sinit>
 800f168:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f16a:	07db      	lsls	r3, r3, #31
 800f16c:	d405      	bmi.n	800f17a <_puts_r+0x22>
 800f16e:	89a3      	ldrh	r3, [r4, #12]
 800f170:	0598      	lsls	r0, r3, #22
 800f172:	d402      	bmi.n	800f17a <_puts_r+0x22>
 800f174:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f176:	f000 fa04 	bl	800f582 <__retarget_lock_acquire_recursive>
 800f17a:	89a3      	ldrh	r3, [r4, #12]
 800f17c:	0719      	lsls	r1, r3, #28
 800f17e:	d502      	bpl.n	800f186 <_puts_r+0x2e>
 800f180:	6923      	ldr	r3, [r4, #16]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d135      	bne.n	800f1f2 <_puts_r+0x9a>
 800f186:	4621      	mov	r1, r4
 800f188:	4628      	mov	r0, r5
 800f18a:	f000 f8c5 	bl	800f318 <__swsetup_r>
 800f18e:	b380      	cbz	r0, 800f1f2 <_puts_r+0x9a>
 800f190:	f04f 35ff 	mov.w	r5, #4294967295
 800f194:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f196:	07da      	lsls	r2, r3, #31
 800f198:	d405      	bmi.n	800f1a6 <_puts_r+0x4e>
 800f19a:	89a3      	ldrh	r3, [r4, #12]
 800f19c:	059b      	lsls	r3, r3, #22
 800f19e:	d402      	bmi.n	800f1a6 <_puts_r+0x4e>
 800f1a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1a2:	f000 f9ef 	bl	800f584 <__retarget_lock_release_recursive>
 800f1a6:	4628      	mov	r0, r5
 800f1a8:	bd70      	pop	{r4, r5, r6, pc}
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	da04      	bge.n	800f1b8 <_puts_r+0x60>
 800f1ae:	69a2      	ldr	r2, [r4, #24]
 800f1b0:	429a      	cmp	r2, r3
 800f1b2:	dc17      	bgt.n	800f1e4 <_puts_r+0x8c>
 800f1b4:	290a      	cmp	r1, #10
 800f1b6:	d015      	beq.n	800f1e4 <_puts_r+0x8c>
 800f1b8:	6823      	ldr	r3, [r4, #0]
 800f1ba:	1c5a      	adds	r2, r3, #1
 800f1bc:	6022      	str	r2, [r4, #0]
 800f1be:	7019      	strb	r1, [r3, #0]
 800f1c0:	68a3      	ldr	r3, [r4, #8]
 800f1c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f1c6:	3b01      	subs	r3, #1
 800f1c8:	60a3      	str	r3, [r4, #8]
 800f1ca:	2900      	cmp	r1, #0
 800f1cc:	d1ed      	bne.n	800f1aa <_puts_r+0x52>
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	da11      	bge.n	800f1f6 <_puts_r+0x9e>
 800f1d2:	4622      	mov	r2, r4
 800f1d4:	210a      	movs	r1, #10
 800f1d6:	4628      	mov	r0, r5
 800f1d8:	f000 f85f 	bl	800f29a <__swbuf_r>
 800f1dc:	3001      	adds	r0, #1
 800f1de:	d0d7      	beq.n	800f190 <_puts_r+0x38>
 800f1e0:	250a      	movs	r5, #10
 800f1e2:	e7d7      	b.n	800f194 <_puts_r+0x3c>
 800f1e4:	4622      	mov	r2, r4
 800f1e6:	4628      	mov	r0, r5
 800f1e8:	f000 f857 	bl	800f29a <__swbuf_r>
 800f1ec:	3001      	adds	r0, #1
 800f1ee:	d1e7      	bne.n	800f1c0 <_puts_r+0x68>
 800f1f0:	e7ce      	b.n	800f190 <_puts_r+0x38>
 800f1f2:	3e01      	subs	r6, #1
 800f1f4:	e7e4      	b.n	800f1c0 <_puts_r+0x68>
 800f1f6:	6823      	ldr	r3, [r4, #0]
 800f1f8:	1c5a      	adds	r2, r3, #1
 800f1fa:	6022      	str	r2, [r4, #0]
 800f1fc:	220a      	movs	r2, #10
 800f1fe:	701a      	strb	r2, [r3, #0]
 800f200:	e7ee      	b.n	800f1e0 <_puts_r+0x88>
	...

0800f204 <puts>:
 800f204:	4b02      	ldr	r3, [pc, #8]	@ (800f210 <puts+0xc>)
 800f206:	4601      	mov	r1, r0
 800f208:	6818      	ldr	r0, [r3, #0]
 800f20a:	f7ff bfa5 	b.w	800f158 <_puts_r>
 800f20e:	bf00      	nop
 800f210:	20000128 	.word	0x20000128

0800f214 <__sread>:
 800f214:	b510      	push	{r4, lr}
 800f216:	460c      	mov	r4, r1
 800f218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f21c:	f000 f952 	bl	800f4c4 <_read_r>
 800f220:	2800      	cmp	r0, #0
 800f222:	bfab      	itete	ge
 800f224:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f226:	89a3      	ldrhlt	r3, [r4, #12]
 800f228:	181b      	addge	r3, r3, r0
 800f22a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f22e:	bfac      	ite	ge
 800f230:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f232:	81a3      	strhlt	r3, [r4, #12]
 800f234:	bd10      	pop	{r4, pc}

0800f236 <__swrite>:
 800f236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f23a:	461f      	mov	r7, r3
 800f23c:	898b      	ldrh	r3, [r1, #12]
 800f23e:	05db      	lsls	r3, r3, #23
 800f240:	4605      	mov	r5, r0
 800f242:	460c      	mov	r4, r1
 800f244:	4616      	mov	r6, r2
 800f246:	d505      	bpl.n	800f254 <__swrite+0x1e>
 800f248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f24c:	2302      	movs	r3, #2
 800f24e:	2200      	movs	r2, #0
 800f250:	f000 f926 	bl	800f4a0 <_lseek_r>
 800f254:	89a3      	ldrh	r3, [r4, #12]
 800f256:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f25a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f25e:	81a3      	strh	r3, [r4, #12]
 800f260:	4632      	mov	r2, r6
 800f262:	463b      	mov	r3, r7
 800f264:	4628      	mov	r0, r5
 800f266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f26a:	f000 b94d 	b.w	800f508 <_write_r>

0800f26e <__sseek>:
 800f26e:	b510      	push	{r4, lr}
 800f270:	460c      	mov	r4, r1
 800f272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f276:	f000 f913 	bl	800f4a0 <_lseek_r>
 800f27a:	1c43      	adds	r3, r0, #1
 800f27c:	89a3      	ldrh	r3, [r4, #12]
 800f27e:	bf15      	itete	ne
 800f280:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f282:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f286:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f28a:	81a3      	strheq	r3, [r4, #12]
 800f28c:	bf18      	it	ne
 800f28e:	81a3      	strhne	r3, [r4, #12]
 800f290:	bd10      	pop	{r4, pc}

0800f292 <__sclose>:
 800f292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f296:	f000 b89d 	b.w	800f3d4 <_close_r>

0800f29a <__swbuf_r>:
 800f29a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f29c:	460e      	mov	r6, r1
 800f29e:	4614      	mov	r4, r2
 800f2a0:	4605      	mov	r5, r0
 800f2a2:	b118      	cbz	r0, 800f2ac <__swbuf_r+0x12>
 800f2a4:	6a03      	ldr	r3, [r0, #32]
 800f2a6:	b90b      	cbnz	r3, 800f2ac <__swbuf_r+0x12>
 800f2a8:	f7ff ff06 	bl	800f0b8 <__sinit>
 800f2ac:	69a3      	ldr	r3, [r4, #24]
 800f2ae:	60a3      	str	r3, [r4, #8]
 800f2b0:	89a3      	ldrh	r3, [r4, #12]
 800f2b2:	071a      	lsls	r2, r3, #28
 800f2b4:	d501      	bpl.n	800f2ba <__swbuf_r+0x20>
 800f2b6:	6923      	ldr	r3, [r4, #16]
 800f2b8:	b943      	cbnz	r3, 800f2cc <__swbuf_r+0x32>
 800f2ba:	4621      	mov	r1, r4
 800f2bc:	4628      	mov	r0, r5
 800f2be:	f000 f82b 	bl	800f318 <__swsetup_r>
 800f2c2:	b118      	cbz	r0, 800f2cc <__swbuf_r+0x32>
 800f2c4:	f04f 37ff 	mov.w	r7, #4294967295
 800f2c8:	4638      	mov	r0, r7
 800f2ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2cc:	6823      	ldr	r3, [r4, #0]
 800f2ce:	6922      	ldr	r2, [r4, #16]
 800f2d0:	1a98      	subs	r0, r3, r2
 800f2d2:	6963      	ldr	r3, [r4, #20]
 800f2d4:	b2f6      	uxtb	r6, r6
 800f2d6:	4283      	cmp	r3, r0
 800f2d8:	4637      	mov	r7, r6
 800f2da:	dc05      	bgt.n	800f2e8 <__swbuf_r+0x4e>
 800f2dc:	4621      	mov	r1, r4
 800f2de:	4628      	mov	r0, r5
 800f2e0:	f000 fcfe 	bl	800fce0 <_fflush_r>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	d1ed      	bne.n	800f2c4 <__swbuf_r+0x2a>
 800f2e8:	68a3      	ldr	r3, [r4, #8]
 800f2ea:	3b01      	subs	r3, #1
 800f2ec:	60a3      	str	r3, [r4, #8]
 800f2ee:	6823      	ldr	r3, [r4, #0]
 800f2f0:	1c5a      	adds	r2, r3, #1
 800f2f2:	6022      	str	r2, [r4, #0]
 800f2f4:	701e      	strb	r6, [r3, #0]
 800f2f6:	6962      	ldr	r2, [r4, #20]
 800f2f8:	1c43      	adds	r3, r0, #1
 800f2fa:	429a      	cmp	r2, r3
 800f2fc:	d004      	beq.n	800f308 <__swbuf_r+0x6e>
 800f2fe:	89a3      	ldrh	r3, [r4, #12]
 800f300:	07db      	lsls	r3, r3, #31
 800f302:	d5e1      	bpl.n	800f2c8 <__swbuf_r+0x2e>
 800f304:	2e0a      	cmp	r6, #10
 800f306:	d1df      	bne.n	800f2c8 <__swbuf_r+0x2e>
 800f308:	4621      	mov	r1, r4
 800f30a:	4628      	mov	r0, r5
 800f30c:	f000 fce8 	bl	800fce0 <_fflush_r>
 800f310:	2800      	cmp	r0, #0
 800f312:	d0d9      	beq.n	800f2c8 <__swbuf_r+0x2e>
 800f314:	e7d6      	b.n	800f2c4 <__swbuf_r+0x2a>
	...

0800f318 <__swsetup_r>:
 800f318:	b538      	push	{r3, r4, r5, lr}
 800f31a:	4b29      	ldr	r3, [pc, #164]	@ (800f3c0 <__swsetup_r+0xa8>)
 800f31c:	4605      	mov	r5, r0
 800f31e:	6818      	ldr	r0, [r3, #0]
 800f320:	460c      	mov	r4, r1
 800f322:	b118      	cbz	r0, 800f32c <__swsetup_r+0x14>
 800f324:	6a03      	ldr	r3, [r0, #32]
 800f326:	b90b      	cbnz	r3, 800f32c <__swsetup_r+0x14>
 800f328:	f7ff fec6 	bl	800f0b8 <__sinit>
 800f32c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f330:	0719      	lsls	r1, r3, #28
 800f332:	d422      	bmi.n	800f37a <__swsetup_r+0x62>
 800f334:	06da      	lsls	r2, r3, #27
 800f336:	d407      	bmi.n	800f348 <__swsetup_r+0x30>
 800f338:	2209      	movs	r2, #9
 800f33a:	602a      	str	r2, [r5, #0]
 800f33c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f340:	81a3      	strh	r3, [r4, #12]
 800f342:	f04f 30ff 	mov.w	r0, #4294967295
 800f346:	e033      	b.n	800f3b0 <__swsetup_r+0x98>
 800f348:	0758      	lsls	r0, r3, #29
 800f34a:	d512      	bpl.n	800f372 <__swsetup_r+0x5a>
 800f34c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f34e:	b141      	cbz	r1, 800f362 <__swsetup_r+0x4a>
 800f350:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f354:	4299      	cmp	r1, r3
 800f356:	d002      	beq.n	800f35e <__swsetup_r+0x46>
 800f358:	4628      	mov	r0, r5
 800f35a:	f000 f923 	bl	800f5a4 <_free_r>
 800f35e:	2300      	movs	r3, #0
 800f360:	6363      	str	r3, [r4, #52]	@ 0x34
 800f362:	89a3      	ldrh	r3, [r4, #12]
 800f364:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f368:	81a3      	strh	r3, [r4, #12]
 800f36a:	2300      	movs	r3, #0
 800f36c:	6063      	str	r3, [r4, #4]
 800f36e:	6923      	ldr	r3, [r4, #16]
 800f370:	6023      	str	r3, [r4, #0]
 800f372:	89a3      	ldrh	r3, [r4, #12]
 800f374:	f043 0308 	orr.w	r3, r3, #8
 800f378:	81a3      	strh	r3, [r4, #12]
 800f37a:	6923      	ldr	r3, [r4, #16]
 800f37c:	b94b      	cbnz	r3, 800f392 <__swsetup_r+0x7a>
 800f37e:	89a3      	ldrh	r3, [r4, #12]
 800f380:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f384:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f388:	d003      	beq.n	800f392 <__swsetup_r+0x7a>
 800f38a:	4621      	mov	r1, r4
 800f38c:	4628      	mov	r0, r5
 800f38e:	f000 fcf5 	bl	800fd7c <__smakebuf_r>
 800f392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f396:	f013 0201 	ands.w	r2, r3, #1
 800f39a:	d00a      	beq.n	800f3b2 <__swsetup_r+0x9a>
 800f39c:	2200      	movs	r2, #0
 800f39e:	60a2      	str	r2, [r4, #8]
 800f3a0:	6962      	ldr	r2, [r4, #20]
 800f3a2:	4252      	negs	r2, r2
 800f3a4:	61a2      	str	r2, [r4, #24]
 800f3a6:	6922      	ldr	r2, [r4, #16]
 800f3a8:	b942      	cbnz	r2, 800f3bc <__swsetup_r+0xa4>
 800f3aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f3ae:	d1c5      	bne.n	800f33c <__swsetup_r+0x24>
 800f3b0:	bd38      	pop	{r3, r4, r5, pc}
 800f3b2:	0799      	lsls	r1, r3, #30
 800f3b4:	bf58      	it	pl
 800f3b6:	6962      	ldrpl	r2, [r4, #20]
 800f3b8:	60a2      	str	r2, [r4, #8]
 800f3ba:	e7f4      	b.n	800f3a6 <__swsetup_r+0x8e>
 800f3bc:	2000      	movs	r0, #0
 800f3be:	e7f7      	b.n	800f3b0 <__swsetup_r+0x98>
 800f3c0:	20000128 	.word	0x20000128

0800f3c4 <memset>:
 800f3c4:	4402      	add	r2, r0
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	d100      	bne.n	800f3ce <memset+0xa>
 800f3cc:	4770      	bx	lr
 800f3ce:	f803 1b01 	strb.w	r1, [r3], #1
 800f3d2:	e7f9      	b.n	800f3c8 <memset+0x4>

0800f3d4 <_close_r>:
 800f3d4:	b538      	push	{r3, r4, r5, lr}
 800f3d6:	4d06      	ldr	r5, [pc, #24]	@ (800f3f0 <_close_r+0x1c>)
 800f3d8:	2300      	movs	r3, #0
 800f3da:	4604      	mov	r4, r0
 800f3dc:	4608      	mov	r0, r1
 800f3de:	602b      	str	r3, [r5, #0]
 800f3e0:	f7f2 f8a1 	bl	8001526 <_close>
 800f3e4:	1c43      	adds	r3, r0, #1
 800f3e6:	d102      	bne.n	800f3ee <_close_r+0x1a>
 800f3e8:	682b      	ldr	r3, [r5, #0]
 800f3ea:	b103      	cbz	r3, 800f3ee <_close_r+0x1a>
 800f3ec:	6023      	str	r3, [r4, #0]
 800f3ee:	bd38      	pop	{r3, r4, r5, pc}
 800f3f0:	20006afc 	.word	0x20006afc

0800f3f4 <_reclaim_reent>:
 800f3f4:	4b29      	ldr	r3, [pc, #164]	@ (800f49c <_reclaim_reent+0xa8>)
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	4283      	cmp	r3, r0
 800f3fa:	b570      	push	{r4, r5, r6, lr}
 800f3fc:	4604      	mov	r4, r0
 800f3fe:	d04b      	beq.n	800f498 <_reclaim_reent+0xa4>
 800f400:	69c3      	ldr	r3, [r0, #28]
 800f402:	b1ab      	cbz	r3, 800f430 <_reclaim_reent+0x3c>
 800f404:	68db      	ldr	r3, [r3, #12]
 800f406:	b16b      	cbz	r3, 800f424 <_reclaim_reent+0x30>
 800f408:	2500      	movs	r5, #0
 800f40a:	69e3      	ldr	r3, [r4, #28]
 800f40c:	68db      	ldr	r3, [r3, #12]
 800f40e:	5959      	ldr	r1, [r3, r5]
 800f410:	2900      	cmp	r1, #0
 800f412:	d13b      	bne.n	800f48c <_reclaim_reent+0x98>
 800f414:	3504      	adds	r5, #4
 800f416:	2d80      	cmp	r5, #128	@ 0x80
 800f418:	d1f7      	bne.n	800f40a <_reclaim_reent+0x16>
 800f41a:	69e3      	ldr	r3, [r4, #28]
 800f41c:	4620      	mov	r0, r4
 800f41e:	68d9      	ldr	r1, [r3, #12]
 800f420:	f000 f8c0 	bl	800f5a4 <_free_r>
 800f424:	69e3      	ldr	r3, [r4, #28]
 800f426:	6819      	ldr	r1, [r3, #0]
 800f428:	b111      	cbz	r1, 800f430 <_reclaim_reent+0x3c>
 800f42a:	4620      	mov	r0, r4
 800f42c:	f000 f8ba 	bl	800f5a4 <_free_r>
 800f430:	6961      	ldr	r1, [r4, #20]
 800f432:	b111      	cbz	r1, 800f43a <_reclaim_reent+0x46>
 800f434:	4620      	mov	r0, r4
 800f436:	f000 f8b5 	bl	800f5a4 <_free_r>
 800f43a:	69e1      	ldr	r1, [r4, #28]
 800f43c:	b111      	cbz	r1, 800f444 <_reclaim_reent+0x50>
 800f43e:	4620      	mov	r0, r4
 800f440:	f000 f8b0 	bl	800f5a4 <_free_r>
 800f444:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f446:	b111      	cbz	r1, 800f44e <_reclaim_reent+0x5a>
 800f448:	4620      	mov	r0, r4
 800f44a:	f000 f8ab 	bl	800f5a4 <_free_r>
 800f44e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f450:	b111      	cbz	r1, 800f458 <_reclaim_reent+0x64>
 800f452:	4620      	mov	r0, r4
 800f454:	f000 f8a6 	bl	800f5a4 <_free_r>
 800f458:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f45a:	b111      	cbz	r1, 800f462 <_reclaim_reent+0x6e>
 800f45c:	4620      	mov	r0, r4
 800f45e:	f000 f8a1 	bl	800f5a4 <_free_r>
 800f462:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f464:	b111      	cbz	r1, 800f46c <_reclaim_reent+0x78>
 800f466:	4620      	mov	r0, r4
 800f468:	f000 f89c 	bl	800f5a4 <_free_r>
 800f46c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f46e:	b111      	cbz	r1, 800f476 <_reclaim_reent+0x82>
 800f470:	4620      	mov	r0, r4
 800f472:	f000 f897 	bl	800f5a4 <_free_r>
 800f476:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f478:	b111      	cbz	r1, 800f480 <_reclaim_reent+0x8c>
 800f47a:	4620      	mov	r0, r4
 800f47c:	f000 f892 	bl	800f5a4 <_free_r>
 800f480:	6a23      	ldr	r3, [r4, #32]
 800f482:	b14b      	cbz	r3, 800f498 <_reclaim_reent+0xa4>
 800f484:	4620      	mov	r0, r4
 800f486:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f48a:	4718      	bx	r3
 800f48c:	680e      	ldr	r6, [r1, #0]
 800f48e:	4620      	mov	r0, r4
 800f490:	f000 f888 	bl	800f5a4 <_free_r>
 800f494:	4631      	mov	r1, r6
 800f496:	e7bb      	b.n	800f410 <_reclaim_reent+0x1c>
 800f498:	bd70      	pop	{r4, r5, r6, pc}
 800f49a:	bf00      	nop
 800f49c:	20000128 	.word	0x20000128

0800f4a0 <_lseek_r>:
 800f4a0:	b538      	push	{r3, r4, r5, lr}
 800f4a2:	4d07      	ldr	r5, [pc, #28]	@ (800f4c0 <_lseek_r+0x20>)
 800f4a4:	4604      	mov	r4, r0
 800f4a6:	4608      	mov	r0, r1
 800f4a8:	4611      	mov	r1, r2
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	602a      	str	r2, [r5, #0]
 800f4ae:	461a      	mov	r2, r3
 800f4b0:	f7f2 f860 	bl	8001574 <_lseek>
 800f4b4:	1c43      	adds	r3, r0, #1
 800f4b6:	d102      	bne.n	800f4be <_lseek_r+0x1e>
 800f4b8:	682b      	ldr	r3, [r5, #0]
 800f4ba:	b103      	cbz	r3, 800f4be <_lseek_r+0x1e>
 800f4bc:	6023      	str	r3, [r4, #0]
 800f4be:	bd38      	pop	{r3, r4, r5, pc}
 800f4c0:	20006afc 	.word	0x20006afc

0800f4c4 <_read_r>:
 800f4c4:	b538      	push	{r3, r4, r5, lr}
 800f4c6:	4d07      	ldr	r5, [pc, #28]	@ (800f4e4 <_read_r+0x20>)
 800f4c8:	4604      	mov	r4, r0
 800f4ca:	4608      	mov	r0, r1
 800f4cc:	4611      	mov	r1, r2
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	602a      	str	r2, [r5, #0]
 800f4d2:	461a      	mov	r2, r3
 800f4d4:	f7f2 f80a 	bl	80014ec <_read>
 800f4d8:	1c43      	adds	r3, r0, #1
 800f4da:	d102      	bne.n	800f4e2 <_read_r+0x1e>
 800f4dc:	682b      	ldr	r3, [r5, #0]
 800f4de:	b103      	cbz	r3, 800f4e2 <_read_r+0x1e>
 800f4e0:	6023      	str	r3, [r4, #0]
 800f4e2:	bd38      	pop	{r3, r4, r5, pc}
 800f4e4:	20006afc 	.word	0x20006afc

0800f4e8 <_sbrk_r>:
 800f4e8:	b538      	push	{r3, r4, r5, lr}
 800f4ea:	4d06      	ldr	r5, [pc, #24]	@ (800f504 <_sbrk_r+0x1c>)
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	4604      	mov	r4, r0
 800f4f0:	4608      	mov	r0, r1
 800f4f2:	602b      	str	r3, [r5, #0]
 800f4f4:	f7f2 f84c 	bl	8001590 <_sbrk>
 800f4f8:	1c43      	adds	r3, r0, #1
 800f4fa:	d102      	bne.n	800f502 <_sbrk_r+0x1a>
 800f4fc:	682b      	ldr	r3, [r5, #0]
 800f4fe:	b103      	cbz	r3, 800f502 <_sbrk_r+0x1a>
 800f500:	6023      	str	r3, [r4, #0]
 800f502:	bd38      	pop	{r3, r4, r5, pc}
 800f504:	20006afc 	.word	0x20006afc

0800f508 <_write_r>:
 800f508:	b538      	push	{r3, r4, r5, lr}
 800f50a:	4d07      	ldr	r5, [pc, #28]	@ (800f528 <_write_r+0x20>)
 800f50c:	4604      	mov	r4, r0
 800f50e:	4608      	mov	r0, r1
 800f510:	4611      	mov	r1, r2
 800f512:	2200      	movs	r2, #0
 800f514:	602a      	str	r2, [r5, #0]
 800f516:	461a      	mov	r2, r3
 800f518:	f7ff f862 	bl	800e5e0 <_write>
 800f51c:	1c43      	adds	r3, r0, #1
 800f51e:	d102      	bne.n	800f526 <_write_r+0x1e>
 800f520:	682b      	ldr	r3, [r5, #0]
 800f522:	b103      	cbz	r3, 800f526 <_write_r+0x1e>
 800f524:	6023      	str	r3, [r4, #0]
 800f526:	bd38      	pop	{r3, r4, r5, pc}
 800f528:	20006afc 	.word	0x20006afc

0800f52c <__errno>:
 800f52c:	4b01      	ldr	r3, [pc, #4]	@ (800f534 <__errno+0x8>)
 800f52e:	6818      	ldr	r0, [r3, #0]
 800f530:	4770      	bx	lr
 800f532:	bf00      	nop
 800f534:	20000128 	.word	0x20000128

0800f538 <__libc_init_array>:
 800f538:	b570      	push	{r4, r5, r6, lr}
 800f53a:	4d0d      	ldr	r5, [pc, #52]	@ (800f570 <__libc_init_array+0x38>)
 800f53c:	4c0d      	ldr	r4, [pc, #52]	@ (800f574 <__libc_init_array+0x3c>)
 800f53e:	1b64      	subs	r4, r4, r5
 800f540:	10a4      	asrs	r4, r4, #2
 800f542:	2600      	movs	r6, #0
 800f544:	42a6      	cmp	r6, r4
 800f546:	d109      	bne.n	800f55c <__libc_init_array+0x24>
 800f548:	4d0b      	ldr	r5, [pc, #44]	@ (800f578 <__libc_init_array+0x40>)
 800f54a:	4c0c      	ldr	r4, [pc, #48]	@ (800f57c <__libc_init_array+0x44>)
 800f54c:	f000 fca8 	bl	800fea0 <_init>
 800f550:	1b64      	subs	r4, r4, r5
 800f552:	10a4      	asrs	r4, r4, #2
 800f554:	2600      	movs	r6, #0
 800f556:	42a6      	cmp	r6, r4
 800f558:	d105      	bne.n	800f566 <__libc_init_array+0x2e>
 800f55a:	bd70      	pop	{r4, r5, r6, pc}
 800f55c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f560:	4798      	blx	r3
 800f562:	3601      	adds	r6, #1
 800f564:	e7ee      	b.n	800f544 <__libc_init_array+0xc>
 800f566:	f855 3b04 	ldr.w	r3, [r5], #4
 800f56a:	4798      	blx	r3
 800f56c:	3601      	adds	r6, #1
 800f56e:	e7f2      	b.n	800f556 <__libc_init_array+0x1e>
 800f570:	080119c8 	.word	0x080119c8
 800f574:	080119c8 	.word	0x080119c8
 800f578:	080119c8 	.word	0x080119c8
 800f57c:	080119cc 	.word	0x080119cc

0800f580 <__retarget_lock_init_recursive>:
 800f580:	4770      	bx	lr

0800f582 <__retarget_lock_acquire_recursive>:
 800f582:	4770      	bx	lr

0800f584 <__retarget_lock_release_recursive>:
 800f584:	4770      	bx	lr

0800f586 <memcpy>:
 800f586:	440a      	add	r2, r1
 800f588:	4291      	cmp	r1, r2
 800f58a:	f100 33ff 	add.w	r3, r0, #4294967295
 800f58e:	d100      	bne.n	800f592 <memcpy+0xc>
 800f590:	4770      	bx	lr
 800f592:	b510      	push	{r4, lr}
 800f594:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f598:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f59c:	4291      	cmp	r1, r2
 800f59e:	d1f9      	bne.n	800f594 <memcpy+0xe>
 800f5a0:	bd10      	pop	{r4, pc}
	...

0800f5a4 <_free_r>:
 800f5a4:	b538      	push	{r3, r4, r5, lr}
 800f5a6:	4605      	mov	r5, r0
 800f5a8:	2900      	cmp	r1, #0
 800f5aa:	d041      	beq.n	800f630 <_free_r+0x8c>
 800f5ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5b0:	1f0c      	subs	r4, r1, #4
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	bfb8      	it	lt
 800f5b6:	18e4      	addlt	r4, r4, r3
 800f5b8:	f7ff fce6 	bl	800ef88 <__malloc_lock>
 800f5bc:	4a1d      	ldr	r2, [pc, #116]	@ (800f634 <_free_r+0x90>)
 800f5be:	6813      	ldr	r3, [r2, #0]
 800f5c0:	b933      	cbnz	r3, 800f5d0 <_free_r+0x2c>
 800f5c2:	6063      	str	r3, [r4, #4]
 800f5c4:	6014      	str	r4, [r2, #0]
 800f5c6:	4628      	mov	r0, r5
 800f5c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5cc:	f7ff bce2 	b.w	800ef94 <__malloc_unlock>
 800f5d0:	42a3      	cmp	r3, r4
 800f5d2:	d908      	bls.n	800f5e6 <_free_r+0x42>
 800f5d4:	6820      	ldr	r0, [r4, #0]
 800f5d6:	1821      	adds	r1, r4, r0
 800f5d8:	428b      	cmp	r3, r1
 800f5da:	bf01      	itttt	eq
 800f5dc:	6819      	ldreq	r1, [r3, #0]
 800f5de:	685b      	ldreq	r3, [r3, #4]
 800f5e0:	1809      	addeq	r1, r1, r0
 800f5e2:	6021      	streq	r1, [r4, #0]
 800f5e4:	e7ed      	b.n	800f5c2 <_free_r+0x1e>
 800f5e6:	461a      	mov	r2, r3
 800f5e8:	685b      	ldr	r3, [r3, #4]
 800f5ea:	b10b      	cbz	r3, 800f5f0 <_free_r+0x4c>
 800f5ec:	42a3      	cmp	r3, r4
 800f5ee:	d9fa      	bls.n	800f5e6 <_free_r+0x42>
 800f5f0:	6811      	ldr	r1, [r2, #0]
 800f5f2:	1850      	adds	r0, r2, r1
 800f5f4:	42a0      	cmp	r0, r4
 800f5f6:	d10b      	bne.n	800f610 <_free_r+0x6c>
 800f5f8:	6820      	ldr	r0, [r4, #0]
 800f5fa:	4401      	add	r1, r0
 800f5fc:	1850      	adds	r0, r2, r1
 800f5fe:	4283      	cmp	r3, r0
 800f600:	6011      	str	r1, [r2, #0]
 800f602:	d1e0      	bne.n	800f5c6 <_free_r+0x22>
 800f604:	6818      	ldr	r0, [r3, #0]
 800f606:	685b      	ldr	r3, [r3, #4]
 800f608:	6053      	str	r3, [r2, #4]
 800f60a:	4408      	add	r0, r1
 800f60c:	6010      	str	r0, [r2, #0]
 800f60e:	e7da      	b.n	800f5c6 <_free_r+0x22>
 800f610:	d902      	bls.n	800f618 <_free_r+0x74>
 800f612:	230c      	movs	r3, #12
 800f614:	602b      	str	r3, [r5, #0]
 800f616:	e7d6      	b.n	800f5c6 <_free_r+0x22>
 800f618:	6820      	ldr	r0, [r4, #0]
 800f61a:	1821      	adds	r1, r4, r0
 800f61c:	428b      	cmp	r3, r1
 800f61e:	bf04      	itt	eq
 800f620:	6819      	ldreq	r1, [r3, #0]
 800f622:	685b      	ldreq	r3, [r3, #4]
 800f624:	6063      	str	r3, [r4, #4]
 800f626:	bf04      	itt	eq
 800f628:	1809      	addeq	r1, r1, r0
 800f62a:	6021      	streq	r1, [r4, #0]
 800f62c:	6054      	str	r4, [r2, #4]
 800f62e:	e7ca      	b.n	800f5c6 <_free_r+0x22>
 800f630:	bd38      	pop	{r3, r4, r5, pc}
 800f632:	bf00      	nop
 800f634:	200069bc 	.word	0x200069bc

0800f638 <__sfputc_r>:
 800f638:	6893      	ldr	r3, [r2, #8]
 800f63a:	3b01      	subs	r3, #1
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	b410      	push	{r4}
 800f640:	6093      	str	r3, [r2, #8]
 800f642:	da08      	bge.n	800f656 <__sfputc_r+0x1e>
 800f644:	6994      	ldr	r4, [r2, #24]
 800f646:	42a3      	cmp	r3, r4
 800f648:	db01      	blt.n	800f64e <__sfputc_r+0x16>
 800f64a:	290a      	cmp	r1, #10
 800f64c:	d103      	bne.n	800f656 <__sfputc_r+0x1e>
 800f64e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f652:	f7ff be22 	b.w	800f29a <__swbuf_r>
 800f656:	6813      	ldr	r3, [r2, #0]
 800f658:	1c58      	adds	r0, r3, #1
 800f65a:	6010      	str	r0, [r2, #0]
 800f65c:	7019      	strb	r1, [r3, #0]
 800f65e:	4608      	mov	r0, r1
 800f660:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f664:	4770      	bx	lr

0800f666 <__sfputs_r>:
 800f666:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f668:	4606      	mov	r6, r0
 800f66a:	460f      	mov	r7, r1
 800f66c:	4614      	mov	r4, r2
 800f66e:	18d5      	adds	r5, r2, r3
 800f670:	42ac      	cmp	r4, r5
 800f672:	d101      	bne.n	800f678 <__sfputs_r+0x12>
 800f674:	2000      	movs	r0, #0
 800f676:	e007      	b.n	800f688 <__sfputs_r+0x22>
 800f678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f67c:	463a      	mov	r2, r7
 800f67e:	4630      	mov	r0, r6
 800f680:	f7ff ffda 	bl	800f638 <__sfputc_r>
 800f684:	1c43      	adds	r3, r0, #1
 800f686:	d1f3      	bne.n	800f670 <__sfputs_r+0xa>
 800f688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f68c <_vfiprintf_r>:
 800f68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f690:	460d      	mov	r5, r1
 800f692:	b09d      	sub	sp, #116	@ 0x74
 800f694:	4614      	mov	r4, r2
 800f696:	4698      	mov	r8, r3
 800f698:	4606      	mov	r6, r0
 800f69a:	b118      	cbz	r0, 800f6a4 <_vfiprintf_r+0x18>
 800f69c:	6a03      	ldr	r3, [r0, #32]
 800f69e:	b90b      	cbnz	r3, 800f6a4 <_vfiprintf_r+0x18>
 800f6a0:	f7ff fd0a 	bl	800f0b8 <__sinit>
 800f6a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6a6:	07d9      	lsls	r1, r3, #31
 800f6a8:	d405      	bmi.n	800f6b6 <_vfiprintf_r+0x2a>
 800f6aa:	89ab      	ldrh	r3, [r5, #12]
 800f6ac:	059a      	lsls	r2, r3, #22
 800f6ae:	d402      	bmi.n	800f6b6 <_vfiprintf_r+0x2a>
 800f6b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6b2:	f7ff ff66 	bl	800f582 <__retarget_lock_acquire_recursive>
 800f6b6:	89ab      	ldrh	r3, [r5, #12]
 800f6b8:	071b      	lsls	r3, r3, #28
 800f6ba:	d501      	bpl.n	800f6c0 <_vfiprintf_r+0x34>
 800f6bc:	692b      	ldr	r3, [r5, #16]
 800f6be:	b99b      	cbnz	r3, 800f6e8 <_vfiprintf_r+0x5c>
 800f6c0:	4629      	mov	r1, r5
 800f6c2:	4630      	mov	r0, r6
 800f6c4:	f7ff fe28 	bl	800f318 <__swsetup_r>
 800f6c8:	b170      	cbz	r0, 800f6e8 <_vfiprintf_r+0x5c>
 800f6ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6cc:	07dc      	lsls	r4, r3, #31
 800f6ce:	d504      	bpl.n	800f6da <_vfiprintf_r+0x4e>
 800f6d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f6d4:	b01d      	add	sp, #116	@ 0x74
 800f6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6da:	89ab      	ldrh	r3, [r5, #12]
 800f6dc:	0598      	lsls	r0, r3, #22
 800f6de:	d4f7      	bmi.n	800f6d0 <_vfiprintf_r+0x44>
 800f6e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6e2:	f7ff ff4f 	bl	800f584 <__retarget_lock_release_recursive>
 800f6e6:	e7f3      	b.n	800f6d0 <_vfiprintf_r+0x44>
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6ec:	2320      	movs	r3, #32
 800f6ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f6f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6f6:	2330      	movs	r3, #48	@ 0x30
 800f6f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f8a8 <_vfiprintf_r+0x21c>
 800f6fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f700:	f04f 0901 	mov.w	r9, #1
 800f704:	4623      	mov	r3, r4
 800f706:	469a      	mov	sl, r3
 800f708:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f70c:	b10a      	cbz	r2, 800f712 <_vfiprintf_r+0x86>
 800f70e:	2a25      	cmp	r2, #37	@ 0x25
 800f710:	d1f9      	bne.n	800f706 <_vfiprintf_r+0x7a>
 800f712:	ebba 0b04 	subs.w	fp, sl, r4
 800f716:	d00b      	beq.n	800f730 <_vfiprintf_r+0xa4>
 800f718:	465b      	mov	r3, fp
 800f71a:	4622      	mov	r2, r4
 800f71c:	4629      	mov	r1, r5
 800f71e:	4630      	mov	r0, r6
 800f720:	f7ff ffa1 	bl	800f666 <__sfputs_r>
 800f724:	3001      	adds	r0, #1
 800f726:	f000 80a7 	beq.w	800f878 <_vfiprintf_r+0x1ec>
 800f72a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f72c:	445a      	add	r2, fp
 800f72e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f730:	f89a 3000 	ldrb.w	r3, [sl]
 800f734:	2b00      	cmp	r3, #0
 800f736:	f000 809f 	beq.w	800f878 <_vfiprintf_r+0x1ec>
 800f73a:	2300      	movs	r3, #0
 800f73c:	f04f 32ff 	mov.w	r2, #4294967295
 800f740:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f744:	f10a 0a01 	add.w	sl, sl, #1
 800f748:	9304      	str	r3, [sp, #16]
 800f74a:	9307      	str	r3, [sp, #28]
 800f74c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f750:	931a      	str	r3, [sp, #104]	@ 0x68
 800f752:	4654      	mov	r4, sl
 800f754:	2205      	movs	r2, #5
 800f756:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f75a:	4853      	ldr	r0, [pc, #332]	@ (800f8a8 <_vfiprintf_r+0x21c>)
 800f75c:	f7f0 fd40 	bl	80001e0 <memchr>
 800f760:	9a04      	ldr	r2, [sp, #16]
 800f762:	b9d8      	cbnz	r0, 800f79c <_vfiprintf_r+0x110>
 800f764:	06d1      	lsls	r1, r2, #27
 800f766:	bf44      	itt	mi
 800f768:	2320      	movmi	r3, #32
 800f76a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f76e:	0713      	lsls	r3, r2, #28
 800f770:	bf44      	itt	mi
 800f772:	232b      	movmi	r3, #43	@ 0x2b
 800f774:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f778:	f89a 3000 	ldrb.w	r3, [sl]
 800f77c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f77e:	d015      	beq.n	800f7ac <_vfiprintf_r+0x120>
 800f780:	9a07      	ldr	r2, [sp, #28]
 800f782:	4654      	mov	r4, sl
 800f784:	2000      	movs	r0, #0
 800f786:	f04f 0c0a 	mov.w	ip, #10
 800f78a:	4621      	mov	r1, r4
 800f78c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f790:	3b30      	subs	r3, #48	@ 0x30
 800f792:	2b09      	cmp	r3, #9
 800f794:	d94b      	bls.n	800f82e <_vfiprintf_r+0x1a2>
 800f796:	b1b0      	cbz	r0, 800f7c6 <_vfiprintf_r+0x13a>
 800f798:	9207      	str	r2, [sp, #28]
 800f79a:	e014      	b.n	800f7c6 <_vfiprintf_r+0x13a>
 800f79c:	eba0 0308 	sub.w	r3, r0, r8
 800f7a0:	fa09 f303 	lsl.w	r3, r9, r3
 800f7a4:	4313      	orrs	r3, r2
 800f7a6:	9304      	str	r3, [sp, #16]
 800f7a8:	46a2      	mov	sl, r4
 800f7aa:	e7d2      	b.n	800f752 <_vfiprintf_r+0xc6>
 800f7ac:	9b03      	ldr	r3, [sp, #12]
 800f7ae:	1d19      	adds	r1, r3, #4
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	9103      	str	r1, [sp, #12]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	bfbb      	ittet	lt
 800f7b8:	425b      	neglt	r3, r3
 800f7ba:	f042 0202 	orrlt.w	r2, r2, #2
 800f7be:	9307      	strge	r3, [sp, #28]
 800f7c0:	9307      	strlt	r3, [sp, #28]
 800f7c2:	bfb8      	it	lt
 800f7c4:	9204      	strlt	r2, [sp, #16]
 800f7c6:	7823      	ldrb	r3, [r4, #0]
 800f7c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f7ca:	d10a      	bne.n	800f7e2 <_vfiprintf_r+0x156>
 800f7cc:	7863      	ldrb	r3, [r4, #1]
 800f7ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7d0:	d132      	bne.n	800f838 <_vfiprintf_r+0x1ac>
 800f7d2:	9b03      	ldr	r3, [sp, #12]
 800f7d4:	1d1a      	adds	r2, r3, #4
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	9203      	str	r2, [sp, #12]
 800f7da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f7de:	3402      	adds	r4, #2
 800f7e0:	9305      	str	r3, [sp, #20]
 800f7e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f8b8 <_vfiprintf_r+0x22c>
 800f7e6:	7821      	ldrb	r1, [r4, #0]
 800f7e8:	2203      	movs	r2, #3
 800f7ea:	4650      	mov	r0, sl
 800f7ec:	f7f0 fcf8 	bl	80001e0 <memchr>
 800f7f0:	b138      	cbz	r0, 800f802 <_vfiprintf_r+0x176>
 800f7f2:	9b04      	ldr	r3, [sp, #16]
 800f7f4:	eba0 000a 	sub.w	r0, r0, sl
 800f7f8:	2240      	movs	r2, #64	@ 0x40
 800f7fa:	4082      	lsls	r2, r0
 800f7fc:	4313      	orrs	r3, r2
 800f7fe:	3401      	adds	r4, #1
 800f800:	9304      	str	r3, [sp, #16]
 800f802:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f806:	4829      	ldr	r0, [pc, #164]	@ (800f8ac <_vfiprintf_r+0x220>)
 800f808:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f80c:	2206      	movs	r2, #6
 800f80e:	f7f0 fce7 	bl	80001e0 <memchr>
 800f812:	2800      	cmp	r0, #0
 800f814:	d03f      	beq.n	800f896 <_vfiprintf_r+0x20a>
 800f816:	4b26      	ldr	r3, [pc, #152]	@ (800f8b0 <_vfiprintf_r+0x224>)
 800f818:	bb1b      	cbnz	r3, 800f862 <_vfiprintf_r+0x1d6>
 800f81a:	9b03      	ldr	r3, [sp, #12]
 800f81c:	3307      	adds	r3, #7
 800f81e:	f023 0307 	bic.w	r3, r3, #7
 800f822:	3308      	adds	r3, #8
 800f824:	9303      	str	r3, [sp, #12]
 800f826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f828:	443b      	add	r3, r7
 800f82a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f82c:	e76a      	b.n	800f704 <_vfiprintf_r+0x78>
 800f82e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f832:	460c      	mov	r4, r1
 800f834:	2001      	movs	r0, #1
 800f836:	e7a8      	b.n	800f78a <_vfiprintf_r+0xfe>
 800f838:	2300      	movs	r3, #0
 800f83a:	3401      	adds	r4, #1
 800f83c:	9305      	str	r3, [sp, #20]
 800f83e:	4619      	mov	r1, r3
 800f840:	f04f 0c0a 	mov.w	ip, #10
 800f844:	4620      	mov	r0, r4
 800f846:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f84a:	3a30      	subs	r2, #48	@ 0x30
 800f84c:	2a09      	cmp	r2, #9
 800f84e:	d903      	bls.n	800f858 <_vfiprintf_r+0x1cc>
 800f850:	2b00      	cmp	r3, #0
 800f852:	d0c6      	beq.n	800f7e2 <_vfiprintf_r+0x156>
 800f854:	9105      	str	r1, [sp, #20]
 800f856:	e7c4      	b.n	800f7e2 <_vfiprintf_r+0x156>
 800f858:	fb0c 2101 	mla	r1, ip, r1, r2
 800f85c:	4604      	mov	r4, r0
 800f85e:	2301      	movs	r3, #1
 800f860:	e7f0      	b.n	800f844 <_vfiprintf_r+0x1b8>
 800f862:	ab03      	add	r3, sp, #12
 800f864:	9300      	str	r3, [sp, #0]
 800f866:	462a      	mov	r2, r5
 800f868:	4b12      	ldr	r3, [pc, #72]	@ (800f8b4 <_vfiprintf_r+0x228>)
 800f86a:	a904      	add	r1, sp, #16
 800f86c:	4630      	mov	r0, r6
 800f86e:	f3af 8000 	nop.w
 800f872:	4607      	mov	r7, r0
 800f874:	1c78      	adds	r0, r7, #1
 800f876:	d1d6      	bne.n	800f826 <_vfiprintf_r+0x19a>
 800f878:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f87a:	07d9      	lsls	r1, r3, #31
 800f87c:	d405      	bmi.n	800f88a <_vfiprintf_r+0x1fe>
 800f87e:	89ab      	ldrh	r3, [r5, #12]
 800f880:	059a      	lsls	r2, r3, #22
 800f882:	d402      	bmi.n	800f88a <_vfiprintf_r+0x1fe>
 800f884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f886:	f7ff fe7d 	bl	800f584 <__retarget_lock_release_recursive>
 800f88a:	89ab      	ldrh	r3, [r5, #12]
 800f88c:	065b      	lsls	r3, r3, #25
 800f88e:	f53f af1f 	bmi.w	800f6d0 <_vfiprintf_r+0x44>
 800f892:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f894:	e71e      	b.n	800f6d4 <_vfiprintf_r+0x48>
 800f896:	ab03      	add	r3, sp, #12
 800f898:	9300      	str	r3, [sp, #0]
 800f89a:	462a      	mov	r2, r5
 800f89c:	4b05      	ldr	r3, [pc, #20]	@ (800f8b4 <_vfiprintf_r+0x228>)
 800f89e:	a904      	add	r1, sp, #16
 800f8a0:	4630      	mov	r0, r6
 800f8a2:	f000 f879 	bl	800f998 <_printf_i>
 800f8a6:	e7e4      	b.n	800f872 <_vfiprintf_r+0x1e6>
 800f8a8:	0801198c 	.word	0x0801198c
 800f8ac:	08011996 	.word	0x08011996
 800f8b0:	00000000 	.word	0x00000000
 800f8b4:	0800f667 	.word	0x0800f667
 800f8b8:	08011992 	.word	0x08011992

0800f8bc <_printf_common>:
 800f8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8c0:	4616      	mov	r6, r2
 800f8c2:	4698      	mov	r8, r3
 800f8c4:	688a      	ldr	r2, [r1, #8]
 800f8c6:	690b      	ldr	r3, [r1, #16]
 800f8c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	bfb8      	it	lt
 800f8d0:	4613      	movlt	r3, r2
 800f8d2:	6033      	str	r3, [r6, #0]
 800f8d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f8d8:	4607      	mov	r7, r0
 800f8da:	460c      	mov	r4, r1
 800f8dc:	b10a      	cbz	r2, 800f8e2 <_printf_common+0x26>
 800f8de:	3301      	adds	r3, #1
 800f8e0:	6033      	str	r3, [r6, #0]
 800f8e2:	6823      	ldr	r3, [r4, #0]
 800f8e4:	0699      	lsls	r1, r3, #26
 800f8e6:	bf42      	ittt	mi
 800f8e8:	6833      	ldrmi	r3, [r6, #0]
 800f8ea:	3302      	addmi	r3, #2
 800f8ec:	6033      	strmi	r3, [r6, #0]
 800f8ee:	6825      	ldr	r5, [r4, #0]
 800f8f0:	f015 0506 	ands.w	r5, r5, #6
 800f8f4:	d106      	bne.n	800f904 <_printf_common+0x48>
 800f8f6:	f104 0a19 	add.w	sl, r4, #25
 800f8fa:	68e3      	ldr	r3, [r4, #12]
 800f8fc:	6832      	ldr	r2, [r6, #0]
 800f8fe:	1a9b      	subs	r3, r3, r2
 800f900:	42ab      	cmp	r3, r5
 800f902:	dc26      	bgt.n	800f952 <_printf_common+0x96>
 800f904:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f908:	6822      	ldr	r2, [r4, #0]
 800f90a:	3b00      	subs	r3, #0
 800f90c:	bf18      	it	ne
 800f90e:	2301      	movne	r3, #1
 800f910:	0692      	lsls	r2, r2, #26
 800f912:	d42b      	bmi.n	800f96c <_printf_common+0xb0>
 800f914:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f918:	4641      	mov	r1, r8
 800f91a:	4638      	mov	r0, r7
 800f91c:	47c8      	blx	r9
 800f91e:	3001      	adds	r0, #1
 800f920:	d01e      	beq.n	800f960 <_printf_common+0xa4>
 800f922:	6823      	ldr	r3, [r4, #0]
 800f924:	6922      	ldr	r2, [r4, #16]
 800f926:	f003 0306 	and.w	r3, r3, #6
 800f92a:	2b04      	cmp	r3, #4
 800f92c:	bf02      	ittt	eq
 800f92e:	68e5      	ldreq	r5, [r4, #12]
 800f930:	6833      	ldreq	r3, [r6, #0]
 800f932:	1aed      	subeq	r5, r5, r3
 800f934:	68a3      	ldr	r3, [r4, #8]
 800f936:	bf0c      	ite	eq
 800f938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f93c:	2500      	movne	r5, #0
 800f93e:	4293      	cmp	r3, r2
 800f940:	bfc4      	itt	gt
 800f942:	1a9b      	subgt	r3, r3, r2
 800f944:	18ed      	addgt	r5, r5, r3
 800f946:	2600      	movs	r6, #0
 800f948:	341a      	adds	r4, #26
 800f94a:	42b5      	cmp	r5, r6
 800f94c:	d11a      	bne.n	800f984 <_printf_common+0xc8>
 800f94e:	2000      	movs	r0, #0
 800f950:	e008      	b.n	800f964 <_printf_common+0xa8>
 800f952:	2301      	movs	r3, #1
 800f954:	4652      	mov	r2, sl
 800f956:	4641      	mov	r1, r8
 800f958:	4638      	mov	r0, r7
 800f95a:	47c8      	blx	r9
 800f95c:	3001      	adds	r0, #1
 800f95e:	d103      	bne.n	800f968 <_printf_common+0xac>
 800f960:	f04f 30ff 	mov.w	r0, #4294967295
 800f964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f968:	3501      	adds	r5, #1
 800f96a:	e7c6      	b.n	800f8fa <_printf_common+0x3e>
 800f96c:	18e1      	adds	r1, r4, r3
 800f96e:	1c5a      	adds	r2, r3, #1
 800f970:	2030      	movs	r0, #48	@ 0x30
 800f972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f976:	4422      	add	r2, r4
 800f978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f97c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f980:	3302      	adds	r3, #2
 800f982:	e7c7      	b.n	800f914 <_printf_common+0x58>
 800f984:	2301      	movs	r3, #1
 800f986:	4622      	mov	r2, r4
 800f988:	4641      	mov	r1, r8
 800f98a:	4638      	mov	r0, r7
 800f98c:	47c8      	blx	r9
 800f98e:	3001      	adds	r0, #1
 800f990:	d0e6      	beq.n	800f960 <_printf_common+0xa4>
 800f992:	3601      	adds	r6, #1
 800f994:	e7d9      	b.n	800f94a <_printf_common+0x8e>
	...

0800f998 <_printf_i>:
 800f998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f99c:	7e0f      	ldrb	r7, [r1, #24]
 800f99e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f9a0:	2f78      	cmp	r7, #120	@ 0x78
 800f9a2:	4691      	mov	r9, r2
 800f9a4:	4680      	mov	r8, r0
 800f9a6:	460c      	mov	r4, r1
 800f9a8:	469a      	mov	sl, r3
 800f9aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f9ae:	d807      	bhi.n	800f9c0 <_printf_i+0x28>
 800f9b0:	2f62      	cmp	r7, #98	@ 0x62
 800f9b2:	d80a      	bhi.n	800f9ca <_printf_i+0x32>
 800f9b4:	2f00      	cmp	r7, #0
 800f9b6:	f000 80d2 	beq.w	800fb5e <_printf_i+0x1c6>
 800f9ba:	2f58      	cmp	r7, #88	@ 0x58
 800f9bc:	f000 80b9 	beq.w	800fb32 <_printf_i+0x19a>
 800f9c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f9c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f9c8:	e03a      	b.n	800fa40 <_printf_i+0xa8>
 800f9ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f9ce:	2b15      	cmp	r3, #21
 800f9d0:	d8f6      	bhi.n	800f9c0 <_printf_i+0x28>
 800f9d2:	a101      	add	r1, pc, #4	@ (adr r1, 800f9d8 <_printf_i+0x40>)
 800f9d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f9d8:	0800fa31 	.word	0x0800fa31
 800f9dc:	0800fa45 	.word	0x0800fa45
 800f9e0:	0800f9c1 	.word	0x0800f9c1
 800f9e4:	0800f9c1 	.word	0x0800f9c1
 800f9e8:	0800f9c1 	.word	0x0800f9c1
 800f9ec:	0800f9c1 	.word	0x0800f9c1
 800f9f0:	0800fa45 	.word	0x0800fa45
 800f9f4:	0800f9c1 	.word	0x0800f9c1
 800f9f8:	0800f9c1 	.word	0x0800f9c1
 800f9fc:	0800f9c1 	.word	0x0800f9c1
 800fa00:	0800f9c1 	.word	0x0800f9c1
 800fa04:	0800fb45 	.word	0x0800fb45
 800fa08:	0800fa6f 	.word	0x0800fa6f
 800fa0c:	0800faff 	.word	0x0800faff
 800fa10:	0800f9c1 	.word	0x0800f9c1
 800fa14:	0800f9c1 	.word	0x0800f9c1
 800fa18:	0800fb67 	.word	0x0800fb67
 800fa1c:	0800f9c1 	.word	0x0800f9c1
 800fa20:	0800fa6f 	.word	0x0800fa6f
 800fa24:	0800f9c1 	.word	0x0800f9c1
 800fa28:	0800f9c1 	.word	0x0800f9c1
 800fa2c:	0800fb07 	.word	0x0800fb07
 800fa30:	6833      	ldr	r3, [r6, #0]
 800fa32:	1d1a      	adds	r2, r3, #4
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	6032      	str	r2, [r6, #0]
 800fa38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fa3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fa40:	2301      	movs	r3, #1
 800fa42:	e09d      	b.n	800fb80 <_printf_i+0x1e8>
 800fa44:	6833      	ldr	r3, [r6, #0]
 800fa46:	6820      	ldr	r0, [r4, #0]
 800fa48:	1d19      	adds	r1, r3, #4
 800fa4a:	6031      	str	r1, [r6, #0]
 800fa4c:	0606      	lsls	r6, r0, #24
 800fa4e:	d501      	bpl.n	800fa54 <_printf_i+0xbc>
 800fa50:	681d      	ldr	r5, [r3, #0]
 800fa52:	e003      	b.n	800fa5c <_printf_i+0xc4>
 800fa54:	0645      	lsls	r5, r0, #25
 800fa56:	d5fb      	bpl.n	800fa50 <_printf_i+0xb8>
 800fa58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fa5c:	2d00      	cmp	r5, #0
 800fa5e:	da03      	bge.n	800fa68 <_printf_i+0xd0>
 800fa60:	232d      	movs	r3, #45	@ 0x2d
 800fa62:	426d      	negs	r5, r5
 800fa64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa68:	4859      	ldr	r0, [pc, #356]	@ (800fbd0 <_printf_i+0x238>)
 800fa6a:	230a      	movs	r3, #10
 800fa6c:	e011      	b.n	800fa92 <_printf_i+0xfa>
 800fa6e:	6821      	ldr	r1, [r4, #0]
 800fa70:	6833      	ldr	r3, [r6, #0]
 800fa72:	0608      	lsls	r0, r1, #24
 800fa74:	f853 5b04 	ldr.w	r5, [r3], #4
 800fa78:	d402      	bmi.n	800fa80 <_printf_i+0xe8>
 800fa7a:	0649      	lsls	r1, r1, #25
 800fa7c:	bf48      	it	mi
 800fa7e:	b2ad      	uxthmi	r5, r5
 800fa80:	2f6f      	cmp	r7, #111	@ 0x6f
 800fa82:	4853      	ldr	r0, [pc, #332]	@ (800fbd0 <_printf_i+0x238>)
 800fa84:	6033      	str	r3, [r6, #0]
 800fa86:	bf14      	ite	ne
 800fa88:	230a      	movne	r3, #10
 800fa8a:	2308      	moveq	r3, #8
 800fa8c:	2100      	movs	r1, #0
 800fa8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fa92:	6866      	ldr	r6, [r4, #4]
 800fa94:	60a6      	str	r6, [r4, #8]
 800fa96:	2e00      	cmp	r6, #0
 800fa98:	bfa2      	ittt	ge
 800fa9a:	6821      	ldrge	r1, [r4, #0]
 800fa9c:	f021 0104 	bicge.w	r1, r1, #4
 800faa0:	6021      	strge	r1, [r4, #0]
 800faa2:	b90d      	cbnz	r5, 800faa8 <_printf_i+0x110>
 800faa4:	2e00      	cmp	r6, #0
 800faa6:	d04b      	beq.n	800fb40 <_printf_i+0x1a8>
 800faa8:	4616      	mov	r6, r2
 800faaa:	fbb5 f1f3 	udiv	r1, r5, r3
 800faae:	fb03 5711 	mls	r7, r3, r1, r5
 800fab2:	5dc7      	ldrb	r7, [r0, r7]
 800fab4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fab8:	462f      	mov	r7, r5
 800faba:	42bb      	cmp	r3, r7
 800fabc:	460d      	mov	r5, r1
 800fabe:	d9f4      	bls.n	800faaa <_printf_i+0x112>
 800fac0:	2b08      	cmp	r3, #8
 800fac2:	d10b      	bne.n	800fadc <_printf_i+0x144>
 800fac4:	6823      	ldr	r3, [r4, #0]
 800fac6:	07df      	lsls	r7, r3, #31
 800fac8:	d508      	bpl.n	800fadc <_printf_i+0x144>
 800faca:	6923      	ldr	r3, [r4, #16]
 800facc:	6861      	ldr	r1, [r4, #4]
 800face:	4299      	cmp	r1, r3
 800fad0:	bfde      	ittt	le
 800fad2:	2330      	movle	r3, #48	@ 0x30
 800fad4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fad8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fadc:	1b92      	subs	r2, r2, r6
 800fade:	6122      	str	r2, [r4, #16]
 800fae0:	f8cd a000 	str.w	sl, [sp]
 800fae4:	464b      	mov	r3, r9
 800fae6:	aa03      	add	r2, sp, #12
 800fae8:	4621      	mov	r1, r4
 800faea:	4640      	mov	r0, r8
 800faec:	f7ff fee6 	bl	800f8bc <_printf_common>
 800faf0:	3001      	adds	r0, #1
 800faf2:	d14a      	bne.n	800fb8a <_printf_i+0x1f2>
 800faf4:	f04f 30ff 	mov.w	r0, #4294967295
 800faf8:	b004      	add	sp, #16
 800fafa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fafe:	6823      	ldr	r3, [r4, #0]
 800fb00:	f043 0320 	orr.w	r3, r3, #32
 800fb04:	6023      	str	r3, [r4, #0]
 800fb06:	4833      	ldr	r0, [pc, #204]	@ (800fbd4 <_printf_i+0x23c>)
 800fb08:	2778      	movs	r7, #120	@ 0x78
 800fb0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fb0e:	6823      	ldr	r3, [r4, #0]
 800fb10:	6831      	ldr	r1, [r6, #0]
 800fb12:	061f      	lsls	r7, r3, #24
 800fb14:	f851 5b04 	ldr.w	r5, [r1], #4
 800fb18:	d402      	bmi.n	800fb20 <_printf_i+0x188>
 800fb1a:	065f      	lsls	r7, r3, #25
 800fb1c:	bf48      	it	mi
 800fb1e:	b2ad      	uxthmi	r5, r5
 800fb20:	6031      	str	r1, [r6, #0]
 800fb22:	07d9      	lsls	r1, r3, #31
 800fb24:	bf44      	itt	mi
 800fb26:	f043 0320 	orrmi.w	r3, r3, #32
 800fb2a:	6023      	strmi	r3, [r4, #0]
 800fb2c:	b11d      	cbz	r5, 800fb36 <_printf_i+0x19e>
 800fb2e:	2310      	movs	r3, #16
 800fb30:	e7ac      	b.n	800fa8c <_printf_i+0xf4>
 800fb32:	4827      	ldr	r0, [pc, #156]	@ (800fbd0 <_printf_i+0x238>)
 800fb34:	e7e9      	b.n	800fb0a <_printf_i+0x172>
 800fb36:	6823      	ldr	r3, [r4, #0]
 800fb38:	f023 0320 	bic.w	r3, r3, #32
 800fb3c:	6023      	str	r3, [r4, #0]
 800fb3e:	e7f6      	b.n	800fb2e <_printf_i+0x196>
 800fb40:	4616      	mov	r6, r2
 800fb42:	e7bd      	b.n	800fac0 <_printf_i+0x128>
 800fb44:	6833      	ldr	r3, [r6, #0]
 800fb46:	6825      	ldr	r5, [r4, #0]
 800fb48:	6961      	ldr	r1, [r4, #20]
 800fb4a:	1d18      	adds	r0, r3, #4
 800fb4c:	6030      	str	r0, [r6, #0]
 800fb4e:	062e      	lsls	r6, r5, #24
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	d501      	bpl.n	800fb58 <_printf_i+0x1c0>
 800fb54:	6019      	str	r1, [r3, #0]
 800fb56:	e002      	b.n	800fb5e <_printf_i+0x1c6>
 800fb58:	0668      	lsls	r0, r5, #25
 800fb5a:	d5fb      	bpl.n	800fb54 <_printf_i+0x1bc>
 800fb5c:	8019      	strh	r1, [r3, #0]
 800fb5e:	2300      	movs	r3, #0
 800fb60:	6123      	str	r3, [r4, #16]
 800fb62:	4616      	mov	r6, r2
 800fb64:	e7bc      	b.n	800fae0 <_printf_i+0x148>
 800fb66:	6833      	ldr	r3, [r6, #0]
 800fb68:	1d1a      	adds	r2, r3, #4
 800fb6a:	6032      	str	r2, [r6, #0]
 800fb6c:	681e      	ldr	r6, [r3, #0]
 800fb6e:	6862      	ldr	r2, [r4, #4]
 800fb70:	2100      	movs	r1, #0
 800fb72:	4630      	mov	r0, r6
 800fb74:	f7f0 fb34 	bl	80001e0 <memchr>
 800fb78:	b108      	cbz	r0, 800fb7e <_printf_i+0x1e6>
 800fb7a:	1b80      	subs	r0, r0, r6
 800fb7c:	6060      	str	r0, [r4, #4]
 800fb7e:	6863      	ldr	r3, [r4, #4]
 800fb80:	6123      	str	r3, [r4, #16]
 800fb82:	2300      	movs	r3, #0
 800fb84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb88:	e7aa      	b.n	800fae0 <_printf_i+0x148>
 800fb8a:	6923      	ldr	r3, [r4, #16]
 800fb8c:	4632      	mov	r2, r6
 800fb8e:	4649      	mov	r1, r9
 800fb90:	4640      	mov	r0, r8
 800fb92:	47d0      	blx	sl
 800fb94:	3001      	adds	r0, #1
 800fb96:	d0ad      	beq.n	800faf4 <_printf_i+0x15c>
 800fb98:	6823      	ldr	r3, [r4, #0]
 800fb9a:	079b      	lsls	r3, r3, #30
 800fb9c:	d413      	bmi.n	800fbc6 <_printf_i+0x22e>
 800fb9e:	68e0      	ldr	r0, [r4, #12]
 800fba0:	9b03      	ldr	r3, [sp, #12]
 800fba2:	4298      	cmp	r0, r3
 800fba4:	bfb8      	it	lt
 800fba6:	4618      	movlt	r0, r3
 800fba8:	e7a6      	b.n	800faf8 <_printf_i+0x160>
 800fbaa:	2301      	movs	r3, #1
 800fbac:	4632      	mov	r2, r6
 800fbae:	4649      	mov	r1, r9
 800fbb0:	4640      	mov	r0, r8
 800fbb2:	47d0      	blx	sl
 800fbb4:	3001      	adds	r0, #1
 800fbb6:	d09d      	beq.n	800faf4 <_printf_i+0x15c>
 800fbb8:	3501      	adds	r5, #1
 800fbba:	68e3      	ldr	r3, [r4, #12]
 800fbbc:	9903      	ldr	r1, [sp, #12]
 800fbbe:	1a5b      	subs	r3, r3, r1
 800fbc0:	42ab      	cmp	r3, r5
 800fbc2:	dcf2      	bgt.n	800fbaa <_printf_i+0x212>
 800fbc4:	e7eb      	b.n	800fb9e <_printf_i+0x206>
 800fbc6:	2500      	movs	r5, #0
 800fbc8:	f104 0619 	add.w	r6, r4, #25
 800fbcc:	e7f5      	b.n	800fbba <_printf_i+0x222>
 800fbce:	bf00      	nop
 800fbd0:	0801199d 	.word	0x0801199d
 800fbd4:	080119ae 	.word	0x080119ae

0800fbd8 <__sflush_r>:
 800fbd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbe0:	0716      	lsls	r6, r2, #28
 800fbe2:	4605      	mov	r5, r0
 800fbe4:	460c      	mov	r4, r1
 800fbe6:	d454      	bmi.n	800fc92 <__sflush_r+0xba>
 800fbe8:	684b      	ldr	r3, [r1, #4]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	dc02      	bgt.n	800fbf4 <__sflush_r+0x1c>
 800fbee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	dd48      	ble.n	800fc86 <__sflush_r+0xae>
 800fbf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbf6:	2e00      	cmp	r6, #0
 800fbf8:	d045      	beq.n	800fc86 <__sflush_r+0xae>
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fc00:	682f      	ldr	r7, [r5, #0]
 800fc02:	6a21      	ldr	r1, [r4, #32]
 800fc04:	602b      	str	r3, [r5, #0]
 800fc06:	d030      	beq.n	800fc6a <__sflush_r+0x92>
 800fc08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fc0a:	89a3      	ldrh	r3, [r4, #12]
 800fc0c:	0759      	lsls	r1, r3, #29
 800fc0e:	d505      	bpl.n	800fc1c <__sflush_r+0x44>
 800fc10:	6863      	ldr	r3, [r4, #4]
 800fc12:	1ad2      	subs	r2, r2, r3
 800fc14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fc16:	b10b      	cbz	r3, 800fc1c <__sflush_r+0x44>
 800fc18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fc1a:	1ad2      	subs	r2, r2, r3
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fc20:	6a21      	ldr	r1, [r4, #32]
 800fc22:	4628      	mov	r0, r5
 800fc24:	47b0      	blx	r6
 800fc26:	1c43      	adds	r3, r0, #1
 800fc28:	89a3      	ldrh	r3, [r4, #12]
 800fc2a:	d106      	bne.n	800fc3a <__sflush_r+0x62>
 800fc2c:	6829      	ldr	r1, [r5, #0]
 800fc2e:	291d      	cmp	r1, #29
 800fc30:	d82b      	bhi.n	800fc8a <__sflush_r+0xb2>
 800fc32:	4a2a      	ldr	r2, [pc, #168]	@ (800fcdc <__sflush_r+0x104>)
 800fc34:	410a      	asrs	r2, r1
 800fc36:	07d6      	lsls	r6, r2, #31
 800fc38:	d427      	bmi.n	800fc8a <__sflush_r+0xb2>
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	6062      	str	r2, [r4, #4]
 800fc3e:	04d9      	lsls	r1, r3, #19
 800fc40:	6922      	ldr	r2, [r4, #16]
 800fc42:	6022      	str	r2, [r4, #0]
 800fc44:	d504      	bpl.n	800fc50 <__sflush_r+0x78>
 800fc46:	1c42      	adds	r2, r0, #1
 800fc48:	d101      	bne.n	800fc4e <__sflush_r+0x76>
 800fc4a:	682b      	ldr	r3, [r5, #0]
 800fc4c:	b903      	cbnz	r3, 800fc50 <__sflush_r+0x78>
 800fc4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800fc50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc52:	602f      	str	r7, [r5, #0]
 800fc54:	b1b9      	cbz	r1, 800fc86 <__sflush_r+0xae>
 800fc56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc5a:	4299      	cmp	r1, r3
 800fc5c:	d002      	beq.n	800fc64 <__sflush_r+0x8c>
 800fc5e:	4628      	mov	r0, r5
 800fc60:	f7ff fca0 	bl	800f5a4 <_free_r>
 800fc64:	2300      	movs	r3, #0
 800fc66:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc68:	e00d      	b.n	800fc86 <__sflush_r+0xae>
 800fc6a:	2301      	movs	r3, #1
 800fc6c:	4628      	mov	r0, r5
 800fc6e:	47b0      	blx	r6
 800fc70:	4602      	mov	r2, r0
 800fc72:	1c50      	adds	r0, r2, #1
 800fc74:	d1c9      	bne.n	800fc0a <__sflush_r+0x32>
 800fc76:	682b      	ldr	r3, [r5, #0]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d0c6      	beq.n	800fc0a <__sflush_r+0x32>
 800fc7c:	2b1d      	cmp	r3, #29
 800fc7e:	d001      	beq.n	800fc84 <__sflush_r+0xac>
 800fc80:	2b16      	cmp	r3, #22
 800fc82:	d11e      	bne.n	800fcc2 <__sflush_r+0xea>
 800fc84:	602f      	str	r7, [r5, #0]
 800fc86:	2000      	movs	r0, #0
 800fc88:	e022      	b.n	800fcd0 <__sflush_r+0xf8>
 800fc8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc8e:	b21b      	sxth	r3, r3
 800fc90:	e01b      	b.n	800fcca <__sflush_r+0xf2>
 800fc92:	690f      	ldr	r7, [r1, #16]
 800fc94:	2f00      	cmp	r7, #0
 800fc96:	d0f6      	beq.n	800fc86 <__sflush_r+0xae>
 800fc98:	0793      	lsls	r3, r2, #30
 800fc9a:	680e      	ldr	r6, [r1, #0]
 800fc9c:	bf08      	it	eq
 800fc9e:	694b      	ldreq	r3, [r1, #20]
 800fca0:	600f      	str	r7, [r1, #0]
 800fca2:	bf18      	it	ne
 800fca4:	2300      	movne	r3, #0
 800fca6:	eba6 0807 	sub.w	r8, r6, r7
 800fcaa:	608b      	str	r3, [r1, #8]
 800fcac:	f1b8 0f00 	cmp.w	r8, #0
 800fcb0:	dde9      	ble.n	800fc86 <__sflush_r+0xae>
 800fcb2:	6a21      	ldr	r1, [r4, #32]
 800fcb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fcb6:	4643      	mov	r3, r8
 800fcb8:	463a      	mov	r2, r7
 800fcba:	4628      	mov	r0, r5
 800fcbc:	47b0      	blx	r6
 800fcbe:	2800      	cmp	r0, #0
 800fcc0:	dc08      	bgt.n	800fcd4 <__sflush_r+0xfc>
 800fcc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fcca:	81a3      	strh	r3, [r4, #12]
 800fccc:	f04f 30ff 	mov.w	r0, #4294967295
 800fcd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcd4:	4407      	add	r7, r0
 800fcd6:	eba8 0800 	sub.w	r8, r8, r0
 800fcda:	e7e7      	b.n	800fcac <__sflush_r+0xd4>
 800fcdc:	dfbffffe 	.word	0xdfbffffe

0800fce0 <_fflush_r>:
 800fce0:	b538      	push	{r3, r4, r5, lr}
 800fce2:	690b      	ldr	r3, [r1, #16]
 800fce4:	4605      	mov	r5, r0
 800fce6:	460c      	mov	r4, r1
 800fce8:	b913      	cbnz	r3, 800fcf0 <_fflush_r+0x10>
 800fcea:	2500      	movs	r5, #0
 800fcec:	4628      	mov	r0, r5
 800fcee:	bd38      	pop	{r3, r4, r5, pc}
 800fcf0:	b118      	cbz	r0, 800fcfa <_fflush_r+0x1a>
 800fcf2:	6a03      	ldr	r3, [r0, #32]
 800fcf4:	b90b      	cbnz	r3, 800fcfa <_fflush_r+0x1a>
 800fcf6:	f7ff f9df 	bl	800f0b8 <__sinit>
 800fcfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d0f3      	beq.n	800fcea <_fflush_r+0xa>
 800fd02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fd04:	07d0      	lsls	r0, r2, #31
 800fd06:	d404      	bmi.n	800fd12 <_fflush_r+0x32>
 800fd08:	0599      	lsls	r1, r3, #22
 800fd0a:	d402      	bmi.n	800fd12 <_fflush_r+0x32>
 800fd0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fd0e:	f7ff fc38 	bl	800f582 <__retarget_lock_acquire_recursive>
 800fd12:	4628      	mov	r0, r5
 800fd14:	4621      	mov	r1, r4
 800fd16:	f7ff ff5f 	bl	800fbd8 <__sflush_r>
 800fd1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fd1c:	07da      	lsls	r2, r3, #31
 800fd1e:	4605      	mov	r5, r0
 800fd20:	d4e4      	bmi.n	800fcec <_fflush_r+0xc>
 800fd22:	89a3      	ldrh	r3, [r4, #12]
 800fd24:	059b      	lsls	r3, r3, #22
 800fd26:	d4e1      	bmi.n	800fcec <_fflush_r+0xc>
 800fd28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fd2a:	f7ff fc2b 	bl	800f584 <__retarget_lock_release_recursive>
 800fd2e:	e7dd      	b.n	800fcec <_fflush_r+0xc>

0800fd30 <__swhatbuf_r>:
 800fd30:	b570      	push	{r4, r5, r6, lr}
 800fd32:	460c      	mov	r4, r1
 800fd34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd38:	2900      	cmp	r1, #0
 800fd3a:	b096      	sub	sp, #88	@ 0x58
 800fd3c:	4615      	mov	r5, r2
 800fd3e:	461e      	mov	r6, r3
 800fd40:	da0d      	bge.n	800fd5e <__swhatbuf_r+0x2e>
 800fd42:	89a3      	ldrh	r3, [r4, #12]
 800fd44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fd48:	f04f 0100 	mov.w	r1, #0
 800fd4c:	bf14      	ite	ne
 800fd4e:	2340      	movne	r3, #64	@ 0x40
 800fd50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fd54:	2000      	movs	r0, #0
 800fd56:	6031      	str	r1, [r6, #0]
 800fd58:	602b      	str	r3, [r5, #0]
 800fd5a:	b016      	add	sp, #88	@ 0x58
 800fd5c:	bd70      	pop	{r4, r5, r6, pc}
 800fd5e:	466a      	mov	r2, sp
 800fd60:	f000 f87c 	bl	800fe5c <_fstat_r>
 800fd64:	2800      	cmp	r0, #0
 800fd66:	dbec      	blt.n	800fd42 <__swhatbuf_r+0x12>
 800fd68:	9901      	ldr	r1, [sp, #4]
 800fd6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fd6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fd72:	4259      	negs	r1, r3
 800fd74:	4159      	adcs	r1, r3
 800fd76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fd7a:	e7eb      	b.n	800fd54 <__swhatbuf_r+0x24>

0800fd7c <__smakebuf_r>:
 800fd7c:	898b      	ldrh	r3, [r1, #12]
 800fd7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd80:	079d      	lsls	r5, r3, #30
 800fd82:	4606      	mov	r6, r0
 800fd84:	460c      	mov	r4, r1
 800fd86:	d507      	bpl.n	800fd98 <__smakebuf_r+0x1c>
 800fd88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fd8c:	6023      	str	r3, [r4, #0]
 800fd8e:	6123      	str	r3, [r4, #16]
 800fd90:	2301      	movs	r3, #1
 800fd92:	6163      	str	r3, [r4, #20]
 800fd94:	b003      	add	sp, #12
 800fd96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd98:	ab01      	add	r3, sp, #4
 800fd9a:	466a      	mov	r2, sp
 800fd9c:	f7ff ffc8 	bl	800fd30 <__swhatbuf_r>
 800fda0:	9f00      	ldr	r7, [sp, #0]
 800fda2:	4605      	mov	r5, r0
 800fda4:	4639      	mov	r1, r7
 800fda6:	4630      	mov	r0, r6
 800fda8:	f7ff f86e 	bl	800ee88 <_malloc_r>
 800fdac:	b948      	cbnz	r0, 800fdc2 <__smakebuf_r+0x46>
 800fdae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdb2:	059a      	lsls	r2, r3, #22
 800fdb4:	d4ee      	bmi.n	800fd94 <__smakebuf_r+0x18>
 800fdb6:	f023 0303 	bic.w	r3, r3, #3
 800fdba:	f043 0302 	orr.w	r3, r3, #2
 800fdbe:	81a3      	strh	r3, [r4, #12]
 800fdc0:	e7e2      	b.n	800fd88 <__smakebuf_r+0xc>
 800fdc2:	89a3      	ldrh	r3, [r4, #12]
 800fdc4:	6020      	str	r0, [r4, #0]
 800fdc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdca:	81a3      	strh	r3, [r4, #12]
 800fdcc:	9b01      	ldr	r3, [sp, #4]
 800fdce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fdd2:	b15b      	cbz	r3, 800fdec <__smakebuf_r+0x70>
 800fdd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdd8:	4630      	mov	r0, r6
 800fdda:	f000 f851 	bl	800fe80 <_isatty_r>
 800fdde:	b128      	cbz	r0, 800fdec <__smakebuf_r+0x70>
 800fde0:	89a3      	ldrh	r3, [r4, #12]
 800fde2:	f023 0303 	bic.w	r3, r3, #3
 800fde6:	f043 0301 	orr.w	r3, r3, #1
 800fdea:	81a3      	strh	r3, [r4, #12]
 800fdec:	89a3      	ldrh	r3, [r4, #12]
 800fdee:	431d      	orrs	r5, r3
 800fdf0:	81a5      	strh	r5, [r4, #12]
 800fdf2:	e7cf      	b.n	800fd94 <__smakebuf_r+0x18>

0800fdf4 <_putc_r>:
 800fdf4:	b570      	push	{r4, r5, r6, lr}
 800fdf6:	460d      	mov	r5, r1
 800fdf8:	4614      	mov	r4, r2
 800fdfa:	4606      	mov	r6, r0
 800fdfc:	b118      	cbz	r0, 800fe06 <_putc_r+0x12>
 800fdfe:	6a03      	ldr	r3, [r0, #32]
 800fe00:	b90b      	cbnz	r3, 800fe06 <_putc_r+0x12>
 800fe02:	f7ff f959 	bl	800f0b8 <__sinit>
 800fe06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe08:	07d8      	lsls	r0, r3, #31
 800fe0a:	d405      	bmi.n	800fe18 <_putc_r+0x24>
 800fe0c:	89a3      	ldrh	r3, [r4, #12]
 800fe0e:	0599      	lsls	r1, r3, #22
 800fe10:	d402      	bmi.n	800fe18 <_putc_r+0x24>
 800fe12:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe14:	f7ff fbb5 	bl	800f582 <__retarget_lock_acquire_recursive>
 800fe18:	68a3      	ldr	r3, [r4, #8]
 800fe1a:	3b01      	subs	r3, #1
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	60a3      	str	r3, [r4, #8]
 800fe20:	da05      	bge.n	800fe2e <_putc_r+0x3a>
 800fe22:	69a2      	ldr	r2, [r4, #24]
 800fe24:	4293      	cmp	r3, r2
 800fe26:	db12      	blt.n	800fe4e <_putc_r+0x5a>
 800fe28:	b2eb      	uxtb	r3, r5
 800fe2a:	2b0a      	cmp	r3, #10
 800fe2c:	d00f      	beq.n	800fe4e <_putc_r+0x5a>
 800fe2e:	6823      	ldr	r3, [r4, #0]
 800fe30:	1c5a      	adds	r2, r3, #1
 800fe32:	6022      	str	r2, [r4, #0]
 800fe34:	701d      	strb	r5, [r3, #0]
 800fe36:	b2ed      	uxtb	r5, r5
 800fe38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe3a:	07da      	lsls	r2, r3, #31
 800fe3c:	d405      	bmi.n	800fe4a <_putc_r+0x56>
 800fe3e:	89a3      	ldrh	r3, [r4, #12]
 800fe40:	059b      	lsls	r3, r3, #22
 800fe42:	d402      	bmi.n	800fe4a <_putc_r+0x56>
 800fe44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe46:	f7ff fb9d 	bl	800f584 <__retarget_lock_release_recursive>
 800fe4a:	4628      	mov	r0, r5
 800fe4c:	bd70      	pop	{r4, r5, r6, pc}
 800fe4e:	4629      	mov	r1, r5
 800fe50:	4622      	mov	r2, r4
 800fe52:	4630      	mov	r0, r6
 800fe54:	f7ff fa21 	bl	800f29a <__swbuf_r>
 800fe58:	4605      	mov	r5, r0
 800fe5a:	e7ed      	b.n	800fe38 <_putc_r+0x44>

0800fe5c <_fstat_r>:
 800fe5c:	b538      	push	{r3, r4, r5, lr}
 800fe5e:	4d07      	ldr	r5, [pc, #28]	@ (800fe7c <_fstat_r+0x20>)
 800fe60:	2300      	movs	r3, #0
 800fe62:	4604      	mov	r4, r0
 800fe64:	4608      	mov	r0, r1
 800fe66:	4611      	mov	r1, r2
 800fe68:	602b      	str	r3, [r5, #0]
 800fe6a:	f7f1 fb68 	bl	800153e <_fstat>
 800fe6e:	1c43      	adds	r3, r0, #1
 800fe70:	d102      	bne.n	800fe78 <_fstat_r+0x1c>
 800fe72:	682b      	ldr	r3, [r5, #0]
 800fe74:	b103      	cbz	r3, 800fe78 <_fstat_r+0x1c>
 800fe76:	6023      	str	r3, [r4, #0]
 800fe78:	bd38      	pop	{r3, r4, r5, pc}
 800fe7a:	bf00      	nop
 800fe7c:	20006afc 	.word	0x20006afc

0800fe80 <_isatty_r>:
 800fe80:	b538      	push	{r3, r4, r5, lr}
 800fe82:	4d06      	ldr	r5, [pc, #24]	@ (800fe9c <_isatty_r+0x1c>)
 800fe84:	2300      	movs	r3, #0
 800fe86:	4604      	mov	r4, r0
 800fe88:	4608      	mov	r0, r1
 800fe8a:	602b      	str	r3, [r5, #0]
 800fe8c:	f7f1 fb67 	bl	800155e <_isatty>
 800fe90:	1c43      	adds	r3, r0, #1
 800fe92:	d102      	bne.n	800fe9a <_isatty_r+0x1a>
 800fe94:	682b      	ldr	r3, [r5, #0]
 800fe96:	b103      	cbz	r3, 800fe9a <_isatty_r+0x1a>
 800fe98:	6023      	str	r3, [r4, #0]
 800fe9a:	bd38      	pop	{r3, r4, r5, pc}
 800fe9c:	20006afc 	.word	0x20006afc

0800fea0 <_init>:
 800fea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fea2:	bf00      	nop
 800fea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fea6:	bc08      	pop	{r3}
 800fea8:	469e      	mov	lr, r3
 800feaa:	4770      	bx	lr

0800feac <_fini>:
 800feac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800feae:	bf00      	nop
 800feb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800feb2:	bc08      	pop	{r3}
 800feb4:	469e      	mov	lr, r3
 800feb6:	4770      	bx	lr
