// Seed: 2348608953
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output supply1 id_6
    , id_11,
    input tri id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_12;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output wand id_2,
    input tri1 id_3,
    output wand id_4,
    output supply1 id_5,
    input tri0 id_6
    , id_9,
    input tri1 id_7
);
  wire id_10;
  id_11 :
  assert property (@(1) 1)
  else;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_1,
      id_6,
      id_4,
      id_6,
      id_1,
      id_0
  );
endmodule
