{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620126909674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620126909675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 15:45:07 2021 " "Processing started: Tue May 04 15:45:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620126909675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620126909675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620126909675 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620126910392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_monitoring.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_monitoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_monitoring " "Found entity 1: clock_monitoring" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126910441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126910441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequeny_regulator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequeny_regulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_regulator " "Found entity 1: frequency_regulator" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/frequeny_regulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126910444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126910444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file monitor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "monitor.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126910446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126910446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126910449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126910449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126910452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126910452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monitor " "Elaborating entity \"monitor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620126910498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst3 " "Elaborating entity \"7476\" for hierarchy \"7476:inst3\"" {  } { { "monitor.bdf" "inst3" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 384 816 936 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst3 " "Elaborated megafunction instantiation \"7476:inst3\"" {  } { { "monitor.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 384 816 936 576 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620126910535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst1 " "Elaborating entity \"74193\" for hierarchy \"74193:inst1\"" {  } { { "monitor.bdf" "inst1" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 624 648 808 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst1 " "Elaborated megafunction instantiation \"74193:inst1\"" {  } { { "monitor.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 624 648 808 744 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620126910552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_regulator frequency_regulator:inst13 " "Elaborating entity \"frequency_regulator\" for hierarchy \"frequency_regulator:inst13\"" {  } { { "monitor.bdf" "inst13" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 80 536 648 344 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequeny_regulator.v(16) " "Verilog HDL assignment warning at frequeny_regulator.v(16): truncated value with size 32 to match size of target (16)" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/frequeny_regulator.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126910555 "|monitor|frequency_regulator:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frequeny_regulator.v(32) " "Verilog HDL assignment warning at frequeny_regulator.v(32): truncated value with size 32 to match size of target (8)" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/frequeny_regulator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126910555 "|monitor|frequency_regulator:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frequeny_regulator.v(33) " "Verilog HDL assignment warning at frequeny_regulator.v(33): truncated value with size 32 to match size of target (8)" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/frequeny_regulator.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126910555 "|monitor|frequency_regulator:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_monitoring clock_monitoring:inst14 " "Elaborating entity \"clock_monitoring\" for hierarchy \"clock_monitoring:inst14\"" {  } { { "monitor.bdf" "inst14" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 72 208 352 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910557 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setPeriod clock_monitoring.v(4) " "Verilog HDL Always Construct warning at clock_monitoring.v(4): inferring latch(es) for variable \"setPeriod\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620126910558 "|monitor|clock_monitoring:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_ex clock_monitoring.v(14) " "Verilog HDL Always Construct warning at clock_monitoring.v(14): variable \"clk_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620126910558 "|monitor|clock_monitoring:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_monitoring.v(18) " "Verilog HDL assignment warning at clock_monitoring.v(18): truncated value with size 32 to match size of target (1)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126910558 "|monitor|clock_monitoring:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_monitoring.v(19) " "Verilog HDL assignment warning at clock_monitoring.v(19): truncated value with size 32 to match size of target (1)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126910558 "|monitor|clock_monitoring:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clock_monitoring.v(24) " "Verilog HDL assignment warning at clock_monitoring.v(24): truncated value with size 32 to match size of target (16)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[0\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[0\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[1\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[1\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[2\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[2\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[3\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[3\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[4\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[4\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[5\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[5\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[6\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[6\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[7\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[7\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126910559 "|monitor|clock_monitoring:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst7 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst7\"" {  } { { "monitor.bdf" "inst7" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/monitor.bdf" { { 384 120 200 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst7\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "LPM_MUX_component" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/lpm_mux1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst7\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/lpm_mux1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620126910596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst7\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst7\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910596 ""}  } { { "lpm_mux1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/lpm_mux1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620126910596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126910661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126910661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc lpm_mux1:inst7\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"lpm_mux1:inst7\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620126910663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[7\] " "Latch clock_monitoring:inst14\|setPeriod\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911179 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[6\] " "Latch clock_monitoring:inst14\|setPeriod\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911180 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[5\] " "Latch clock_monitoring:inst14\|setPeriod\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911180 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[4\] " "Latch clock_monitoring:inst14\|setPeriod\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911180 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[3\] " "Latch clock_monitoring:inst14\|setPeriod\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911180 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[2\] " "Latch clock_monitoring:inst14\|setPeriod\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911181 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[1\] " "Latch clock_monitoring:inst14\|setPeriod\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911181 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock_monitoring:inst14\|setPeriod\[0\] " "Latch clock_monitoring:inst14\|setPeriod\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_monitoring:inst14\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal clock_monitoring:inst14\|LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126911181 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/clock_monitoring.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126911181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/monitor/frequeny_regulator.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620126911184 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620126911185 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|23 74193:inst\|23~_emulated 74193:inst\|23~1 " "Register \"74193:inst\|23\" is converted into an equivalent circuit using register \"74193:inst\|23~_emulated\" and latch \"74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|24 74193:inst\|24~_emulated 74193:inst\|24~1 " "Register \"74193:inst\|24\" is converted into an equivalent circuit using register \"74193:inst\|24~_emulated\" and latch \"74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|25 74193:inst\|25~_emulated 74193:inst\|25~1 " "Register \"74193:inst\|25\" is converted into an equivalent circuit using register \"74193:inst\|25~_emulated\" and latch \"74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|26 74193:inst\|26~_emulated 74193:inst\|26~1 " "Register \"74193:inst\|26\" is converted into an equivalent circuit using register \"74193:inst\|26~_emulated\" and latch \"74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620126911185 "|monitor|74193:inst|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1620126911185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620126911439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620126911787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620126911787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620126911850 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620126911850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620126911850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620126911850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620126911879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 15:45:11 2021 " "Processing ended: Tue May 04 15:45:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620126911879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620126911879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620126911879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620126911879 ""}
