set_global_assignment -name FAMILY "Stratix II"
set_global_assignment -name DEVICE EP2S180F1020C3
set_global_assignment -name TOP_LEVEL_ENTITY stratix_test_array_sram_toplevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.0
set_global_assignment -name LAST_QUARTUS_VERSION 8.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name FMAX_REQUIREMENT "100 MHz"
vhdl files
24
pin assignments
67
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.tce_util.all;
use work.stratix_test_array_sram_imem_mau.all;
use work.stratix_test_array_sram_globals.all;
use work.stratix_test_array_sram_toplevel_params.all;

entity stratix_test_array_sram_toplevel is

  generic (
    sram_dataw : integer := 32;
    sram_addrw : integer := 18);

  port (
    clk : in std_logic;
    rstx : in std_logic;
    STRATIXII_SRAM_ADDR : out std_logic_vector(sram_addrw-1 downto 0);
    STRATIXII_SRAM_BE_N0 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_BE_N1 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_BE_N2 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_BE_N3 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_CS_N : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_DQ : inout std_logic_vector(sram_dataw-1 downto 0);
    STRATIXII_SRAM_OE_N : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_WE_N : out std_logic_vector(0 downto 0);
    locked : out std_logic;
    STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0));

end stratix_test_array_sram_toplevel;

architecture structural of stratix_test_array_sram_toplevel is


  component stratix_test_array_sram is
    generic (
      core_id : integer);
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      locked : out std_logic;
      fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_LSU_STRATIXII_SRAM_DQ : inout std_logic_vector(fu_LSU_sram_dataw-1 downto 0);
      fu_LSU_STRATIXII_SRAM_ADDR : out std_logic_vector(fu_LSU_sram_addrw-1 downto 0);
      fu_LSU_STRATIXII_SRAM_WE_N : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_OE_N : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_CS_N : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N0 : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N1 : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N2 : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N3 : out std_logic_vector(1-1 downto 0));
  end component;

  component stratix_test_array_sram_rom_array_comp is
    generic (
      addrw : integer;
      instrw : integer);
    port (
      clock : in std_logic;
      addr : in std_logic_vector(addrw-1 downto 0);
      dataout : out std_logic_vector(instrw-1 downto 0);
      en_x : in std_logic);
  end component;


begin

  core_busy_wire <= '0';
  imem_array_instance_0_en_x_wire <= core_imem_en_x_wire;
  imem_array_instance_0_addr_wire <= core_imem_addr_wire;
  core_imem_data_wire <= imem_array_instance_0_dataout_wire;

  core : stratix_test_array_sram
    generic map (
      core_id => 0)
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      locked => locked,
      fu_leds_STRATIXII_LED => STRATIXII_LED,
      fu_LSU_STRATIXII_SRAM_DQ => STRATIXII_SRAM_DQ,
      fu_LSU_STRATIXII_SRAM_ADDR => STRATIXII_SRAM_ADDR,
      fu_LSU_STRATIXII_SRAM_WE_N => STRATIXII_SRAM_WE_N,
      fu_LSU_STRATIXII_SRAM_OE_N => STRATIXII_SRAM_OE_N,
      fu_LSU_STRATIXII_SRAM_CS_N => STRATIXII_SRAM_CS_N,
      fu_LSU_STRATIXII_SRAM_BE_N0 => STRATIXII_SRAM_BE_N0,
      fu_LSU_STRATIXII_SRAM_BE_N1 => STRATIXII_SRAM_BE_N1,
      fu_LSU_STRATIXII_SRAM_BE_N2 => STRATIXII_SRAM_BE_N2,
      fu_LSU_STRATIXII_SRAM_BE_N3 => STRATIXII_SRAM_BE_N3);

  imem_array_instance_0 : stratix_test_array_sram_rom_array_comp
    generic map (
      addrw => IMEMADDRWIDTH,
      instrw => IMEMMAUWIDTH*IMEMWIDTHINMAUS)
    port map (
      clock => clk,
      addr => imem_array_instance_0_addr_wire,
      dataout => imem_array_instance_0_dataout_wire,
      en_x => imem_array_instance_0_en_x_wire);

end structural;
