{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530578809356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530578809356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 21:46:49 2018 " "Processing started: Mon Jul 02 21:46:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530578809356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530578809356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off somador_paralelo_4bits -c somador_paralelo_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off somador_paralelo_4bits -c somador_paralelo_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530578809357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530578809625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/projeto/sist_digitais/projeto/somador_completo/somador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/projeto/sist_digitais/projeto/somador_completo/somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo-LogicFunction " "Found design unit 1: somador_completo-LogicFunction" {  } { { "../somador_completo/somador_completo.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_completo/somador_completo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809941 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "../somador_completo/somador_completo.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_completo/somador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530578809941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/projeto/sist_digitais/projeto/somador_bin_par/somador_bin_par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/projeto/sist_digitais/projeto/somador_bin_par/somador_bin_par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_bin_par-LogicFunction " "Found design unit 1: somador_bin_par-LogicFunction" {  } { { "../somador_bin_par/somador_bin_par.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_bin_par/somador_bin_par.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809944 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_bin_par " "Found entity 1: somador_bin_par" {  } { { "../somador_bin_par/somador_bin_par.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_bin_par/somador_bin_par.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530578809944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/projeto/sist_digitais/projeto/bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/projeto/sist_digitais/projeto/bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-LogicFunction " "Found design unit 1: bcd-LogicFunction" {  } { { "../bcd/bcd.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/bcd/bcd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809946 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd/bcd.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/bcd/bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530578809946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/projeto/sist_digitais/projeto/decoder_bcd_7seg/decoder_bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/projeto/sist_digitais/projeto/decoder_bcd_7seg/decoder_bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_BCD_7seg-LogicFunction " "Found design unit 1: decoder_BCD_7seg-LogicFunction" {  } { { "../decoder_BCD_7seg/decoder_BCD_7seg.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/decoder_BCD_7seg/decoder_BCD_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809948 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_BCD_7seg " "Found entity 1: decoder_BCD_7seg" {  } { { "../decoder_BCD_7seg/decoder_BCD_7seg.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/decoder_BCD_7seg/decoder_BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530578809948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_paralelo_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_paralelo_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_paralelo_4bits-LogicFunction " "Found design unit 1: somador_paralelo_4bits-LogicFunction" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809950 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_paralelo_4bits " "Found entity 1: somador_paralelo_4bits" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530578809950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530578809950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "somador_paralelo_4bits " "Elaborating entity \"somador_paralelo_4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530578809981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_bin_par somador_bin_par:L1 " "Elaborating entity \"somador_bin_par\" for hierarchy \"somador_bin_par:L1\"" {  } { { "somador_paralelo_4bits.vhd" "L1" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530578809996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador_bin_par:L1\|somador_completo:L1 " "Elaborating entity \"somador_completo\" for hierarchy \"somador_bin_par:L1\|somador_completo:L1\"" {  } { { "../somador_bin_par/somador_bin_par.vhd" "L1" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_bin_par/somador_bin_par.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530578809998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:L2 " "Elaborating entity \"bcd\" for hierarchy \"bcd:L2\"" {  } { { "somador_paralelo_4bits.vhd" "L2" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530578810003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_BCD_7seg decoder_BCD_7seg:L3 " "Elaborating entity \"decoder_BCD_7seg\" for hierarchy \"decoder_BCD_7seg:L3\"" {  } { { "somador_paralelo_4bits.vhd" "L3" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530578810005 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aS72 VCC " "Pin \"aS72\" is stuck at VCC" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530578810240 "|somador_paralelo_4bits|aS72"} { "Warning" "WMLS_MLS_STUCK_PIN" "bS72 VCC " "Pin \"bS72\" is stuck at VCC" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530578810240 "|somador_paralelo_4bits|bS72"} { "Warning" "WMLS_MLS_STUCK_PIN" "cS72 VCC " "Pin \"cS72\" is stuck at VCC" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530578810240 "|somador_paralelo_4bits|cS72"} { "Warning" "WMLS_MLS_STUCK_PIN" "dS72 VCC " "Pin \"dS72\" is stuck at VCC" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530578810240 "|somador_paralelo_4bits|dS72"} { "Warning" "WMLS_MLS_STUCK_PIN" "eS72 VCC " "Pin \"eS72\" is stuck at VCC" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530578810240 "|somador_paralelo_4bits|eS72"} { "Warning" "WMLS_MLS_STUCK_PIN" "fS72 VCC " "Pin \"fS72\" is stuck at VCC" {  } { { "somador_paralelo_4bits.vhd" "" { Text "C:/Users/marco/Downloads/Projeto/Sist_digitais/Projeto/somador_paralelo_4bits/somador_paralelo_4bits.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530578810240 "|somador_paralelo_4bits|fS72"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530578810240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530578810357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530578810357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530578810397 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530578810397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530578810397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530578810397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530578810439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 21:46:50 2018 " "Processing ended: Mon Jul 02 21:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530578810439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530578810439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530578810439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530578810439 ""}
