INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IRON/Desktop/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IRON/Desktop/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IRON/Desktop/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/findmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module findmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IRON/Desktop/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_findmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_findmax
