#-----------------------------------------------------------
# Vivado v2019.2_AR72614 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 10:50:01 2020
# Process ID: 52558
# Current directory: /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/top_bd_axi4stream_divisor_0_0_synth_1
# Command line: vivado -log top_bd_axi4stream_divisor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_axi4stream_divisor_0_0.tcl -jvm -patch-module=java.desktop=/opt/Xilinx/Vivado/2019.2/lib/classes/AR72614/AR72614.jar
# Log file: /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/top_bd_axi4stream_divisor_0_0_synth_1/top_bd_axi4stream_divisor_0_0.vds
# Journal file: /home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/top_bd_axi4stream_divisor_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source top_bd_axi4stream_divisor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_bd_axi4stream_divisor_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'top_bd_axi4stream_divisor_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52657 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1957.004 ; gain = 202.719 ; free physical = 2105 ; free virtual = 23969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_axi4stream_divisor_0_0' [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/ip/top_bd_axi4stream_divisor_0_0/synth/top_bd_axi4stream_divisor_0_0.vhd:69]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DIVISOR bound to: 3 - type: integer 
	Parameter IN_SAMPLES_NUM bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'axi4stream_divisor' declared at '/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/axi4stream_divisor.vhd:12' bound to instance 'U0' of component 'axi4stream_divisor' [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/ip/top_bd_axi4stream_divisor_0_0/synth/top_bd_axi4stream_divisor_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'axi4stream_divisor' [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/axi4stream_divisor.vhd:33]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DIVISOR bound to: 3 - type: integer 
	Parameter IN_SAMPLES_NUM bound to: 3 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 10 - type: integer 
	Parameter DIVISOR bound to: 3 - type: integer 
	Parameter RESULT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'division_lut' declared at '/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/division_lut.vhd:12' bound to instance 'division_inst' of component 'division_lut' [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/axi4stream_divisor.vhd:72]
INFO: [Synth 8-638] synthesizing module 'division_lut' [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/division_lut.vhd:32]
	Parameter DIVIDEND_WIDTH bound to: 10 - type: integer 
	Parameter DIVISOR bound to: 3 - type: integer 
	Parameter RESULT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'division_lut' (1#1) [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/division_lut.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'axi4stream_divisor' (2#1) [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/new/axi4stream_divisor.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top_bd_axi4stream_divisor_0_0' (3#1) [/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/ip/top_bd_axi4stream_divisor_0_0/synth/top_bd_axi4stream_divisor_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.723 ; gain = 268.438 ; free physical = 2156 ; free virtual = 23981
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.723 ; gain = 268.438 ; free physical = 2151 ; free virtual = 23975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.723 ; gain = 268.438 ; free physical = 2151 ; free virtual = 23975
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.723 ; gain = 0.000 ; free physical = 2145 ; free virtual = 23969
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.504 ; gain = 0.000 ; free physical = 2051 ; free virtual = 23831
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2175.504 ; gain = 0.000 ; free physical = 2050 ; free virtual = 23830
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 2119 ; free virtual = 23904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 2119 ; free virtual = 23904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 2119 ; free virtual = 23904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 2112 ; free virtual = 23898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module division_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module axi4stream_divisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 2106 ; free virtual = 23887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+----------------+---------------+----------------+
|Module Name                   | RTL Object     | Depth x Width | Implemented As | 
+------------------------------+----------------+---------------+----------------+
|top_bd_axi4stream_divisor_0_0 | U0/sum_reg_rep | 1024x8        | Block RAM      | 
+------------------------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1944 ; free virtual = 23780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1944 ; free virtual = 23780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1942 ; free virtual = 23777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1906 ; free virtual = 23774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1906 ; free virtual = 23774
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1906 ; free virtual = 23774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1907 ; free virtual = 23774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1907 ; free virtual = 23774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1907 ; free virtual = 23774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     3|
|2     |LUT1       |     1|
|3     |LUT2       |    20|
|4     |LUT3       |    10|
|5     |LUT4       |     1|
|6     |LUT5       |     4|
|7     |LUT6       |     1|
|8     |RAMB18E1_1 |     1|
|9     |FDRE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |    55|
|2     |  U0     |axi4stream_divisor |    55|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1907 ; free virtual = 23774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.504 ; gain = 268.438 ; free physical = 1960 ; free virtual = 23828
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.504 ; gain = 421.219 ; free physical = 1960 ; free virtual = 23828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.504 ; gain = 0.000 ; free physical = 2033 ; free virtual = 23900
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.504 ; gain = 0.000 ; free physical = 1989 ; free virtual = 23857
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2175.504 ; gain = 656.320 ; free physical = 2124 ; free virtual = 23991
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.504 ; gain = 0.000 ; free physical = 2124 ; free virtual = 23991
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/top_bd_axi4stream_divisor_0_0_synth_1/top_bd_axi4stream_divisor_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.516 ; gain = 0.000 ; free physical = 2122 ; free virtual = 23990
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/color_to_grayscale/color_to_grayscale.runs/top_bd_axi4stream_divisor_0_0_synth_1/top_bd_axi4stream_divisor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_axi4stream_divisor_0_0_utilization_synth.rpt -pb top_bd_axi4stream_divisor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 10:50:52 2020...
