{"vcs1":{"timestamp_begin":1700208108.373117279, "rt":8.60, "ut":7.76, "st":0.55}}
{"vcselab":{"timestamp_begin":1700208117.060298941, "rt":1.19, "ut":0.39, "st":0.21}}
{"link":{"timestamp_begin":1700208118.332285519, "rt":0.47, "ut":0.18, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700208107.637183447}
{"VCS_COMP_START_TIME": 1700208107.637183447}
{"VCS_COMP_END_TIME": 1700208127.017159774}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370308}}
{"stitch_vcselab": {"peak_mem": 240016}}
