# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:43 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:36:43 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:43 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:36:43 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:43 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:36:43 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:43 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:36:43 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:43 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:36:43 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:43 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:36:44 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:44 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:36:44 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:44 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:36:44 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:36:44 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlfta2sb7j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta2sb7j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "C:\Users\yasir\Downloads\New folder\Lab3\memfile.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./imem.sv(27)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cpu/imemory
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:38:16 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:16 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:38:17 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:38:19 on May 03,2023, Elapsed time: 0:01:35
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:38:19 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlftcid0ih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcid0ih
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "C:\Users\yasir\Downloads\New folder\Lab3\memfile.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./imem.sv(27)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cpu/imemory
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:36 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:39:36 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:36 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:39:37 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:39:38 on May 03,2023, Elapsed time: 0:01:19
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:39:39 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlft49n7q8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft49n7q8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:41:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:41:21 on May 03,2023, Elapsed time: 0:01:42
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:41:21 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlftytv86v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftytv86v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:09 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:42:09 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:42:12 on May 03,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:42:12 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlftx818c1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx818c1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:23 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:55:23 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:23 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:55:23 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:23 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:55:23 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:23 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:55:23 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:23 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:55:23 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:23 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:55:24 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:24 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:55:24 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:24 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:55:24 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:55:27 on May 03,2023, Elapsed time: 0:13:15
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:55:27 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlftm97yvb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm97yvb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:18 on May 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:56:18 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:19 on May 03,2023
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:56:19 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:56:24 on May 03,2023, Elapsed time: 0:00:57
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 21:56:24 on May 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.fullAdder
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yasir  Hostname: SPECTRE-NYES  ProcessID: 17728
#           Attempting to use alternate WLF file "./wlftwi5djg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwi5djg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Task 1 Failed
# ** Note: $stop    : ./testbench.sv(44)
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 44
# End time: 22:03:21 on May 03,2023, Elapsed time: 0:06:57
# Errors: 0, Warnings: 3
