7/ This signal should be handled carefully. 
What kind of reset is used in this design ? Synchronous or asynchronous ? 
Please explain the differences between both and which one is used in the design.

Le design utilise un reset synchrone.
Dans le cas asynchrone, le reset  peut avoir lieu à tout moment. Alors que dans le cas synchrone sera activer en phase avec l'horloge.



What is a reset synchronizer, please explain why a circuit should have a reset synchronizer ?

Le synchronizer vien echantiloner le reset sur l'horloge. Cela afin de respecter les temps de hold et de setup.
Plus exactement, la desactivation du reset sera alors synchrone.
Quand à l'activation elle sera synchrone avec un reset synchronizer synchrone et sera asynchrone avec un reset synchronizer asynchrone.

On utilisera un synchronizer asynchrone lorsque le reset doit avoir lieu alors que l'horloge ne sera pas effective.

Is there any reset synchronizer ? 

Aucun.

Code a reset synchronizer for asynchronous reset and add it to the design. Add in your report the figure and the waveforms of your reset synchronizer.

8/
AREA:
What is the area of the design ?
How many cells are used ?
Which type of wireload model is used ? Why ? What are the other types ?
What wireload model are used for each hierarchy ? Why?

    ============================================================
    Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
    Generated on:           Jan 17 2020  12:00:14 pm
    Module:                 MIPS_32_1P_MUL_DIV
    Technology library:     CORE9GPHS 
    Operating conditions:   _nominal_ (balanced_tree)
    Wireload mode:          enclosed
    Area mode:              timing library
    ============================================================

        Instance       Cells  Cell Area  Net Area  Total Area     Wireload        
    -------------------------------------------------------------------------------
    MIPS_32_1P_MUL_DIV  13977     220248         0      220248 area_216Kto240K (S) 

    (S) = wireload was automatically selected


TIMING:
This command print the timing on the longest path. Examine the path (start point / end point etc.)
and explain it.
What is the timing of the path ?
What is the supposed max frequency the design is able to run ?

    Warning : Possible timing problems have been detected in this design. [TIM-11]
            : The design is 'MIPS_32_1P_MUL_DIV'.
            : Use 'report timing -lint' for more information.
    ============================================================
    Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
    Generated on:           Jan 17 2020  12:02:37 pm
    Module:                 MIPS_32_1P_MUL_DIV
    Technology library:     CORE9GPHS 
    Operating conditions:   _nominal_ (balanced_tree)
    Wireload mode:          enclosed
    Area mode:              timing library
    ============================================================

            Pin             Type     Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
    ------------------------------------------------------------------
    I_RI_reg[31]/CP                                 0             0 R 
    I_RI_reg[31]/Q         FD1QHSP        3 12.4   78  +124     124 F 
    g456749/A                                            +0     124   
    g456749/Z              IVHSX05        3 13.7  265  +117     241 R 
    g456154/C                                            +0     241   
    g456154/Z              ND4HS          2  8.8  264  +153     394 F 
    g454795/B                                            +0     394   
    g454795/Z              ND3ABHS        2  8.5  127  +206     600 F 
    g454540/C                                            +0     600   
    g454540/Z              AO7AHS         3 13.0  295  +134     734 R 
    g454172/C                                            +0     734   
    g454172/Z              AO1HS          8 37.7  797  +333    1067 F 
    g454075/C                                            +0    1067   
    g454075/Z              NR3HS          5 23.2  707  +396    1463 R 
    g453372/B                                            +0    1463   
    g453372/Z              AO1HS         13 65.1 1328  +685    2148 F 
    g453371/A                                            +0    2148   
    g453371/Z              IVHSX05        8 38.1  926  +648    2796 R 
    g453254/B                                            +0    2796   
    g453254/Z              NR2HS          4 19.0  415  +326    3122 F 
    g453253/A                                            +0    3122   
    g453253/Z              IVHSX05        3 14.3  339  +227    3349 R 
    g453150/B                                            +0    3349   
    g453150/Z              NR2HS          5 21.2  347  +199    3549 F 
    g452922/A                                            +0    3549   
    g452922/Z              NR2AHS         4 19.2  388  +294    3842 F 
    g452734/B                                            +0    3842   
    g452734/Z              ND2HS          3 12.6  236  +175    4017 R 
    g452238/C                                            +0    4017   
    g452238/Z              AO20NHS        1  4.6  120  +201    4218 R 
    g451054/E                                            +0    4218   
    g451054/Z              AO52HS         1  4.5  398  +103    4321 F 
    g450578/C                                            +0    4321   
    g450578/Z              NR3HS          1  3.9  251  +147    4468 R 
    g448961/B                                            +0    4468   
    g448961/Z              NR4ABHS        1  4.6  270  +194    4662 R 
    g448617/C                                            +0    4662   
    g448617/Z              ND3HS          1  4.5  176  +110    4772 F 
    g448183/D                                            +0    4772   
    g448183/Z              NR4AHS         2  9.9  466  +157    4929 R 
    g447910/A                                            +0    4929   
    g447910/Z              AO2HS          3 12.2  314  +207    5136 F 
    g447315/C                                            +0    5136   
    g447315/Z              NR4ABCHS      18 86.0  899  +549    5686 F 
    drc_bufs460441/A                                     +0    5686   
    drc_bufs460441/Z       IVHSX05        2 12.4  431  +333    6019 R 
    drc_bufs460440/A                                     +0    6019   
    drc_bufs460440/Z       IVHSP         18 86.5  311  +226    6245 F 
    g447184/B                                            +0    6245   
    g447184/Z              NR2HS         17 81.0 1197  +478    6723 R 
    drc_bufs462985/A                                     +0    6723   
    drc_bufs462985/Z       IVHSX05        1  3.9  342  +231    6954 F 
    drc_bufs462984/A                                     +0    6954   
    drc_bufs462984/Z       IVHSX05       16 76.8 1363  +559    7513 R 
    g446377/E                                            +0    7513   
    g446377/Z              AO11HS         4 19.4  800  +644    8157 F 
    g445699/B                                            +0    8157   
    g445699/Z              ND4HS          1  4.5  379  +319    8475 R 
    g445433/D                                            +0    8475   
    g445433/Z              NR4HS          1  4.6  301  +177    8652 F 
    g445331/D                                            +0    8652   
    g445331/Z              ND4HS          1  4.5  375  +154    8807 R 
    g445178/D                                            +0    8807   
    g445178/Z              NR4HS          1  4.6  275  +176    8983 F 
    g444809/D                                            +0    8983   
    g444809/Z              ND4HS          1  4.5  352  +147    9130 R 
    g444336/D                                            +0    9130   
    g444336/Z              NR4AHS         1  4.6  285  +172    9302 F 
    g444159/C                                            +0    9302   
    g444159/Z              ND3HS          1  4.5  324  +131    9433 R 
    g444043/C                                            +0    9433   
    g444043/Z              NR3HS          1  4.6  271  +145    9578 F 
    g443924/D                                            +0    9578   
    g443924/Z              ND4HS          1  4.5  387  +146    9724 R 
    g443882/D                                            +0    9724   
    g443882/Z              NR4HS          1  5.2  343  +184    9908 F 
    g443841/C                                            +0    9908   
    g443841/Z              AO8HS          1  8.4  405  +165   10072 R 
    g443821/S                                            +0   10072   
    g443821/Z              MUX21NHS       1  5.0  283  +178   10250 F 
    g443791/D                                            +0   10250   
    g443791/Z              AO11HS         1  4.5  358  +192   10443 R 
    g443763/E                                            +0   10443   
    g443763/Z              AO35HS         2 10.4  380  +237   10679 F 
    g443721/D                                            +0   10679   
    g443721/Z              NR4HSP        16 79.5 1199  +454   11134 R 
    drc_bufs463297/A                                     +0   11134   
    drc_bufs463297/Z       IVHSX05        2  8.4  408  +286   11420 F 
    drc_bufs463296/A                                     +0   11420   
    drc_bufs463296/Z       IVHSX05       15 75.5 1345  +574   11994 R 
    g443639/C                                            +0   11994   
    g443639/Z              AO2HS          1  4.6  454  +395   12389 F 
    g443565/C                                            +0   12389   
    g443565/Z              ND4HS          2  6.7  369  +227   12616 R 
    NEXTPC_RD_reg[29]/D    FD1QHSP                       +0   12616   
    NEXTPC_RD_reg[29]/CP   setup                    0  +267   12884 R 
    ------------------------------------------------------------------
    Timing slack :  UNCONSTRAINED
    Start-point  : I_RI_reg[31]/CP
    End-point    : NEXTPC_RD_reg[29]/D


You can see at the end of the report the following comment:
> Timing slack : UNCONSTRAINED
What is a 'timing slack' ?
Why it is 'UNCONSTRAINED' ?

Le timing slack est une constante sur la marge des timing voulus et obtenus. Il y a donc des timing slack sur le hold et sur le setup.
Puisque aucunnes contraintes sur les timing n'ont été definit, alors ces timing slack ne peuvent pas etre etablie. D'où le renvoie à "UNCONSTRAINED".


In order to check if the design is correctly constrained run:
> report timing -lint
This command categorized the errors in 3 types, explain those types.

Sequential clock pins without clock waveform
Inputs without clocked external delays
Inputs without external driver/transition
Outputs without external load


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                  2875
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          88
 Outputs without clocked external delays                        116
 Inputs without external driver/transition                       88
 Outputs without external load                                  116
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       3283

3 TYPES :
input to flop
flop to flop
flop to output
(input to output)

8/

create_clock -name clk_500MHz -period 2 [get_port Clk]
set_input_delay 0.5 -clock clk_500MHz [get_ports In]
set_output_delay 0.3 -clock clk_500MHz [get_ports In]