---
crate: stm32f0x2_hal
layout: gnatdoc
gnatdoc: {
name: "STM32_SVD.USART",
qualified_name: "STM32_SVD.USART",
signature: "stm32_svd.usart",
enclosing: "stm32_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
array_types:    [
       {
       name: "CR2_ADD_Field_Array",
       qualified_name: "STM32_SVD.USART.CR2_ADD_Field_Array",
       signature: "stm32_svd.usart.cr2_add_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_ADD_Field_Array is array (0 .. 1) of CR2_ADD_Element with\n   Component_Size => 4,\n   Size           => 8;",
       }   ,
   ]
,record_types:    [
       {
       name: "BRR_Register",
       qualified_name: "STM32_SVD.USART.BRR_Register",
       signature: "stm32_svd.usart.brr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type BRR_Register is record\n   DIV_Fraction : BRR_DIV_Fraction_Field := 16#0#;\n   DIV_Mantissa : BRR_DIV_Mantissa_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR1_Register",
       qualified_name: "STM32_SVD.USART.CR1_Register",
       signature: "stm32_svd.usart.cr1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR1_Register is record\n   UE : Boolean := False;\n   UESM : Boolean := False;\n   RE : Boolean := False;\n   TE : Boolean := False;\n   IDLEIE : Boolean := False;\n   RXNEIE : Boolean := False;\n   TCIE : Boolean := False;\n   TXEIE : Boolean := False;\n   PEIE : Boolean := False;\n   PS : Boolean := False;\n   PCE : Boolean := False;\n   WAKE : Boolean := False;\n   M : Boolean := False;\n   MME : Boolean := False;\n   CMIE : Boolean := False;\n   OVER8 : Boolean := False;\n   DEDT : CR1_DEDT_Field := 16#0#;\n   DEAT : CR1_DEAT_Field := 16#0#;\n   RTOIE : Boolean := False;\n   EOBIE : Boolean := False;\n   M1 : Boolean := False;\n   Reserved_29_31 : HAL.UInt3 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR2_ADD_Field",
       qualified_name: "STM32_SVD.USART.CR2_ADD_Field",
       signature: "stm32_svd.usart.cr2_add_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_ADD_Field (As_Array : Boolean := False) is record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt8;\n      when True =>\n         Arr : CR2_ADD_Field_Array;\n   end case;\nend record with\n   Unchecked_Union,\n   Size => 8;",
       }   ,
       {
       name: "CR2_Register",
       qualified_name: "STM32_SVD.USART.CR2_Register",
       signature: "stm32_svd.usart.cr2_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_Register is record\n   Reserved_0_3 : HAL.UInt4 := 16#0#;\n   ADDM7 : Boolean := False;\n   LBDL : Boolean := False;\n   LBDIE : Boolean := False;\n   Reserved_7_7 : HAL.Bit := 16#0#;\n   LBCL : Boolean := False;\n   CPHA : Boolean := False;\n   CPOL : Boolean := False;\n   CLKEN : Boolean := False;\n   STOP : CR2_STOP_Field := 16#0#;\n   LINEN : Boolean := False;\n   SWAP : Boolean := False;\n   RXINV : Boolean := False;\n   TXINV : Boolean := False;\n   DATAINV : Boolean := False;\n   MSBFIRST : Boolean := False;\n   ABREN : Boolean := False;\n   ABRMOD : CR2_ABRMOD_Field := 16#0#;\n   RTOEN : Boolean := False;\n   ADD : CR2_ADD_Field := (As_Array => False, Val => 16#0#);\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR3_Register",
       qualified_name: "STM32_SVD.USART.CR3_Register",
       signature: "stm32_svd.usart.cr3_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR3_Register is record\n   EIE : Boolean := False;\n   IREN : Boolean := False;\n   IRLP : Boolean := False;\n   HDSEL : Boolean := False;\n   NACK : Boolean := False;\n   SCEN : Boolean := False;\n   DMAR : Boolean := False;\n   DMAT : Boolean := False;\n   RTSE : Boolean := False;\n   CTSE : Boolean := False;\n   CTSIE : Boolean := False;\n   ONEBIT : Boolean := False;\n   OVRDIS : Boolean := False;\n   DDRE : Boolean := False;\n   DEM : Boolean := False;\n   DEP : Boolean := False;\n   Reserved_16_16 : HAL.Bit := 16#0#;\n   SCARCNT : CR3_SCARCNT_Field := 16#0#;\n   WUS : CR3_WUS_Field := 16#0#;\n   WUFIE : Boolean := False;\n   Reserved_23_31 : HAL.UInt9 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "GTPR_Register",
       qualified_name: "STM32_SVD.USART.GTPR_Register",
       signature: "stm32_svd.usart.gtpr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GTPR_Register is record\n   PSC : GTPR_PSC_Field := 16#0#;\n   GT : GTPR_GT_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "ICR_Register",
       qualified_name: "STM32_SVD.USART.ICR_Register",
       signature: "stm32_svd.usart.icr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type ICR_Register is record\n   PECF : Boolean := False;\n   FECF : Boolean := False;\n   NCF : Boolean := False;\n   ORECF : Boolean := False;\n   IDLECF : Boolean := False;\n   Reserved_5_5 : HAL.Bit := 16#0#;\n   TCCF : Boolean := False;\n   Reserved_7_7 : HAL.Bit := 16#0#;\n   LBDCF : Boolean := False;\n   CTSCF : Boolean := False;\n   Reserved_10_10 : HAL.Bit := 16#0#;\n   RTOCF : Boolean := False;\n   EOBCF : Boolean := False;\n   Reserved_13_16 : HAL.UInt4 := 16#0#;\n   CMCF : Boolean := False;\n   Reserved_18_19 : HAL.UInt2 := 16#0#;\n   WUCF : Boolean := False;\n   Reserved_21_31 : HAL.UInt11 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "ISR_Register",
       qualified_name: "STM32_SVD.USART.ISR_Register",
       signature: "stm32_svd.usart.isr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type ISR_Register is record\n   PE : Boolean;\n   FE : Boolean;\n   NF : Boolean;\n   ORE : Boolean;\n   IDLE : Boolean;\n   RXNE : Boolean;\n   TC : Boolean;\n   TXE : Boolean;\n   LBDF : Boolean;\n   CTSIF : Boolean;\n   CTS : Boolean;\n   RTOF : Boolean;\n   EOBF : Boolean;\n   Reserved_13_13 : HAL.Bit;\n   ABRE : Boolean;\n   ABRF : Boolean;\n   BUSY : Boolean;\n   CMF : Boolean;\n   SBKF : Boolean;\n   RWU : Boolean;\n   WUF : Boolean;\n   TEACK : Boolean;\n   REACK : Boolean;\n   Reserved_23_31 : HAL.UInt9;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "RDR_Register",
       qualified_name: "STM32_SVD.USART.RDR_Register",
       signature: "stm32_svd.usart.rdr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type RDR_Register is record\n   RDR : RDR_RDR_Field;\n   Reserved_9_31 : HAL.UInt23;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "RQR_Register",
       qualified_name: "STM32_SVD.USART.RQR_Register",
       signature: "stm32_svd.usart.rqr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type RQR_Register is record\n   ABRRQ : Boolean := False;\n   SBKRQ : Boolean := False;\n   MMRQ : Boolean := False;\n   RXFRQ : Boolean := False;\n   TXFRQ : Boolean := False;\n   Reserved_5_31 : HAL.UInt27 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "RTOR_Register",
       qualified_name: "STM32_SVD.USART.RTOR_Register",
       signature: "stm32_svd.usart.rtor_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type RTOR_Register is record\n   RTO : RTOR_RTO_Field := 16#0#;\n   BLEN : RTOR_BLEN_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "TDR_Register",
       qualified_name: "STM32_SVD.USART.TDR_Register",
       signature: "stm32_svd.usart.tdr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TDR_Register is record\n   TDR : TDR_TDR_Field := 16#0#;\n   Reserved_9_31 : HAL.UInt23 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "USART_Peripheral",
       qualified_name: "STM32_SVD.USART.USART_Peripheral",
       signature: "stm32_svd.usart.usart_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type USART_Peripheral is record\n   CR1 : aliased CR1_Register;\n   CR2 : aliased CR2_Register;\n   CR3 : aliased CR3_Register;\n   BRR : aliased BRR_Register;\n   GTPR : aliased GTPR_Register;\n   RTOR : aliased RTOR_Register;\n   RQR : aliased RQR_Register;\n   ISR : aliased ISR_Register;\n   ICR : aliased ICR_Register;\n   RDR : aliased RDR_Register;\n   TDR : aliased TDR_Register;\nend record with\n   Volatile;",
       }   ,
   ]
,subtypes:    [
       {
       name: "BRR_DIV_Fraction_Field",
       qualified_name: "STM32_SVD.USART.BRR_DIV_Fraction_Field",
       signature: "stm32_svd.usart.brr_div_fraction_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype BRR_DIV_Fraction_Field is HAL.UInt4;",
       }   ,
       {
       name: "BRR_DIV_Mantissa_Field",
       qualified_name: "STM32_SVD.USART.BRR_DIV_Mantissa_Field",
       signature: "stm32_svd.usart.brr_div_mantissa_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype BRR_DIV_Mantissa_Field is HAL.UInt12;",
       }   ,
       {
       name: "CR1_DEAT_Field",
       qualified_name: "STM32_SVD.USART.CR1_DEAT_Field",
       signature: "stm32_svd.usart.cr1_deat_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR1_DEAT_Field is HAL.UInt5;",
       }   ,
       {
       name: "CR1_DEDT_Field",
       qualified_name: "STM32_SVD.USART.CR1_DEDT_Field",
       signature: "stm32_svd.usart.cr1_dedt_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR1_DEDT_Field is HAL.UInt5;",
       }   ,
       {
       name: "CR2_ABRMOD_Field",
       qualified_name: "STM32_SVD.USART.CR2_ABRMOD_Field",
       signature: "stm32_svd.usart.cr2_abrmod_field",
       enclosing: "",
       is_private: false,
       documentation: "CR2_ADD array element",
       documentation_snippet: "subtype CR2_ABRMOD_Field is HAL.UInt2;",
       }   ,
       {
       name: "CR2_ADD_Element",
       qualified_name: "STM32_SVD.USART.CR2_ADD_Element",
       signature: "stm32_svd.usart.cr2_add_element",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR2_ADD_Element is HAL.UInt4;",
       }   ,
       {
       name: "CR2_STOP_Field",
       qualified_name: "STM32_SVD.USART.CR2_STOP_Field",
       signature: "stm32_svd.usart.cr2_stop_field",
       enclosing: "",
       is_private: false,
       documentation: "CR2_ADD array element",
       documentation_snippet: "subtype CR2_STOP_Field is HAL.UInt2;",
       }   ,
       {
       name: "CR3_SCARCNT_Field",
       qualified_name: "STM32_SVD.USART.CR3_SCARCNT_Field",
       signature: "stm32_svd.usart.cr3_scarcnt_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR3_SCARCNT_Field is HAL.UInt3;",
       }   ,
       {
       name: "CR3_WUS_Field",
       qualified_name: "STM32_SVD.USART.CR3_WUS_Field",
       signature: "stm32_svd.usart.cr3_wus_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR3_WUS_Field is HAL.UInt2;",
       }   ,
       {
       name: "GTPR_GT_Field",
       qualified_name: "STM32_SVD.USART.GTPR_GT_Field",
       signature: "stm32_svd.usart.gtpr_gt_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GTPR_GT_Field is HAL.UInt8;",
       }   ,
       {
       name: "GTPR_PSC_Field",
       qualified_name: "STM32_SVD.USART.GTPR_PSC_Field",
       signature: "stm32_svd.usart.gtpr_psc_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GTPR_PSC_Field is HAL.UInt8;",
       }   ,
       {
       name: "RDR_RDR_Field",
       qualified_name: "STM32_SVD.USART.RDR_RDR_Field",
       signature: "stm32_svd.usart.rdr_rdr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype RDR_RDR_Field is HAL.UInt9;",
       }   ,
       {
       name: "RTOR_BLEN_Field",
       qualified_name: "STM32_SVD.USART.RTOR_BLEN_Field",
       signature: "stm32_svd.usart.rtor_blen_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype RTOR_BLEN_Field is HAL.UInt8;",
       }   ,
       {
       name: "RTOR_RTO_Field",
       qualified_name: "STM32_SVD.USART.RTOR_RTO_Field",
       signature: "stm32_svd.usart.rtor_rto_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype RTOR_RTO_Field is HAL.UInt24;",
       }   ,
       {
       name: "TDR_TDR_Field",
       qualified_name: "STM32_SVD.USART.TDR_TDR_Field",
       signature: "stm32_svd.usart.tdr_tdr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype TDR_TDR_Field is HAL.UInt9;",
       }   ,
   ]
,variables:    [
       {
       name: "USART1_Periph",
       qualified_name: "STM32_SVD.USART.USART1_Periph",
       signature: "stm32_svd.usart.usart1_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "USART1_Periph : aliased USART_Peripheral with\n   Import,\n   Address => USART1_Base;",
       }   ,
       {
       name: "USART2_Periph",
       qualified_name: "STM32_SVD.USART.USART2_Periph",
       signature: "stm32_svd.usart.usart2_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "USART2_Periph : aliased USART_Peripheral with\n   Import,\n   Address => USART2_Base;",
       }   ,
       {
       name: "USART3_Periph",
       qualified_name: "STM32_SVD.USART.USART3_Periph",
       signature: "stm32_svd.usart.usart3_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "USART3_Periph : aliased USART_Peripheral with\n   Import,\n   Address => USART3_Base;",
       }   ,
       {
       name: "USART4_Periph",
       qualified_name: "STM32_SVD.USART.USART4_Periph",
       signature: "stm32_svd.usart.usart4_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "USART4_Periph : aliased USART_Peripheral with\n   Import,\n   Address => USART4_Base;",
       }   ,
   ]
,}
---
