<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/ArchitecturalMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_architectural_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">ArchitecturalMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_PLATFORM_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_APIC_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___b_i_o_s___s_i_g_n___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_BIOS_SIGN_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___s_m_m___m_o_n_i_t_o_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_SMM_MONITOR_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_e_g___h_e_a_d_e_r.html">MSEG_HEADER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_t_r_r_c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRRCAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___s_y_s_e_n_t_e_r___c_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SYSENTER_CS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_c_g___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___c_l_o_c_k___m_o_d_u_l_a_t_i_o_n___r_e_g_i_s_t_e_r.html">MSR_IA32_CLOCK_MODULATION_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_INTERRUPT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___e_n_e_r_g_y___p_e_r_f___b_i_a_s___r_e_g_i_s_t_e_r.html">MSR_IA32_ENERGY_PERF_BIAS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_INTERRUPT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___d_e_b_u_g_c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUGCTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSBASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSMASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___d_c_a__0___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_DCA_0_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_a_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PAT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_t_r_r___d_e_f___t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_DEF_TYPE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CAPABILITIES_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___f_i_x_e_d___c_t_r___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FIXED_CTR_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_OVF_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___i_n_u_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_INUSE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PEBS_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___v_m_x___b_a_s_i_c___r_e_g_i_s_t_e_r.html">MSR_IA32_VMX_BASIC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_i_a32___v_m_x___m_i_s_c___r_e_g_i_s_t_e_r.html">IA32_VMX_MISC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___m_c_g___e_x_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_EXT_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___s_g_x___s_v_n___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SGX_SVN_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___m_a_s_k___p_t_r_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_MASK_PTRS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_r_t_i_t___t_o_p_a___t_a_b_l_e___e_n_t_r_y.html">RTIT_TOPA_TABLE_ENTRY</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___r_t_i_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___r_t_i_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___r_t_i_t___c_r3___m_a_t_c_h___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CR3_MATCH_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_m___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___h_w_p___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_CAPABILITIES_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___p_k_g___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_PKG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___h_w_p___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_INTERRUPT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___h_w_p___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___d_e_b_u_g___i_n_t_e_r_f_a_c_e___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUG_INTERFACE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L3_QOS_CFG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___l2___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L2_QOS_CFG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_EVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___q_m___c_t_r___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_CTR_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_IA32_PQR_ASSOC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___b_n_d_c_f_g_s___r_e_g_i_s_t_e_r.html">MSR_IA32_BNDCFGS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___x_s_s___r_e_g_i_s_t_e_r.html">MSR_IA32_XSS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_k_g___h_d_c___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PKG_HDC_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___p_m___c_t_l1___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_CTL1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_IA32_EFER_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_a32___t_s_c___a_u_x___r_e_g_i_s_t_e_r.html">MSR_IA32_TSC_AUX_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aff62c1bb6f6f1fce08c0ac560e8cddea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aff62c1bb6f6f1fce08c0ac560e8cddea">MSR_IA32_P5_MC_ADDR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:aff62c1bb6f6f1fce08c0ac560e8cddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab904dddb7cc54ca70efb03aea77ed5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab904dddb7cc54ca70efb03aea77ed5e7">MSR_IA32_P5_MC_TYPE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab904dddb7cc54ca70efb03aea77ed5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada71f3805b1fbdcd5c6b2dcf23d85cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ada71f3805b1fbdcd5c6b2dcf23d85cc9">MSR_IA32_MONITOR_FILTER_SIZE</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="separator:ada71f3805b1fbdcd5c6b2dcf23d85cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf860eff087b44ec100c9f36f5bd34d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acf860eff087b44ec100c9f36f5bd34d6">MSR_IA32_TIME_STAMP_COUNTER</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:acf860eff087b44ec100c9f36f5bd34d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd2b1cf6cc8b68d31846b5ae8db6423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2bd2b1cf6cc8b68d31846b5ae8db6423">MSR_IA32_PLATFORM_ID</a>&#160;&#160;&#160;0x00000017</td></tr>
<tr class="separator:a2bd2b1cf6cc8b68d31846b5ae8db6423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49318f6758d72a0279797a7821f95ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a49318f6758d72a0279797a7821f95ff0">MSR_IA32_APIC_BASE</a>&#160;&#160;&#160;0x0000001B</td></tr>
<tr class="separator:a49318f6758d72a0279797a7821f95ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d62350f8e099fc8b179db39eb10f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae9d62350f8e099fc8b179db39eb10f6f">MSR_IA32_FEATURE_CONTROL</a>&#160;&#160;&#160;0x0000003A</td></tr>
<tr class="separator:ae9d62350f8e099fc8b179db39eb10f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2ea8d78c18bff33cbc317dcb213797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a3c2ea8d78c18bff33cbc317dcb213797">MSR_IA32_TSC_ADJUST</a>&#160;&#160;&#160;0x0000003B</td></tr>
<tr class="separator:a3c2ea8d78c18bff33cbc317dcb213797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebe10b7a58eb57efa4a7725be489fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0ebe10b7a58eb57efa4a7725be489fa8">MSR_IA32_BIOS_UPDT_TRIG</a>&#160;&#160;&#160;0x00000079</td></tr>
<tr class="separator:a0ebe10b7a58eb57efa4a7725be489fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d438170685832bc8e8fbcda8383c0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7d438170685832bc8e8fbcda8383c0cc">MSR_IA32_BIOS_SIGN_ID</a>&#160;&#160;&#160;0x0000008B</td></tr>
<tr class="separator:a7d438170685832bc8e8fbcda8383c0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeade26999f8ff49c4eebd9f265d28fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aeade26999f8ff49c4eebd9f265d28fe7">MSR_IA32_SMM_MONITOR_CTL</a>&#160;&#160;&#160;0x0000009B</td></tr>
<tr class="separator:aeade26999f8ff49c4eebd9f265d28fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6cf3fce2d24226ac2d49b2e59c57e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab6cf3fce2d24226ac2d49b2e59c57e19">MSR_IA32_SMBASE</a>&#160;&#160;&#160;0x0000009E</td></tr>
<tr class="separator:ab6cf3fce2d24226ac2d49b2e59c57e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e0ee73941cb144d461b73d63272eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a58e0ee73941cb144d461b73d63272eae">MSR_IA32_MPERF</a>&#160;&#160;&#160;0x000000E7</td></tr>
<tr class="separator:a58e0ee73941cb144d461b73d63272eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9301a753a554f44762c15b9622b2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adf9301a753a554f44762c15b9622b2fc">MSR_IA32_APERF</a>&#160;&#160;&#160;0x000000E8</td></tr>
<tr class="separator:adf9301a753a554f44762c15b9622b2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c20e5251e4eec548877ed0b88528be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9c20e5251e4eec548877ed0b88528be8">MSR_IA32_MTRRCAP</a>&#160;&#160;&#160;0x000000FE</td></tr>
<tr class="separator:a9c20e5251e4eec548877ed0b88528be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27c61236f304c3910833c3b2ac9f060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af27c61236f304c3910833c3b2ac9f060">MSR_IA32_SYSENTER_CS</a>&#160;&#160;&#160;0x00000174</td></tr>
<tr class="separator:af27c61236f304c3910833c3b2ac9f060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9b62d7cfaa85f14dedb45c1be83954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2c9b62d7cfaa85f14dedb45c1be83954">MSR_IA32_SYSENTER_ESP</a>&#160;&#160;&#160;0x00000175</td></tr>
<tr class="separator:a2c9b62d7cfaa85f14dedb45c1be83954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fe8fa08b4e04bc2ce3dc7fcb714e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af3fe8fa08b4e04bc2ce3dc7fcb714e69">MSR_IA32_SYSENTER_EIP</a>&#160;&#160;&#160;0x00000176</td></tr>
<tr class="separator:af3fe8fa08b4e04bc2ce3dc7fcb714e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258bd2609ae1786db238c1d45ee424bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a258bd2609ae1786db238c1d45ee424bd">MSR_IA32_MCG_CAP</a>&#160;&#160;&#160;0x00000179</td></tr>
<tr class="separator:a258bd2609ae1786db238c1d45ee424bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7578022c27c117f8d7a5057e8f71163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af7578022c27c117f8d7a5057e8f71163">MSR_IA32_MCG_STATUS</a>&#160;&#160;&#160;0x0000017A</td></tr>
<tr class="separator:af7578022c27c117f8d7a5057e8f71163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf817c21b6355e1a94f4a6a151d0bd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abf817c21b6355e1a94f4a6a151d0bd37">MSR_IA32_MCG_CTL</a>&#160;&#160;&#160;0x0000017B</td></tr>
<tr class="separator:abf817c21b6355e1a94f4a6a151d0bd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa364b9bc12f75f7a161eb3790dfe60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#afa364b9bc12f75f7a161eb3790dfe60d">MSR_IA32_PERF_STATUS</a>&#160;&#160;&#160;0x00000198</td></tr>
<tr class="separator:afa364b9bc12f75f7a161eb3790dfe60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f27655043477aa336280a9060f78109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7f27655043477aa336280a9060f78109">MSR_IA32_PERF_CTL</a>&#160;&#160;&#160;0x00000199</td></tr>
<tr class="separator:a7f27655043477aa336280a9060f78109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7278a19fbdab223da3bfceb1cb942102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7278a19fbdab223da3bfceb1cb942102">MSR_IA32_CLOCK_MODULATION</a>&#160;&#160;&#160;0x0000019A</td></tr>
<tr class="separator:a7278a19fbdab223da3bfceb1cb942102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7593ff4d8660a5321815f475084e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6c7593ff4d8660a5321815f475084e42">MSR_IA32_THERM_INTERRUPT</a>&#160;&#160;&#160;0x0000019B</td></tr>
<tr class="separator:a6c7593ff4d8660a5321815f475084e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3940bd7e7cc81fd9476152b71e29ea7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a3940bd7e7cc81fd9476152b71e29ea7b">MSR_IA32_THERM_STATUS</a>&#160;&#160;&#160;0x0000019C</td></tr>
<tr class="separator:a3940bd7e7cc81fd9476152b71e29ea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c9663d1ebf836647144ef14ed9ffa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab1c9663d1ebf836647144ef14ed9ffa1">MSR_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:ab1c9663d1ebf836647144ef14ed9ffa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59a9c85712f8db5303c32ed643cb780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae59a9c85712f8db5303c32ed643cb780">MSR_IA32_ENERGY_PERF_BIAS</a>&#160;&#160;&#160;0x000001B0</td></tr>
<tr class="separator:ae59a9c85712f8db5303c32ed643cb780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3c598e74acbfb144fb576e4eee4a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aac3c598e74acbfb144fb576e4eee4a68">MSR_IA32_PACKAGE_THERM_STATUS</a>&#160;&#160;&#160;0x000001B1</td></tr>
<tr class="separator:aac3c598e74acbfb144fb576e4eee4a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889bceefeccf7f200c6653cc7ee0f829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a889bceefeccf7f200c6653cc7ee0f829">MSR_IA32_PACKAGE_THERM_INTERRUPT</a>&#160;&#160;&#160;0x000001B2</td></tr>
<tr class="separator:a889bceefeccf7f200c6653cc7ee0f829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45da2182160c6014f230b9f4b416c50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a45da2182160c6014f230b9f4b416c50d">MSR_IA32_DEBUGCTL</a>&#160;&#160;&#160;0x000001D9</td></tr>
<tr class="separator:a45da2182160c6014f230b9f4b416c50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4f4c74e5a344bbeaccea461a76127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7b4f4c74e5a344bbeaccea461a76127b">MSR_IA32_SMRR_PHYSBASE</a>&#160;&#160;&#160;0x000001F2</td></tr>
<tr class="separator:a7b4f4c74e5a344bbeaccea461a76127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5beba64f6d8bd33b7791495d221227e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae5beba64f6d8bd33b7791495d221227e">MSR_IA32_SMRR_PHYSMASK</a>&#160;&#160;&#160;0x000001F3</td></tr>
<tr class="separator:ae5beba64f6d8bd33b7791495d221227e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab51d407543ce3bc35013d842a04319d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aab51d407543ce3bc35013d842a04319d">MSR_IA32_PLATFORM_DCA_CAP</a>&#160;&#160;&#160;0x000001F8</td></tr>
<tr class="separator:aab51d407543ce3bc35013d842a04319d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74af91ab3cd49a8c8e5ac7584043d09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a74af91ab3cd49a8c8e5ac7584043d09c">MSR_IA32_CPU_DCA_CAP</a>&#160;&#160;&#160;0x000001F9</td></tr>
<tr class="separator:a74af91ab3cd49a8c8e5ac7584043d09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedff52d14f4fc0bf5f240c71c01f2c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aedff52d14f4fc0bf5f240c71c01f2c97">MSR_IA32_DCA_0_CAP</a>&#160;&#160;&#160;0x000001FA</td></tr>
<tr class="separator:aedff52d14f4fc0bf5f240c71c01f2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc587a186e4cfb478c1c7ec94a78be7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abc587a186e4cfb478c1c7ec94a78be7d">MSR_IA32_MTRR_FIX64K_00000</a>&#160;&#160;&#160;0x00000250</td></tr>
<tr class="separator:abc587a186e4cfb478c1c7ec94a78be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f28ab896b710759fbb544f41f437ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9f28ab896b710759fbb544f41f437ff0">MSR_IA32_MTRR_FIX16K_80000</a>&#160;&#160;&#160;0x00000258</td></tr>
<tr class="separator:a9f28ab896b710759fbb544f41f437ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15a24d6ac6b73ec8196ce75f652b6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa15a24d6ac6b73ec8196ce75f652b6fc">MSR_IA32_MTRR_FIX16K_A0000</a>&#160;&#160;&#160;0x00000259</td></tr>
<tr class="separator:aa15a24d6ac6b73ec8196ce75f652b6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5da128d35840f313d2d09bc1b0c779b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac5da128d35840f313d2d09bc1b0c779b">MSR_IA32_MTRR_FIX4K_C0000</a>&#160;&#160;&#160;0x00000268</td></tr>
<tr class="separator:ac5da128d35840f313d2d09bc1b0c779b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bff799bd7fd752b54df201bc00efc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5bff799bd7fd752b54df201bc00efc8e">MSR_IA32_MTRR_FIX4K_C8000</a>&#160;&#160;&#160;0x00000269</td></tr>
<tr class="separator:a5bff799bd7fd752b54df201bc00efc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7293e59fba5d906b7c28182c966357d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa7293e59fba5d906b7c28182c966357d">MSR_IA32_MTRR_FIX4K_D0000</a>&#160;&#160;&#160;0x0000026A</td></tr>
<tr class="separator:aa7293e59fba5d906b7c28182c966357d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2793d49def1fd43a109a796081958b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac2793d49def1fd43a109a796081958b3">MSR_IA32_MTRR_FIX4K_D8000</a>&#160;&#160;&#160;0x0000026B</td></tr>
<tr class="separator:ac2793d49def1fd43a109a796081958b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e1876aa67947e1ca9c66b0ceb92e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a08e1876aa67947e1ca9c66b0ceb92e5f">MSR_IA32_MTRR_FIX4K_E0000</a>&#160;&#160;&#160;0x0000026C</td></tr>
<tr class="separator:a08e1876aa67947e1ca9c66b0ceb92e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601acf6cda908a68705f12d961a6a2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a601acf6cda908a68705f12d961a6a2fb">MSR_IA32_MTRR_FIX4K_E8000</a>&#160;&#160;&#160;0x0000026D</td></tr>
<tr class="separator:a601acf6cda908a68705f12d961a6a2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac6ae1053b7f95b74fd54e4378ff973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#afac6ae1053b7f95b74fd54e4378ff973">MSR_IA32_MTRR_FIX4K_F0000</a>&#160;&#160;&#160;0x0000026E</td></tr>
<tr class="separator:afac6ae1053b7f95b74fd54e4378ff973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed56efa2b006f7a5109ab2cbcc45da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6ed56efa2b006f7a5109ab2cbcc45da9">MSR_IA32_MTRR_FIX4K_F8000</a>&#160;&#160;&#160;0x0000026F</td></tr>
<tr class="separator:a6ed56efa2b006f7a5109ab2cbcc45da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47af1a8e8f63ade2cd569e0606d51877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a47af1a8e8f63ade2cd569e0606d51877">MSR_IA32_PAT</a>&#160;&#160;&#160;0x00000277</td></tr>
<tr class="separator:a47af1a8e8f63ade2cd569e0606d51877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521729fd8ad3eb830d094e4a9b3de61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a521729fd8ad3eb830d094e4a9b3de61f">MSR_IA32_MTRR_DEF_TYPE</a>&#160;&#160;&#160;0x000002FF</td></tr>
<tr class="separator:a521729fd8ad3eb830d094e4a9b3de61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519f56ee7284fe0cdc3f2e728f56819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a519f56ee7284fe0cdc3f2e728f56819c">MSR_IA32_FIXED_CTR0</a>&#160;&#160;&#160;0x00000309</td></tr>
<tr class="separator:a519f56ee7284fe0cdc3f2e728f56819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e4a3b889f3bda21138bac59dbc1eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a64e4a3b889f3bda21138bac59dbc1eab">MSR_IA32_FIXED_CTR1</a>&#160;&#160;&#160;0x0000030A</td></tr>
<tr class="separator:a64e4a3b889f3bda21138bac59dbc1eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf07d9d26f8ab2f3c241727746324bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aaf07d9d26f8ab2f3c241727746324bb0">MSR_IA32_FIXED_CTR2</a>&#160;&#160;&#160;0x0000030B</td></tr>
<tr class="separator:aaf07d9d26f8ab2f3c241727746324bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace01356a368a7d176b0990a594780277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ace01356a368a7d176b0990a594780277">MSR_IA32_PERF_CAPABILITIES</a>&#160;&#160;&#160;0x00000345</td></tr>
<tr class="separator:ace01356a368a7d176b0990a594780277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c42ed71d86c441254163323bb5486b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5c42ed71d86c441254163323bb5486b3">MSR_IA32_FIXED_CTR_CTRL</a>&#160;&#160;&#160;0x0000038D</td></tr>
<tr class="separator:a5c42ed71d86c441254163323bb5486b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48cff3eb9327767e14b0fe8589ddd051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a48cff3eb9327767e14b0fe8589ddd051">MSR_IA32_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x0000038E</td></tr>
<tr class="separator:a48cff3eb9327767e14b0fe8589ddd051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5222727473856c67bac8d533ce698c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1d5222727473856c67bac8d533ce698c">MSR_IA32_PERF_GLOBAL_CTRL</a>&#160;&#160;&#160;0x0000038F</td></tr>
<tr class="separator:a1d5222727473856c67bac8d533ce698c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ab0b31fb64c887594982b9254c9a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab5ab0b31fb64c887594982b9254c9a69">MSR_IA32_PERF_GLOBAL_OVF_CTRL</a>&#160;&#160;&#160;0x00000390</td></tr>
<tr class="separator:ab5ab0b31fb64c887594982b9254c9a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11b0c8502cea86c85f52fc9560d5676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad11b0c8502cea86c85f52fc9560d5676">MSR_IA32_PERF_GLOBAL_STATUS_RESET</a>&#160;&#160;&#160;0x00000390</td></tr>
<tr class="separator:ad11b0c8502cea86c85f52fc9560d5676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39e76039e5f899ea6df4441f70bf113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af39e76039e5f899ea6df4441f70bf113">MSR_IA32_PERF_GLOBAL_STATUS_SET</a>&#160;&#160;&#160;0x00000391</td></tr>
<tr class="separator:af39e76039e5f899ea6df4441f70bf113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37efc809e3a78f9f5ce583184994bd4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a37efc809e3a78f9f5ce583184994bd4c">MSR_IA32_PERF_GLOBAL_INUSE</a>&#160;&#160;&#160;0x00000392</td></tr>
<tr class="separator:a37efc809e3a78f9f5ce583184994bd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e45441b022a1fa7bd166014b2b4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad2e45441b022a1fa7bd166014b2b4152">MSR_IA32_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:ad2e45441b022a1fa7bd166014b2b4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74dfe38ca3c30ba14870261a66be8033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a74dfe38ca3c30ba14870261a66be8033">MSR_IA32_VMX_BASIC</a>&#160;&#160;&#160;0x00000480</td></tr>
<tr class="separator:a74dfe38ca3c30ba14870261a66be8033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b77cec4e58e8740849b399a5e2c49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a18b77cec4e58e8740849b399a5e2c49f">MSR_IA32_VMX_PINBASED_CTLS</a>&#160;&#160;&#160;0x00000481</td></tr>
<tr class="separator:a18b77cec4e58e8740849b399a5e2c49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a7dd2fb8f9c9cbf8b677510f5e28f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a56a7dd2fb8f9c9cbf8b677510f5e28f1">MSR_IA32_VMX_PROCBASED_CTLS</a>&#160;&#160;&#160;0x00000482</td></tr>
<tr class="separator:a56a7dd2fb8f9c9cbf8b677510f5e28f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fbae86e7d2122539d870424e3e3478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a77fbae86e7d2122539d870424e3e3478">MSR_IA32_VMX_EXIT_CTLS</a>&#160;&#160;&#160;0x00000483</td></tr>
<tr class="separator:a77fbae86e7d2122539d870424e3e3478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218bcf50a51d8ffb1fc76cda0d183069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a218bcf50a51d8ffb1fc76cda0d183069">MSR_IA32_VMX_ENTRY_CTLS</a>&#160;&#160;&#160;0x00000484</td></tr>
<tr class="separator:a218bcf50a51d8ffb1fc76cda0d183069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee4e031af9a092d4ced8c6ca340ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adee4e031af9a092d4ced8c6ca340ff19">MSR_IA32_VMX_MISC</a>&#160;&#160;&#160;0x00000485</td></tr>
<tr class="separator:adee4e031af9a092d4ced8c6ca340ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58dc8e25cce4d85c050a21a05e9dfa7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a58dc8e25cce4d85c050a21a05e9dfa7c">MSR_IA32_VMX_CR0_FIXED0</a>&#160;&#160;&#160;0x00000486</td></tr>
<tr class="separator:a58dc8e25cce4d85c050a21a05e9dfa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96a3278a1015eacc98ea83ec0ff1426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab96a3278a1015eacc98ea83ec0ff1426">MSR_IA32_VMX_CR0_FIXED1</a>&#160;&#160;&#160;0x00000487</td></tr>
<tr class="separator:ab96a3278a1015eacc98ea83ec0ff1426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf1b6615fe5e7f946258cc1765463ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8bf1b6615fe5e7f946258cc1765463ee">MSR_IA32_VMX_CR4_FIXED0</a>&#160;&#160;&#160;0x00000488</td></tr>
<tr class="separator:a8bf1b6615fe5e7f946258cc1765463ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef8035fb30e780bbcfda31953b82be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adef8035fb30e780bbcfda31953b82be8">MSR_IA32_VMX_CR4_FIXED1</a>&#160;&#160;&#160;0x00000489</td></tr>
<tr class="separator:adef8035fb30e780bbcfda31953b82be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e660aa84e424680912f2492e76d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a81e660aa84e424680912f2492e76d8fd">MSR_IA32_VMX_VMCS_ENUM</a>&#160;&#160;&#160;0x0000048A</td></tr>
<tr class="separator:a81e660aa84e424680912f2492e76d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75722192369bdb75e44817211ecfacc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a75722192369bdb75e44817211ecfacc8">MSR_IA32_VMX_PROCBASED_CTLS2</a>&#160;&#160;&#160;0x0000048B</td></tr>
<tr class="separator:a75722192369bdb75e44817211ecfacc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa074e61666f5f869cffb65a8952c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2fa074e61666f5f869cffb65a8952c2e">MSR_IA32_VMX_EPT_VPID_CAP</a>&#160;&#160;&#160;0x0000048C</td></tr>
<tr class="separator:a2fa074e61666f5f869cffb65a8952c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9181b9b4a4c6fca26f657cdaf01e888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9181b9b4a4c6fca26f657cdaf01e888e">MSR_IA32_VMX_TRUE_PINBASED_CTLS</a>&#160;&#160;&#160;0x0000048D</td></tr>
<tr class="separator:a9181b9b4a4c6fca26f657cdaf01e888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8eccd5c043149edaefd669b5669df85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae8eccd5c043149edaefd669b5669df85">MSR_IA32_VMX_TRUE_PROCBASED_CTLS</a>&#160;&#160;&#160;0x0000048E</td></tr>
<tr class="separator:ae8eccd5c043149edaefd669b5669df85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880eb5d1956fb34092c9bec58514a65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a880eb5d1956fb34092c9bec58514a65d">MSR_IA32_VMX_TRUE_EXIT_CTLS</a>&#160;&#160;&#160;0x0000048F</td></tr>
<tr class="separator:a880eb5d1956fb34092c9bec58514a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283786002cde0cfaaa97762c09e901bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a283786002cde0cfaaa97762c09e901bf">MSR_IA32_VMX_TRUE_ENTRY_CTLS</a>&#160;&#160;&#160;0x00000490</td></tr>
<tr class="separator:a283786002cde0cfaaa97762c09e901bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017711520cc65f94c4ad3d2404a1632f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a017711520cc65f94c4ad3d2404a1632f">MSR_IA32_VMX_VMFUNC</a>&#160;&#160;&#160;0x00000491</td></tr>
<tr class="separator:a017711520cc65f94c4ad3d2404a1632f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452a762c4cc28098220c9505c1b08c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a452a762c4cc28098220c9505c1b08c51">MSR_IA32_MCG_EXT_CTL</a>&#160;&#160;&#160;0x000004D0</td></tr>
<tr class="separator:a452a762c4cc28098220c9505c1b08c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9989da58180498c34075ff50ba7b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1b9989da58180498c34075ff50ba7b51">MSR_IA32_SGX_SVN_STATUS</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr class="separator:a1b9989da58180498c34075ff50ba7b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2085be54808f3de4b38ea176d9ff733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae2085be54808f3de4b38ea176d9ff733">MSR_IA32_RTIT_OUTPUT_BASE</a>&#160;&#160;&#160;0x00000560</td></tr>
<tr class="separator:ae2085be54808f3de4b38ea176d9ff733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de575b0de7a581ddbd16b8166bd58cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0de575b0de7a581ddbd16b8166bd58cb">MSR_IA32_RTIT_OUTPUT_MASK_PTRS</a>&#160;&#160;&#160;0x00000561</td></tr>
<tr class="separator:a0de575b0de7a581ddbd16b8166bd58cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b8825896d2db2a66be6733b2f6a1bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad2b8825896d2db2a66be6733b2f6a1bd">MSR_IA32_RTIT_CTL</a>&#160;&#160;&#160;0x00000570</td></tr>
<tr class="separator:ad2b8825896d2db2a66be6733b2f6a1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37c145fe1845abc88636aacefd668c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac37c145fe1845abc88636aacefd668c7">MSR_IA32_RTIT_STATUS</a>&#160;&#160;&#160;0x00000571</td></tr>
<tr class="separator:ac37c145fe1845abc88636aacefd668c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c64ec54cea4393a279306b429a17af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a83c64ec54cea4393a279306b429a17af">MSR_IA32_RTIT_CR3_MATCH</a>&#160;&#160;&#160;0x00000572</td></tr>
<tr class="separator:a83c64ec54cea4393a279306b429a17af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec362cd65b158976f5c1643b8613b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adec362cd65b158976f5c1643b8613b6d">MSR_IA32_DS_AREA</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr class="separator:adec362cd65b158976f5c1643b8613b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f935066abd4330b55e5a5447cb67a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4f935066abd4330b55e5a5447cb67a23">MSR_IA32_TSC_DEADLINE</a>&#160;&#160;&#160;0x000006E0</td></tr>
<tr class="separator:a4f935066abd4330b55e5a5447cb67a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddd1da0038405de86cc56660088f09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abddd1da0038405de86cc56660088f09f">MSR_IA32_PM_ENABLE</a>&#160;&#160;&#160;0x00000770</td></tr>
<tr class="separator:abddd1da0038405de86cc56660088f09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33513b78ef4e07c9871584ae268338c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a33513b78ef4e07c9871584ae268338c1">MSR_IA32_HWP_CAPABILITIES</a>&#160;&#160;&#160;0x00000771</td></tr>
<tr class="separator:a33513b78ef4e07c9871584ae268338c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7f55297558dbac7b497bfc2993bb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6b7f55297558dbac7b497bfc2993bb3c">MSR_IA32_HWP_REQUEST_PKG</a>&#160;&#160;&#160;0x00000772</td></tr>
<tr class="separator:a6b7f55297558dbac7b497bfc2993bb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525cd07bec32585282c6d1e7922cf342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a525cd07bec32585282c6d1e7922cf342">MSR_IA32_HWP_INTERRUPT</a>&#160;&#160;&#160;0x00000773</td></tr>
<tr class="separator:a525cd07bec32585282c6d1e7922cf342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d66bb8e4557951cd4b0711fe707b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af46d66bb8e4557951cd4b0711fe707b9">MSR_IA32_HWP_REQUEST</a>&#160;&#160;&#160;0x00000774</td></tr>
<tr class="separator:af46d66bb8e4557951cd4b0711fe707b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272a5d094efcc61c246ff03622dbe6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a272a5d094efcc61c246ff03622dbe6aa">MSR_IA32_HWP_STATUS</a>&#160;&#160;&#160;0x00000777</td></tr>
<tr class="separator:a272a5d094efcc61c246ff03622dbe6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6d1ad751a22a84b2b4171a8fc71cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7c6d1ad751a22a84b2b4171a8fc71cc7">MSR_IA32_X2APIC_APICID</a>&#160;&#160;&#160;0x00000802</td></tr>
<tr class="separator:a7c6d1ad751a22a84b2b4171a8fc71cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade78bec0b0cf3e83d02b4816614b7509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ade78bec0b0cf3e83d02b4816614b7509">MSR_IA32_X2APIC_VERSION</a>&#160;&#160;&#160;0x00000803</td></tr>
<tr class="separator:ade78bec0b0cf3e83d02b4816614b7509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd829b5fae3e38dfe5c5afb338f86ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acd829b5fae3e38dfe5c5afb338f86ced">MSR_IA32_X2APIC_TPR</a>&#160;&#160;&#160;0x00000808</td></tr>
<tr class="separator:acd829b5fae3e38dfe5c5afb338f86ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc70b5cf3138337709d67d23b233b4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adc70b5cf3138337709d67d23b233b4c2">MSR_IA32_X2APIC_PPR</a>&#160;&#160;&#160;0x0000080A</td></tr>
<tr class="separator:adc70b5cf3138337709d67d23b233b4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b00af6b534f41f7bd8b448fefe767c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5b00af6b534f41f7bd8b448fefe767c5">MSR_IA32_X2APIC_EOI</a>&#160;&#160;&#160;0x0000080B</td></tr>
<tr class="separator:a5b00af6b534f41f7bd8b448fefe767c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf26226cd42a6ff8fd7218c149c8fb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abf26226cd42a6ff8fd7218c149c8fb11">MSR_IA32_X2APIC_LDR</a>&#160;&#160;&#160;0x0000080D</td></tr>
<tr class="separator:abf26226cd42a6ff8fd7218c149c8fb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7aef3f3e8375c10eacc6f3ac9df0987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad7aef3f3e8375c10eacc6f3ac9df0987">MSR_IA32_X2APIC_SIVR</a>&#160;&#160;&#160;0x0000080F</td></tr>
<tr class="separator:ad7aef3f3e8375c10eacc6f3ac9df0987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ea2b7ae4a5374522f305695fd2825e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a52ea2b7ae4a5374522f305695fd2825e">MSR_IA32_X2APIC_ESR</a>&#160;&#160;&#160;0x00000828</td></tr>
<tr class="separator:a52ea2b7ae4a5374522f305695fd2825e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7cca89f686931763d0a44a6587d26c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad7cca89f686931763d0a44a6587d26c7">MSR_IA32_X2APIC_LVT_CMCI</a>&#160;&#160;&#160;0x0000082F</td></tr>
<tr class="separator:ad7cca89f686931763d0a44a6587d26c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593350de67709bcbca20dc46f955134f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a593350de67709bcbca20dc46f955134f">MSR_IA32_X2APIC_ICR</a>&#160;&#160;&#160;0x00000830</td></tr>
<tr class="separator:a593350de67709bcbca20dc46f955134f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fbebb14b0164f729a7c3fd6b78fe05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a39fbebb14b0164f729a7c3fd6b78fe05">MSR_IA32_X2APIC_LVT_TIMER</a>&#160;&#160;&#160;0x00000832</td></tr>
<tr class="separator:a39fbebb14b0164f729a7c3fd6b78fe05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132c70015a0c4e912f00b3ce5c205da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a132c70015a0c4e912f00b3ce5c205da0">MSR_IA32_X2APIC_LVT_THERMAL</a>&#160;&#160;&#160;0x00000833</td></tr>
<tr class="separator:a132c70015a0c4e912f00b3ce5c205da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda6fdda095d4a60c1bfdb38911949b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#afda6fdda095d4a60c1bfdb38911949b1">MSR_IA32_X2APIC_LVT_PMI</a>&#160;&#160;&#160;0x00000834</td></tr>
<tr class="separator:afda6fdda095d4a60c1bfdb38911949b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed963c7dc4d541688e87ba504a7d589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0ed963c7dc4d541688e87ba504a7d589">MSR_IA32_X2APIC_LVT_LINT0</a>&#160;&#160;&#160;0x00000835</td></tr>
<tr class="separator:a0ed963c7dc4d541688e87ba504a7d589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030b49a06c009f5f5c7cba23ee3a4cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a030b49a06c009f5f5c7cba23ee3a4cf7">MSR_IA32_X2APIC_LVT_LINT1</a>&#160;&#160;&#160;0x00000836</td></tr>
<tr class="separator:a030b49a06c009f5f5c7cba23ee3a4cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b51626cdcec04e5416a81c15c526d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6b51626cdcec04e5416a81c15c526d2e">MSR_IA32_X2APIC_LVT_ERROR</a>&#160;&#160;&#160;0x00000837</td></tr>
<tr class="separator:a6b51626cdcec04e5416a81c15c526d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e264dd986de842bf8e82a5a8d9012c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a70e264dd986de842bf8e82a5a8d9012c">MSR_IA32_X2APIC_INIT_COUNT</a>&#160;&#160;&#160;0x00000838</td></tr>
<tr class="separator:a70e264dd986de842bf8e82a5a8d9012c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91a80ef1a2a7522e27d1d48ac3a99d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab91a80ef1a2a7522e27d1d48ac3a99d4">MSR_IA32_X2APIC_CUR_COUNT</a>&#160;&#160;&#160;0x00000839</td></tr>
<tr class="separator:ab91a80ef1a2a7522e27d1d48ac3a99d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670026c6b885a6c9e3ad3ef7df35a77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a670026c6b885a6c9e3ad3ef7df35a77b">MSR_IA32_X2APIC_DIV_CONF</a>&#160;&#160;&#160;0x0000083E</td></tr>
<tr class="separator:a670026c6b885a6c9e3ad3ef7df35a77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba25603137982b770ce09617779a2fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aba25603137982b770ce09617779a2fd3">MSR_IA32_X2APIC_SELF_IPI</a>&#160;&#160;&#160;0x0000083F</td></tr>
<tr class="separator:aba25603137982b770ce09617779a2fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0d7e1556735c2a5db38fc56fb2e98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1c0d7e1556735c2a5db38fc56fb2e98b">MSR_IA32_DEBUG_INTERFACE</a>&#160;&#160;&#160;0x00000C80</td></tr>
<tr class="separator:a1c0d7e1556735c2a5db38fc56fb2e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293e36635711dc73843c100405512a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a293e36635711dc73843c100405512a33">MSR_IA32_L3_QOS_CFG</a>&#160;&#160;&#160;0x00000C81</td></tr>
<tr class="separator:a293e36635711dc73843c100405512a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8607322a55bddcdd2e0411fa1b0a2644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8607322a55bddcdd2e0411fa1b0a2644">MSR_IA32_L2_QOS_CFG</a>&#160;&#160;&#160;0x00000C82</td></tr>
<tr class="separator:a8607322a55bddcdd2e0411fa1b0a2644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aa06cb39b2a7819c509366674d8c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af6aa06cb39b2a7819c509366674d8c81">MSR_IA32_QM_EVTSEL</a>&#160;&#160;&#160;0x00000C8D</td></tr>
<tr class="separator:af6aa06cb39b2a7819c509366674d8c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5978de8929e6239533a3c6aac5ab53d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5978de8929e6239533a3c6aac5ab53d8">MSR_IA32_QM_CTR</a>&#160;&#160;&#160;0x00000C8E</td></tr>
<tr class="separator:a5978de8929e6239533a3c6aac5ab53d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada79ddee0efe768a46d7539bc0c50f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ada79ddee0efe768a46d7539bc0c50f44">MSR_IA32_PQR_ASSOC</a>&#160;&#160;&#160;0x00000C8F</td></tr>
<tr class="separator:ada79ddee0efe768a46d7539bc0c50f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad142a435a1865a832c531d116078e3b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad142a435a1865a832c531d116078e3b7">MSR_IA32_BNDCFGS</a>&#160;&#160;&#160;0x00000D90</td></tr>
<tr class="separator:ad142a435a1865a832c531d116078e3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9a0ac4a66609fef5ca8155973d9fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7d9a0ac4a66609fef5ca8155973d9fa4">MSR_IA32_XSS</a>&#160;&#160;&#160;0x00000DA0</td></tr>
<tr class="separator:a7d9a0ac4a66609fef5ca8155973d9fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ba16c1afbded879a9b83e378a484b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab6ba16c1afbded879a9b83e378a484b2">MSR_IA32_PKG_HDC_CTL</a>&#160;&#160;&#160;0x00000DB0</td></tr>
<tr class="separator:ab6ba16c1afbded879a9b83e378a484b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbfd225c46097e17606030ba682d418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4dbfd225c46097e17606030ba682d418">MSR_IA32_PM_CTL1</a>&#160;&#160;&#160;0x00000DB1</td></tr>
<tr class="separator:a4dbfd225c46097e17606030ba682d418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c065df780ffad883bebf09a21667f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a57c065df780ffad883bebf09a21667f9">MSR_IA32_THREAD_STALL</a>&#160;&#160;&#160;0x00000DB2</td></tr>
<tr class="separator:a57c065df780ffad883bebf09a21667f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3b2cf99690dc03b6d5701b4091b5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9a3b2cf99690dc03b6d5701b4091b5bc">MSR_IA32_EFER</a>&#160;&#160;&#160;0xC0000080</td></tr>
<tr class="separator:a9a3b2cf99690dc03b6d5701b4091b5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbc478d87ff4fd64823ca55bb16e4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0cbc478d87ff4fd64823ca55bb16e4a2">MSR_IA32_STAR</a>&#160;&#160;&#160;0xC0000081</td></tr>
<tr class="separator:a0cbc478d87ff4fd64823ca55bb16e4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007866f222878ae483db5dc41602ff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a007866f222878ae483db5dc41602ff54">MSR_IA32_LSTAR</a>&#160;&#160;&#160;0xC0000082</td></tr>
<tr class="separator:a007866f222878ae483db5dc41602ff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1724a1e07d374bdd69d9e274df357e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1724a1e07d374bdd69d9e274df357e19">MSR_IA32_CSTAR</a>&#160;&#160;&#160;0xC0000083</td></tr>
<tr class="separator:a1724a1e07d374bdd69d9e274df357e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe8df606f151ff9c50e1f10ca61fc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aebe8df606f151ff9c50e1f10ca61fc6c">MSR_IA32_FMASK</a>&#160;&#160;&#160;0xC0000084</td></tr>
<tr class="separator:aebe8df606f151ff9c50e1f10ca61fc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe426eea47f910509a34a23943b9d24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abe426eea47f910509a34a23943b9d24d">MSR_IA32_FS_BASE</a>&#160;&#160;&#160;0xC0000100</td></tr>
<tr class="separator:abe426eea47f910509a34a23943b9d24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2f66ec982fb429be42360a89cebb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7a2f66ec982fb429be42360a89cebb2d">MSR_IA32_GS_BASE</a>&#160;&#160;&#160;0xC0000101</td></tr>
<tr class="separator:a7a2f66ec982fb429be42360a89cebb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebbeaddb41475175247327827d023c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4ebbeaddb41475175247327827d023c5">MSR_IA32_KERNEL_GS_BASE</a>&#160;&#160;&#160;0xC0000102</td></tr>
<tr class="separator:a4ebbeaddb41475175247327827d023c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33287de1c5ad34fb07383e338fcb0d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a33287de1c5ad34fb07383e338fcb0d0d">MSR_IA32_TSC_AUX</a>&#160;&#160;&#160;0xC0000103</td></tr>
<tr class="separator:a33287de1c5ad34fb07383e338fcb0d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:abfcc68100a7e1186507df0f9af57207f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abfcc68100a7e1186507df0f9af57207f">MSR_IA32_SGXLEPUBKEYHASH0</a>&#160;&#160;&#160;0x0000008C</td></tr>
<tr class="separator:abfcc68100a7e1186507df0f9af57207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cce3cc2e44aa6ad32330cb592addc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2cce3cc2e44aa6ad32330cb592addc14">MSR_IA32_SGXLEPUBKEYHASH1</a>&#160;&#160;&#160;0x0000008D</td></tr>
<tr class="separator:a2cce3cc2e44aa6ad32330cb592addc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76547175e79e95d21f8adb77538bced0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a76547175e79e95d21f8adb77538bced0">MSR_IA32_SGXLEPUBKEYHASH2</a>&#160;&#160;&#160;0x0000008E</td></tr>
<tr class="separator:a76547175e79e95d21f8adb77538bced0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c72b2fb4b09e77836318422ba740d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1c72b2fb4b09e77836318422ba740d62">MSR_IA32_SGXLEPUBKEYHASH3</a>&#160;&#160;&#160;0x0000008F</td></tr>
<tr class="separator:a1c72b2fb4b09e77836318422ba740d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0c60c3a74801cc6aef0c3cccfe155248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0c60c3a74801cc6aef0c3cccfe155248">STM_FEATURES_IA32E</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0c60c3a74801cc6aef0c3cccfe155248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ad054799742ccbb1480db8d67c2cb8257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>&#160;&#160;&#160;0x000000C1</td></tr>
<tr class="separator:ad054799742ccbb1480db8d67c2cb8257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14ac72b77f8cfedb22858727d03b647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae14ac72b77f8cfedb22858727d03b647">MSR_IA32_PMC1</a>&#160;&#160;&#160;0x000000C2</td></tr>
<tr class="separator:ae14ac72b77f8cfedb22858727d03b647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6214cb0ad2047b2fee5005955eb2b6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6214cb0ad2047b2fee5005955eb2b6da">MSR_IA32_PMC2</a>&#160;&#160;&#160;0x000000C3</td></tr>
<tr class="separator:a6214cb0ad2047b2fee5005955eb2b6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3866d84c913c0ba8d04c52331f5504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acf3866d84c913c0ba8d04c52331f5504">MSR_IA32_PMC3</a>&#160;&#160;&#160;0x000000C4</td></tr>
<tr class="separator:acf3866d84c913c0ba8d04c52331f5504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0062b3d20af2df4e682245c5ccfe25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#afc0062b3d20af2df4e682245c5ccfe25">MSR_IA32_PMC4</a>&#160;&#160;&#160;0x000000C5</td></tr>
<tr class="separator:afc0062b3d20af2df4e682245c5ccfe25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f943147e6d501ce966cc2880ba2c634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5f943147e6d501ce966cc2880ba2c634">MSR_IA32_PMC5</a>&#160;&#160;&#160;0x000000C6</td></tr>
<tr class="separator:a5f943147e6d501ce966cc2880ba2c634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeae61eeaa8ca9ed7f27659275a5e7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aeeae61eeaa8ca9ed7f27659275a5e7b0">MSR_IA32_PMC6</a>&#160;&#160;&#160;0x000000C7</td></tr>
<tr class="separator:aeeae61eeaa8ca9ed7f27659275a5e7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4412f2b302dea789d9827e3132ff05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af4412f2b302dea789d9827e3132ff05e">MSR_IA32_PMC7</a>&#160;&#160;&#160;0x000000C8</td></tr>
<tr class="separator:af4412f2b302dea789d9827e3132ff05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:abb6b29da05120c536f48f0603dd130db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000186</td></tr>
<tr class="separator:abb6b29da05120c536f48f0603dd130db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776f74b0009702ac1d714c7e9a5524b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a776f74b0009702ac1d714c7e9a5524b6">MSR_IA32_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000187</td></tr>
<tr class="separator:a776f74b0009702ac1d714c7e9a5524b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3ac0b3d22a6f6f9d0590c692b4b1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4f3ac0b3d22a6f6f9d0590c692b4b1d2">MSR_IA32_PERFEVTSEL2</a>&#160;&#160;&#160;0x00000188</td></tr>
<tr class="separator:a4f3ac0b3d22a6f6f9d0590c692b4b1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f6aeb150ce2570b323506900c82e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a54f6aeb150ce2570b323506900c82e58">MSR_IA32_PERFEVTSEL3</a>&#160;&#160;&#160;0x00000189</td></tr>
<tr class="separator:a54f6aeb150ce2570b323506900c82e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a08db4401e5a12761c450181c08b3f6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a08db4401e5a12761c450181c08b3f6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb6ec4cea5d4686173623d3e5eec170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abcb6ec4cea5d4686173623d3e5eec170">MSR_IA32_MTRR_PHYSBASE1</a>&#160;&#160;&#160;0x00000202</td></tr>
<tr class="separator:abcb6ec4cea5d4686173623d3e5eec170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0439daeb09691186e992688bbc7e375f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0439daeb09691186e992688bbc7e375f">MSR_IA32_MTRR_PHYSBASE2</a>&#160;&#160;&#160;0x00000204</td></tr>
<tr class="separator:a0439daeb09691186e992688bbc7e375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99936ce80dc996cc63bf0c412d21dbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a99936ce80dc996cc63bf0c412d21dbda">MSR_IA32_MTRR_PHYSBASE3</a>&#160;&#160;&#160;0x00000206</td></tr>
<tr class="separator:a99936ce80dc996cc63bf0c412d21dbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb881f0242756a6cbd24d488f571c98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#afb881f0242756a6cbd24d488f571c98e">MSR_IA32_MTRR_PHYSBASE4</a>&#160;&#160;&#160;0x00000208</td></tr>
<tr class="separator:afb881f0242756a6cbd24d488f571c98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc42a4522409669c39eb29c82f19d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aacc42a4522409669c39eb29c82f19d6c">MSR_IA32_MTRR_PHYSBASE5</a>&#160;&#160;&#160;0x0000020A</td></tr>
<tr class="separator:aacc42a4522409669c39eb29c82f19d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a10bcbd76e532b92355fe5d9da5447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa1a10bcbd76e532b92355fe5d9da5447">MSR_IA32_MTRR_PHYSBASE6</a>&#160;&#160;&#160;0x0000020C</td></tr>
<tr class="separator:aa1a10bcbd76e532b92355fe5d9da5447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac434e685212034be748945b8227ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1ac434e685212034be748945b8227ce7">MSR_IA32_MTRR_PHYSBASE7</a>&#160;&#160;&#160;0x0000020E</td></tr>
<tr class="separator:a1ac434e685212034be748945b8227ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc11be8a42c76a2aa0951426285d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adbc11be8a42c76a2aa0951426285d7a9">MSR_IA32_MTRR_PHYSBASE8</a>&#160;&#160;&#160;0x00000210</td></tr>
<tr class="separator:adbc11be8a42c76a2aa0951426285d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1eff31404951d421c71a59c2c0d5eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac1eff31404951d421c71a59c2c0d5eb6">MSR_IA32_MTRR_PHYSBASE9</a>&#160;&#160;&#160;0x00000212</td></tr>
<tr class="separator:ac1eff31404951d421c71a59c2c0d5eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aaab6506fb2a2723e717e636f725a1ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>&#160;&#160;&#160;0x00000201</td></tr>
<tr class="separator:aaab6506fb2a2723e717e636f725a1ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324c8a8606935692b01ea2435b12c045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a324c8a8606935692b01ea2435b12c045">MSR_IA32_MTRR_PHYSMASK1</a>&#160;&#160;&#160;0x00000203</td></tr>
<tr class="separator:a324c8a8606935692b01ea2435b12c045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfab2d89c840a7b5487b8300b6bd56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0bfab2d89c840a7b5487b8300b6bd56d">MSR_IA32_MTRR_PHYSMASK2</a>&#160;&#160;&#160;0x00000205</td></tr>
<tr class="separator:a0bfab2d89c840a7b5487b8300b6bd56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862c4df37c5c3345e8c667a4f4bc4cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a862c4df37c5c3345e8c667a4f4bc4cff">MSR_IA32_MTRR_PHYSMASK3</a>&#160;&#160;&#160;0x00000207</td></tr>
<tr class="separator:a862c4df37c5c3345e8c667a4f4bc4cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9520338ea38393d5ae0cc8766548e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa9520338ea38393d5ae0cc8766548e3a">MSR_IA32_MTRR_PHYSMASK4</a>&#160;&#160;&#160;0x00000209</td></tr>
<tr class="separator:aa9520338ea38393d5ae0cc8766548e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4825a49c92867429f1cb4e80ef5e20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad4825a49c92867429f1cb4e80ef5e20a">MSR_IA32_MTRR_PHYSMASK5</a>&#160;&#160;&#160;0x0000020B</td></tr>
<tr class="separator:ad4825a49c92867429f1cb4e80ef5e20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add725dbf7d52a97bef18a40c8ae96464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#add725dbf7d52a97bef18a40c8ae96464">MSR_IA32_MTRR_PHYSMASK6</a>&#160;&#160;&#160;0x0000020D</td></tr>
<tr class="separator:add725dbf7d52a97bef18a40c8ae96464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c93eda8f01949aaf562f658530fa99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac7c93eda8f01949aaf562f658530fa99">MSR_IA32_MTRR_PHYSMASK7</a>&#160;&#160;&#160;0x0000020F</td></tr>
<tr class="separator:ac7c93eda8f01949aaf562f658530fa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae129dfc692a9ddb030e5dabd9c9d7f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae129dfc692a9ddb030e5dabd9c9d7f89">MSR_IA32_MTRR_PHYSMASK8</a>&#160;&#160;&#160;0x00000211</td></tr>
<tr class="separator:ae129dfc692a9ddb030e5dabd9c9d7f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043debfe141ea4f38dcd78e137d39a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a043debfe141ea4f38dcd78e137d39a45">MSR_IA32_MTRR_PHYSMASK9</a>&#160;&#160;&#160;0x00000213</td></tr>
<tr class="separator:a043debfe141ea4f38dcd78e137d39a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a9dffdecdc148cf9730db5f6ee532c278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>&#160;&#160;&#160;0x00000280</td></tr>
<tr class="separator:a9dffdecdc148cf9730db5f6ee532c278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ca1d99c7e9e7b28a5044f6293e37bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a01ca1d99c7e9e7b28a5044f6293e37bd">MSR_IA32_MC1_CTL2</a>&#160;&#160;&#160;0x00000281</td></tr>
<tr class="separator:a01ca1d99c7e9e7b28a5044f6293e37bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b3d5ba78a85be8e9d14b4ae36b47a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac9b3d5ba78a85be8e9d14b4ae36b47a9">MSR_IA32_MC2_CTL2</a>&#160;&#160;&#160;0x00000282</td></tr>
<tr class="separator:ac9b3d5ba78a85be8e9d14b4ae36b47a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6830560f5d0b5ab37203cf4f1195e3ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6830560f5d0b5ab37203cf4f1195e3ad">MSR_IA32_MC3_CTL2</a>&#160;&#160;&#160;0x00000283</td></tr>
<tr class="separator:a6830560f5d0b5ab37203cf4f1195e3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9593f749e803a5be340789884c887bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9593f749e803a5be340789884c887bd7">MSR_IA32_MC4_CTL2</a>&#160;&#160;&#160;0x00000284</td></tr>
<tr class="separator:a9593f749e803a5be340789884c887bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b07f2325fc34b1eaa2ab56a576032f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5b07f2325fc34b1eaa2ab56a576032f8">MSR_IA32_MC5_CTL2</a>&#160;&#160;&#160;0x00000285</td></tr>
<tr class="separator:a5b07f2325fc34b1eaa2ab56a576032f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b27517e8078f51811e5e291f5d95a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6b27517e8078f51811e5e291f5d95a95">MSR_IA32_MC6_CTL2</a>&#160;&#160;&#160;0x00000286</td></tr>
<tr class="separator:a6b27517e8078f51811e5e291f5d95a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9245cd6057888d976cf09422d6e4cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac9245cd6057888d976cf09422d6e4cd0">MSR_IA32_MC7_CTL2</a>&#160;&#160;&#160;0x00000287</td></tr>
<tr class="separator:ac9245cd6057888d976cf09422d6e4cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7caa3a1e3b910b213690e674e7aa85aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7caa3a1e3b910b213690e674e7aa85aa">MSR_IA32_MC8_CTL2</a>&#160;&#160;&#160;0x00000288</td></tr>
<tr class="separator:a7caa3a1e3b910b213690e674e7aa85aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192ea868306666bbba337e1a6cf106d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a192ea868306666bbba337e1a6cf106d2">MSR_IA32_MC9_CTL2</a>&#160;&#160;&#160;0x00000289</td></tr>
<tr class="separator:a192ea868306666bbba337e1a6cf106d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3568c0879dec95be8429ef4be39602c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a3568c0879dec95be8429ef4be39602c6">MSR_IA32_MC10_CTL2</a>&#160;&#160;&#160;0x0000028A</td></tr>
<tr class="separator:a3568c0879dec95be8429ef4be39602c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b115255b234e687295667996b4cd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac4b115255b234e687295667996b4cd7a">MSR_IA32_MC11_CTL2</a>&#160;&#160;&#160;0x0000028B</td></tr>
<tr class="separator:ac4b115255b234e687295667996b4cd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44be4109dc53fd499dd6c8768fe27510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a44be4109dc53fd499dd6c8768fe27510">MSR_IA32_MC12_CTL2</a>&#160;&#160;&#160;0x0000028C</td></tr>
<tr class="separator:a44be4109dc53fd499dd6c8768fe27510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a10a3abddaaed7b37ee6f4bc806e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a70a10a3abddaaed7b37ee6f4bc806e18">MSR_IA32_MC13_CTL2</a>&#160;&#160;&#160;0x0000028D</td></tr>
<tr class="separator:a70a10a3abddaaed7b37ee6f4bc806e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22aece25a2dad9b8020a31e5f50801cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a22aece25a2dad9b8020a31e5f50801cd">MSR_IA32_MC14_CTL2</a>&#160;&#160;&#160;0x0000028E</td></tr>
<tr class="separator:a22aece25a2dad9b8020a31e5f50801cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a81f0d06c723576dd07dccd649b7575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2a81f0d06c723576dd07dccd649b7575">MSR_IA32_MC15_CTL2</a>&#160;&#160;&#160;0x0000028F</td></tr>
<tr class="separator:a2a81f0d06c723576dd07dccd649b7575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7347b00b89e1bafb433ec21f25b8e6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7347b00b89e1bafb433ec21f25b8e6dc">MSR_IA32_MC16_CTL2</a>&#160;&#160;&#160;0x00000290</td></tr>
<tr class="separator:a7347b00b89e1bafb433ec21f25b8e6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92df65b91b00783b086fec14b8e065cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a92df65b91b00783b086fec14b8e065cb">MSR_IA32_MC17_CTL2</a>&#160;&#160;&#160;0x00000291</td></tr>
<tr class="separator:a92df65b91b00783b086fec14b8e065cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7eb771c0c23059a1d12cb858ccbd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0e7eb771c0c23059a1d12cb858ccbd8d">MSR_IA32_MC18_CTL2</a>&#160;&#160;&#160;0x00000292</td></tr>
<tr class="separator:a0e7eb771c0c23059a1d12cb858ccbd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af065be11933d88a0979c852c0e877ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af065be11933d88a0979c852c0e877ed2">MSR_IA32_MC19_CTL2</a>&#160;&#160;&#160;0x00000293</td></tr>
<tr class="separator:af065be11933d88a0979c852c0e877ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb378bee2007de5ed7c081073fa83bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aafb378bee2007de5ed7c081073fa83bd">MSR_IA32_MC20_CTL2</a>&#160;&#160;&#160;0x00000294</td></tr>
<tr class="separator:aafb378bee2007de5ed7c081073fa83bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1291058808bccd3ab70d66d6c1948453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1291058808bccd3ab70d66d6c1948453">MSR_IA32_MC21_CTL2</a>&#160;&#160;&#160;0x00000295</td></tr>
<tr class="separator:a1291058808bccd3ab70d66d6c1948453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9df2504e8e3c8c57c102a6da508eb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac9df2504e8e3c8c57c102a6da508eb20">MSR_IA32_MC22_CTL2</a>&#160;&#160;&#160;0x00000296</td></tr>
<tr class="separator:ac9df2504e8e3c8c57c102a6da508eb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70f204d00a0c7f20fbc546a75792131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab70f204d00a0c7f20fbc546a75792131">MSR_IA32_MC23_CTL2</a>&#160;&#160;&#160;0x00000297</td></tr>
<tr class="separator:ab70f204d00a0c7f20fbc546a75792131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc7f8e7de74c04b02d6dd5039ec66e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8bc7f8e7de74c04b02d6dd5039ec66e6">MSR_IA32_MC24_CTL2</a>&#160;&#160;&#160;0x00000298</td></tr>
<tr class="separator:a8bc7f8e7de74c04b02d6dd5039ec66e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0422a706331128910355514e51f6125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af0422a706331128910355514e51f6125">MSR_IA32_MC25_CTL2</a>&#160;&#160;&#160;0x00000299</td></tr>
<tr class="separator:af0422a706331128910355514e51f6125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34593fec70bff3d89b753305b4c1a737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a34593fec70bff3d89b753305b4c1a737">MSR_IA32_MC26_CTL2</a>&#160;&#160;&#160;0x0000029A</td></tr>
<tr class="separator:a34593fec70bff3d89b753305b4c1a737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a9b540163c0347f00b3dfb0f95881a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a37a9b540163c0347f00b3dfb0f95881a">MSR_IA32_MC27_CTL2</a>&#160;&#160;&#160;0x0000029B</td></tr>
<tr class="separator:a37a9b540163c0347f00b3dfb0f95881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742f8d994457b7d436c265073c8e05e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a742f8d994457b7d436c265073c8e05e2">MSR_IA32_MC28_CTL2</a>&#160;&#160;&#160;0x0000029C</td></tr>
<tr class="separator:a742f8d994457b7d436c265073c8e05e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f27beeb82a07b3476e8e95790ca09ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2f27beeb82a07b3476e8e95790ca09ef">MSR_IA32_MC29_CTL2</a>&#160;&#160;&#160;0x0000029D</td></tr>
<tr class="separator:a2f27beeb82a07b3476e8e95790ca09ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2b8f83b4c36298cd679c662ba7d1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aaf2b8f83b4c36298cd679c662ba7d1a2">MSR_IA32_MC30_CTL2</a>&#160;&#160;&#160;0x0000029E</td></tr>
<tr class="separator:aaf2b8f83b4c36298cd679c662ba7d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2429c2d5f598a06624e5c07c23e5eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2429c2d5f598a06624e5c07c23e5eb91">MSR_IA32_MC31_CTL2</a>&#160;&#160;&#160;0x0000029F</td></tr>
<tr class="separator:a2429c2d5f598a06624e5c07c23e5eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a2745673ef3507e49978f4f059aff1bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a2745673ef3507e49978f4f059aff1bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0d89dadd14e74d1059ad04b03c640f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aaf0d89dadd14e74d1059ad04b03c640f">MSR_IA32_MC1_CTL</a>&#160;&#160;&#160;0x00000404</td></tr>
<tr class="separator:aaf0d89dadd14e74d1059ad04b03c640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c08a64343b4a9bc8569d1d8a859880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a49c08a64343b4a9bc8569d1d8a859880">MSR_IA32_MC2_CTL</a>&#160;&#160;&#160;0x00000408</td></tr>
<tr class="separator:a49c08a64343b4a9bc8569d1d8a859880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b17f34c965cf5069dd8a4b1c7fe238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a89b17f34c965cf5069dd8a4b1c7fe238">MSR_IA32_MC3_CTL</a>&#160;&#160;&#160;0x0000040C</td></tr>
<tr class="separator:a89b17f34c965cf5069dd8a4b1c7fe238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21337eb47852295c82718fc6ef6983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa21337eb47852295c82718fc6ef6983a">MSR_IA32_MC4_CTL</a>&#160;&#160;&#160;0x00000410</td></tr>
<tr class="separator:aa21337eb47852295c82718fc6ef6983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370f4d42d702f236f5de454e386808a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a370f4d42d702f236f5de454e386808a4">MSR_IA32_MC5_CTL</a>&#160;&#160;&#160;0x00000414</td></tr>
<tr class="separator:a370f4d42d702f236f5de454e386808a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2cf1f2b36929d6332fd8852525d8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2a2cf1f2b36929d6332fd8852525d8c0">MSR_IA32_MC6_CTL</a>&#160;&#160;&#160;0x00000418</td></tr>
<tr class="separator:a2a2cf1f2b36929d6332fd8852525d8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0419f78e7ad14cb59ecce3005b8ef1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0419f78e7ad14cb59ecce3005b8ef1de">MSR_IA32_MC7_CTL</a>&#160;&#160;&#160;0x0000041C</td></tr>
<tr class="separator:a0419f78e7ad14cb59ecce3005b8ef1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8037fe9e5d74d2321ade1128c01efe46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8037fe9e5d74d2321ade1128c01efe46">MSR_IA32_MC8_CTL</a>&#160;&#160;&#160;0x00000420</td></tr>
<tr class="separator:a8037fe9e5d74d2321ade1128c01efe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c07f69b407fa471d5265b4bb30c136f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0c07f69b407fa471d5265b4bb30c136f">MSR_IA32_MC9_CTL</a>&#160;&#160;&#160;0x00000424</td></tr>
<tr class="separator:a0c07f69b407fa471d5265b4bb30c136f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116a7a0deff8ca13a9bf227bd59bb029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a116a7a0deff8ca13a9bf227bd59bb029">MSR_IA32_MC10_CTL</a>&#160;&#160;&#160;0x00000428</td></tr>
<tr class="separator:a116a7a0deff8ca13a9bf227bd59bb029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae4a44e982c5308ff4a143267b3e803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a3ae4a44e982c5308ff4a143267b3e803">MSR_IA32_MC11_CTL</a>&#160;&#160;&#160;0x0000042C</td></tr>
<tr class="separator:a3ae4a44e982c5308ff4a143267b3e803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa56fc6d740c4673df9dc8775ce82df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aaa56fc6d740c4673df9dc8775ce82df1">MSR_IA32_MC12_CTL</a>&#160;&#160;&#160;0x00000430</td></tr>
<tr class="separator:aaa56fc6d740c4673df9dc8775ce82df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8633a0919aadbc15dced7abd02aa98fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8633a0919aadbc15dced7abd02aa98fc">MSR_IA32_MC13_CTL</a>&#160;&#160;&#160;0x00000434</td></tr>
<tr class="separator:a8633a0919aadbc15dced7abd02aa98fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5547b06ccc1d4bfaf590c7fc9fa2db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad5547b06ccc1d4bfaf590c7fc9fa2db3">MSR_IA32_MC14_CTL</a>&#160;&#160;&#160;0x00000438</td></tr>
<tr class="separator:ad5547b06ccc1d4bfaf590c7fc9fa2db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc876144e2c61850a308f0cc61a7059d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acc876144e2c61850a308f0cc61a7059d">MSR_IA32_MC15_CTL</a>&#160;&#160;&#160;0x0000043C</td></tr>
<tr class="separator:acc876144e2c61850a308f0cc61a7059d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d1e3dc5c5a330b12b6007129ee86fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a42d1e3dc5c5a330b12b6007129ee86fe">MSR_IA32_MC16_CTL</a>&#160;&#160;&#160;0x00000440</td></tr>
<tr class="separator:a42d1e3dc5c5a330b12b6007129ee86fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a139079d8ef2b6485e6549f02e3086e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4a139079d8ef2b6485e6549f02e3086e">MSR_IA32_MC17_CTL</a>&#160;&#160;&#160;0x00000444</td></tr>
<tr class="separator:a4a139079d8ef2b6485e6549f02e3086e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa420a4d97fd6d0b891e014b5a7b6a047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa420a4d97fd6d0b891e014b5a7b6a047">MSR_IA32_MC18_CTL</a>&#160;&#160;&#160;0x00000448</td></tr>
<tr class="separator:aa420a4d97fd6d0b891e014b5a7b6a047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0c36ed9c48cd91e62d3aaf96bf5400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8f0c36ed9c48cd91e62d3aaf96bf5400">MSR_IA32_MC19_CTL</a>&#160;&#160;&#160;0x0000044C</td></tr>
<tr class="separator:a8f0c36ed9c48cd91e62d3aaf96bf5400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd98bb843ed196ab2f8c9fedc328a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aefd98bb843ed196ab2f8c9fedc328a61">MSR_IA32_MC20_CTL</a>&#160;&#160;&#160;0x00000450</td></tr>
<tr class="separator:aefd98bb843ed196ab2f8c9fedc328a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca50101f0822d78f7ca00cece60f183c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aca50101f0822d78f7ca00cece60f183c">MSR_IA32_MC21_CTL</a>&#160;&#160;&#160;0x00000454</td></tr>
<tr class="separator:aca50101f0822d78f7ca00cece60f183c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff40b9fa56e2e9d40189222d247ca8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aff40b9fa56e2e9d40189222d247ca8cf">MSR_IA32_MC22_CTL</a>&#160;&#160;&#160;0x00000458</td></tr>
<tr class="separator:aff40b9fa56e2e9d40189222d247ca8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c99d73022f81ab523b3dcf8b5f5c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac0c99d73022f81ab523b3dcf8b5f5c66">MSR_IA32_MC23_CTL</a>&#160;&#160;&#160;0x0000045C</td></tr>
<tr class="separator:ac0c99d73022f81ab523b3dcf8b5f5c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9304deb000cc78d19507ac0f84de2077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9304deb000cc78d19507ac0f84de2077">MSR_IA32_MC24_CTL</a>&#160;&#160;&#160;0x00000460</td></tr>
<tr class="separator:a9304deb000cc78d19507ac0f84de2077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab999fa415373ffc2b7d03e99f50fdaee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab999fa415373ffc2b7d03e99f50fdaee">MSR_IA32_MC25_CTL</a>&#160;&#160;&#160;0x00000464</td></tr>
<tr class="separator:ab999fa415373ffc2b7d03e99f50fdaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05eaa7297e42dae73080b37ace35852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa05eaa7297e42dae73080b37ace35852">MSR_IA32_MC26_CTL</a>&#160;&#160;&#160;0x00000468</td></tr>
<tr class="separator:aa05eaa7297e42dae73080b37ace35852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12fa85fbada903999f079a22a3daa7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af12fa85fbada903999f079a22a3daa7b">MSR_IA32_MC27_CTL</a>&#160;&#160;&#160;0x0000046C</td></tr>
<tr class="separator:af12fa85fbada903999f079a22a3daa7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af859b324f05d6166ba7de72ae931fd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af859b324f05d6166ba7de72ae931fd4e">MSR_IA32_MC28_CTL</a>&#160;&#160;&#160;0x00000470</td></tr>
<tr class="separator:af859b324f05d6166ba7de72ae931fd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a114cba2e58a081a03f7ee7cd42b1b2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>&#160;&#160;&#160;0x00000401</td></tr>
<tr class="separator:a114cba2e58a081a03f7ee7cd42b1b2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03b7c954e0bbbc3e7c8391ea0b37218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa03b7c954e0bbbc3e7c8391ea0b37218">MSR_IA32_MC1_STATUS</a>&#160;&#160;&#160;0x00000405</td></tr>
<tr class="separator:aa03b7c954e0bbbc3e7c8391ea0b37218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ada59ef0ed849dac80ea8c0e34fa98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a14ada59ef0ed849dac80ea8c0e34fa98">MSR_IA32_MC2_STATUS</a>&#160;&#160;&#160;0x00000409</td></tr>
<tr class="separator:a14ada59ef0ed849dac80ea8c0e34fa98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352af0c744334e4f4649ce791c260c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a352af0c744334e4f4649ce791c260c88">MSR_IA32_MC3_STATUS</a>&#160;&#160;&#160;0x0000040D</td></tr>
<tr class="separator:a352af0c744334e4f4649ce791c260c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffe36a5205a783775bbdfdccd682cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8ffe36a5205a783775bbdfdccd682cd3">MSR_IA32_MC4_STATUS</a>&#160;&#160;&#160;0x00000411</td></tr>
<tr class="separator:a8ffe36a5205a783775bbdfdccd682cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0b29d4e3c5a1851c8b6013c446fffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8b0b29d4e3c5a1851c8b6013c446fffd">MSR_IA32_MC5_STATUS</a>&#160;&#160;&#160;0x00000415</td></tr>
<tr class="separator:a8b0b29d4e3c5a1851c8b6013c446fffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6330367d9b3f4f0acf732230f7511c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6330367d9b3f4f0acf732230f7511c8f">MSR_IA32_MC6_STATUS</a>&#160;&#160;&#160;0x00000419</td></tr>
<tr class="separator:a6330367d9b3f4f0acf732230f7511c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e33c9da9a6e67cffd9def442d772b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9e33c9da9a6e67cffd9def442d772b8a">MSR_IA32_MC7_STATUS</a>&#160;&#160;&#160;0x0000041D</td></tr>
<tr class="separator:a9e33c9da9a6e67cffd9def442d772b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55b33c9ef4b32d6b62645681e4663e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab55b33c9ef4b32d6b62645681e4663e7">MSR_IA32_MC8_STATUS</a>&#160;&#160;&#160;0x00000421</td></tr>
<tr class="separator:ab55b33c9ef4b32d6b62645681e4663e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8501bb3f0b543b53ba94104a8b60582b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8501bb3f0b543b53ba94104a8b60582b">MSR_IA32_MC9_STATUS</a>&#160;&#160;&#160;0x00000425</td></tr>
<tr class="separator:a8501bb3f0b543b53ba94104a8b60582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5063d946b60eaf39da5a06f0e7c50fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5063d946b60eaf39da5a06f0e7c50fd2">MSR_IA32_MC10_STATUS</a>&#160;&#160;&#160;0x00000429</td></tr>
<tr class="separator:a5063d946b60eaf39da5a06f0e7c50fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75198ef4de9d7b72f793fbc41621e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad75198ef4de9d7b72f793fbc41621e0d">MSR_IA32_MC11_STATUS</a>&#160;&#160;&#160;0x0000042D</td></tr>
<tr class="separator:ad75198ef4de9d7b72f793fbc41621e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7127348a6a62dabbadb02fb2ace7c04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7127348a6a62dabbadb02fb2ace7c04e">MSR_IA32_MC12_STATUS</a>&#160;&#160;&#160;0x00000431</td></tr>
<tr class="separator:a7127348a6a62dabbadb02fb2ace7c04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa82377d091d6fc8735a8045f2b7b61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#afa82377d091d6fc8735a8045f2b7b61b">MSR_IA32_MC13_STATUS</a>&#160;&#160;&#160;0x00000435</td></tr>
<tr class="separator:afa82377d091d6fc8735a8045f2b7b61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4a6e253951615c36c7ea15f49851a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2f4a6e253951615c36c7ea15f49851a9">MSR_IA32_MC14_STATUS</a>&#160;&#160;&#160;0x00000439</td></tr>
<tr class="separator:a2f4a6e253951615c36c7ea15f49851a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010ff1ac4aea95983f564a3f2276fbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a010ff1ac4aea95983f564a3f2276fbc9">MSR_IA32_MC15_STATUS</a>&#160;&#160;&#160;0x0000043D</td></tr>
<tr class="separator:a010ff1ac4aea95983f564a3f2276fbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697fc56b18fdd12f5446f5f7a9d668b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a697fc56b18fdd12f5446f5f7a9d668b1">MSR_IA32_MC16_STATUS</a>&#160;&#160;&#160;0x00000441</td></tr>
<tr class="separator:a697fc56b18fdd12f5446f5f7a9d668b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdea006935bfc165baab65903b7b1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5fdea006935bfc165baab65903b7b1cc">MSR_IA32_MC17_STATUS</a>&#160;&#160;&#160;0x00000445</td></tr>
<tr class="separator:a5fdea006935bfc165baab65903b7b1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b57267ce375df41bbf32a42b141b972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6b57267ce375df41bbf32a42b141b972">MSR_IA32_MC18_STATUS</a>&#160;&#160;&#160;0x00000449</td></tr>
<tr class="separator:a6b57267ce375df41bbf32a42b141b972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082bc49a3b9c3c063b0b44a2d5185c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a082bc49a3b9c3c063b0b44a2d5185c1d">MSR_IA32_MC19_STATUS</a>&#160;&#160;&#160;0x0000044D</td></tr>
<tr class="separator:a082bc49a3b9c3c063b0b44a2d5185c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3aafe7c92a526f86d32b46025e1826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8e3aafe7c92a526f86d32b46025e1826">MSR_IA32_MC20_STATUS</a>&#160;&#160;&#160;0x00000451</td></tr>
<tr class="separator:a8e3aafe7c92a526f86d32b46025e1826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961ead00527df51363ab785fa931a6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a961ead00527df51363ab785fa931a6e8">MSR_IA32_MC21_STATUS</a>&#160;&#160;&#160;0x00000455</td></tr>
<tr class="separator:a961ead00527df51363ab785fa931a6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddad445dd288ce05672dd193dbf8e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adddad445dd288ce05672dd193dbf8e93">MSR_IA32_MC22_STATUS</a>&#160;&#160;&#160;0x00000459</td></tr>
<tr class="separator:adddad445dd288ce05672dd193dbf8e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac6eddcef95db5483eda250e18b3dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1ac6eddcef95db5483eda250e18b3dca">MSR_IA32_MC23_STATUS</a>&#160;&#160;&#160;0x0000045D</td></tr>
<tr class="separator:a1ac6eddcef95db5483eda250e18b3dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37415707a2a83c6fd7b503fb68c3ed97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a37415707a2a83c6fd7b503fb68c3ed97">MSR_IA32_MC24_STATUS</a>&#160;&#160;&#160;0x00000461</td></tr>
<tr class="separator:a37415707a2a83c6fd7b503fb68c3ed97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060ee1be26f29cb61b3d5130367e04b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a060ee1be26f29cb61b3d5130367e04b3">MSR_IA32_MC25_STATUS</a>&#160;&#160;&#160;0x00000465</td></tr>
<tr class="separator:a060ee1be26f29cb61b3d5130367e04b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9173da6bf570285538f2cbc2e10ce37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9173da6bf570285538f2cbc2e10ce37b">MSR_IA32_MC26_STATUS</a>&#160;&#160;&#160;0x00000469</td></tr>
<tr class="separator:a9173da6bf570285538f2cbc2e10ce37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c918736145f8e4294b6c183c187023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a33c918736145f8e4294b6c183c187023">MSR_IA32_MC27_STATUS</a>&#160;&#160;&#160;0x0000046D</td></tr>
<tr class="separator:a33c918736145f8e4294b6c183c187023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c6850f9430742c5165dfa1dbba6336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a91c6850f9430742c5165dfa1dbba6336">MSR_IA32_MC28_STATUS</a>&#160;&#160;&#160;0x00000471</td></tr>
<tr class="separator:a91c6850f9430742c5165dfa1dbba6336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aadff6693ab6c19b661e675a7e1aca316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>&#160;&#160;&#160;0x00000402</td></tr>
<tr class="separator:aadff6693ab6c19b661e675a7e1aca316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3b2b446e57511ec1172d21e4992467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aab3b2b446e57511ec1172d21e4992467">MSR_IA32_MC1_ADDR</a>&#160;&#160;&#160;0x00000406</td></tr>
<tr class="separator:aab3b2b446e57511ec1172d21e4992467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cab43f6a090335fcdc6736be22a6fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6cab43f6a090335fcdc6736be22a6fec">MSR_IA32_MC2_ADDR</a>&#160;&#160;&#160;0x0000040A</td></tr>
<tr class="separator:a6cab43f6a090335fcdc6736be22a6fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c6db146e95e1c0f5817f015019152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa36c6db146e95e1c0f5817f015019152">MSR_IA32_MC3_ADDR</a>&#160;&#160;&#160;0x0000040E</td></tr>
<tr class="separator:aa36c6db146e95e1c0f5817f015019152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ec8c3ad561541b44c18e58501cca78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a92ec8c3ad561541b44c18e58501cca78">MSR_IA32_MC4_ADDR</a>&#160;&#160;&#160;0x00000412</td></tr>
<tr class="separator:a92ec8c3ad561541b44c18e58501cca78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed9b54fa4a800ea0344891ad81be1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7ed9b54fa4a800ea0344891ad81be1c3">MSR_IA32_MC5_ADDR</a>&#160;&#160;&#160;0x00000416</td></tr>
<tr class="separator:a7ed9b54fa4a800ea0344891ad81be1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d3db28ba0943edfc2dd5b08cffd229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae6d3db28ba0943edfc2dd5b08cffd229">MSR_IA32_MC6_ADDR</a>&#160;&#160;&#160;0x0000041A</td></tr>
<tr class="separator:ae6d3db28ba0943edfc2dd5b08cffd229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de87f46952e7d95da7b41923eb3ffa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7de87f46952e7d95da7b41923eb3ffa4">MSR_IA32_MC7_ADDR</a>&#160;&#160;&#160;0x0000041E</td></tr>
<tr class="separator:a7de87f46952e7d95da7b41923eb3ffa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda8ccd883d6420fbda47cb8ce6bbd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acda8ccd883d6420fbda47cb8ce6bbd2c">MSR_IA32_MC8_ADDR</a>&#160;&#160;&#160;0x00000422</td></tr>
<tr class="separator:acda8ccd883d6420fbda47cb8ce6bbd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab8b53ffc2804b2f0c1b1dcff8efd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9ab8b53ffc2804b2f0c1b1dcff8efd66">MSR_IA32_MC9_ADDR</a>&#160;&#160;&#160;0x00000426</td></tr>
<tr class="separator:a9ab8b53ffc2804b2f0c1b1dcff8efd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ead67859a8dee138ff0a78c20e8d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae2ead67859a8dee138ff0a78c20e8d59">MSR_IA32_MC10_ADDR</a>&#160;&#160;&#160;0x0000042A</td></tr>
<tr class="separator:ae2ead67859a8dee138ff0a78c20e8d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc11552aa58368cde02a818be7b9dc5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acc11552aa58368cde02a818be7b9dc5c">MSR_IA32_MC11_ADDR</a>&#160;&#160;&#160;0x0000042E</td></tr>
<tr class="separator:acc11552aa58368cde02a818be7b9dc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3b3aa02bf4b2b809be0dc29f77da3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a3e3b3aa02bf4b2b809be0dc29f77da3a">MSR_IA32_MC12_ADDR</a>&#160;&#160;&#160;0x00000432</td></tr>
<tr class="separator:a3e3b3aa02bf4b2b809be0dc29f77da3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83eb86dd18969404d191db3a85131966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a83eb86dd18969404d191db3a85131966">MSR_IA32_MC13_ADDR</a>&#160;&#160;&#160;0x00000436</td></tr>
<tr class="separator:a83eb86dd18969404d191db3a85131966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537743965bade3f082a6f74347f2be37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a537743965bade3f082a6f74347f2be37">MSR_IA32_MC14_ADDR</a>&#160;&#160;&#160;0x0000043A</td></tr>
<tr class="separator:a537743965bade3f082a6f74347f2be37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a89612ce5b0b51bf4984e923c734d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2a89612ce5b0b51bf4984e923c734d99">MSR_IA32_MC15_ADDR</a>&#160;&#160;&#160;0x0000043E</td></tr>
<tr class="separator:a2a89612ce5b0b51bf4984e923c734d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b03eb34d61a723388529da733af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a68b03eb34d61a723388529da733af853">MSR_IA32_MC16_ADDR</a>&#160;&#160;&#160;0x00000442</td></tr>
<tr class="separator:a68b03eb34d61a723388529da733af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add47306c11a011cb442210e036e2dcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#add47306c11a011cb442210e036e2dcb9">MSR_IA32_MC17_ADDR</a>&#160;&#160;&#160;0x00000446</td></tr>
<tr class="separator:add47306c11a011cb442210e036e2dcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e8f005e209d0badb24e33746a0edd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a21e8f005e209d0badb24e33746a0edd4">MSR_IA32_MC18_ADDR</a>&#160;&#160;&#160;0x0000044A</td></tr>
<tr class="separator:a21e8f005e209d0badb24e33746a0edd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046420755d19b1b69061b19c51c48d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a046420755d19b1b69061b19c51c48d17">MSR_IA32_MC19_ADDR</a>&#160;&#160;&#160;0x0000044E</td></tr>
<tr class="separator:a046420755d19b1b69061b19c51c48d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11ebb743388c25540d0a27f89dc0c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab11ebb743388c25540d0a27f89dc0c19">MSR_IA32_MC20_ADDR</a>&#160;&#160;&#160;0x00000452</td></tr>
<tr class="separator:ab11ebb743388c25540d0a27f89dc0c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55dc0475acb240ac2d60942af0b8897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ab55dc0475acb240ac2d60942af0b8897">MSR_IA32_MC21_ADDR</a>&#160;&#160;&#160;0x00000456</td></tr>
<tr class="separator:ab55dc0475acb240ac2d60942af0b8897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b30282e290e2a64dbde9eb98288b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a48b30282e290e2a64dbde9eb98288b6c">MSR_IA32_MC22_ADDR</a>&#160;&#160;&#160;0x0000045A</td></tr>
<tr class="separator:a48b30282e290e2a64dbde9eb98288b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947ede3a55e2e76b599e444752193a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a947ede3a55e2e76b599e444752193a21">MSR_IA32_MC23_ADDR</a>&#160;&#160;&#160;0x0000045E</td></tr>
<tr class="separator:a947ede3a55e2e76b599e444752193a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0646ded1b61574760755e7bebf2437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1b0646ded1b61574760755e7bebf2437">MSR_IA32_MC24_ADDR</a>&#160;&#160;&#160;0x00000462</td></tr>
<tr class="separator:a1b0646ded1b61574760755e7bebf2437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fa1013cc340ac62baa3cd5b89c1528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae7fa1013cc340ac62baa3cd5b89c1528">MSR_IA32_MC25_ADDR</a>&#160;&#160;&#160;0x00000466</td></tr>
<tr class="separator:ae7fa1013cc340ac62baa3cd5b89c1528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2047a22f06b6f58d109e16a4ca359409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a2047a22f06b6f58d109e16a4ca359409">MSR_IA32_MC26_ADDR</a>&#160;&#160;&#160;0x0000046A</td></tr>
<tr class="separator:a2047a22f06b6f58d109e16a4ca359409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f985083de3369f5c1d2dad9d68a59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae4f985083de3369f5c1d2dad9d68a59d">MSR_IA32_MC27_ADDR</a>&#160;&#160;&#160;0x0000046E</td></tr>
<tr class="separator:ae4f985083de3369f5c1d2dad9d68a59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdcc14a4b5cf1b1eac5a9e83a330598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acfdcc14a4b5cf1b1eac5a9e83a330598">MSR_IA32_MC28_ADDR</a>&#160;&#160;&#160;0x00000472</td></tr>
<tr class="separator:acfdcc14a4b5cf1b1eac5a9e83a330598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a952dccc238abe252a6e2cb91ee88e0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>&#160;&#160;&#160;0x00000403</td></tr>
<tr class="separator:a952dccc238abe252a6e2cb91ee88e0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaeafa8e6f36d8f6dd54179fb10f2fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abaeafa8e6f36d8f6dd54179fb10f2fe4">MSR_IA32_MC1_MISC</a>&#160;&#160;&#160;0x00000407</td></tr>
<tr class="separator:abaeafa8e6f36d8f6dd54179fb10f2fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c045a938b01348d575133f86f0f1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a41c045a938b01348d575133f86f0f1ae">MSR_IA32_MC2_MISC</a>&#160;&#160;&#160;0x0000040B</td></tr>
<tr class="separator:a41c045a938b01348d575133f86f0f1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae682b9fc10db17ca2e49b567220703ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ae682b9fc10db17ca2e49b567220703ba">MSR_IA32_MC3_MISC</a>&#160;&#160;&#160;0x0000040F</td></tr>
<tr class="separator:ae682b9fc10db17ca2e49b567220703ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9306745adcd61582ed151249f13ffd62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9306745adcd61582ed151249f13ffd62">MSR_IA32_MC4_MISC</a>&#160;&#160;&#160;0x00000413</td></tr>
<tr class="separator:a9306745adcd61582ed151249f13ffd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8347ec830b4dcab878125485b4b38a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8347ec830b4dcab878125485b4b38a5f">MSR_IA32_MC5_MISC</a>&#160;&#160;&#160;0x00000417</td></tr>
<tr class="separator:a8347ec830b4dcab878125485b4b38a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5606aef6a12454e2bf0a5a5107078f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5606aef6a12454e2bf0a5a5107078f8b">MSR_IA32_MC6_MISC</a>&#160;&#160;&#160;0x0000041B</td></tr>
<tr class="separator:a5606aef6a12454e2bf0a5a5107078f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ac65196fdaa06a4343ceabfef53759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a41ac65196fdaa06a4343ceabfef53759">MSR_IA32_MC7_MISC</a>&#160;&#160;&#160;0x0000041F</td></tr>
<tr class="separator:a41ac65196fdaa06a4343ceabfef53759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48bbf33f5ddfda67b469f6649b86909c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a48bbf33f5ddfda67b469f6649b86909c">MSR_IA32_MC8_MISC</a>&#160;&#160;&#160;0x00000423</td></tr>
<tr class="separator:a48bbf33f5ddfda67b469f6649b86909c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7cfebdd9b5e6561509ea826a64e816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8e7cfebdd9b5e6561509ea826a64e816">MSR_IA32_MC9_MISC</a>&#160;&#160;&#160;0x00000427</td></tr>
<tr class="separator:a8e7cfebdd9b5e6561509ea826a64e816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5935c274c37b32843711939c80342889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5935c274c37b32843711939c80342889">MSR_IA32_MC10_MISC</a>&#160;&#160;&#160;0x0000042B</td></tr>
<tr class="separator:a5935c274c37b32843711939c80342889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f15bcc0b0107269696c1fa0539d2ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a1f15bcc0b0107269696c1fa0539d2ef1">MSR_IA32_MC11_MISC</a>&#160;&#160;&#160;0x0000042F</td></tr>
<tr class="separator:a1f15bcc0b0107269696c1fa0539d2ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf13973813e55f5c252f619cccc6a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7cf13973813e55f5c252f619cccc6a29">MSR_IA32_MC12_MISC</a>&#160;&#160;&#160;0x00000433</td></tr>
<tr class="separator:a7cf13973813e55f5c252f619cccc6a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965661e3ddaaad74085d227b5fc9e754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a965661e3ddaaad74085d227b5fc9e754">MSR_IA32_MC13_MISC</a>&#160;&#160;&#160;0x00000437</td></tr>
<tr class="separator:a965661e3ddaaad74085d227b5fc9e754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaca0db90a9c976c8b164dd5cec9e070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aeaca0db90a9c976c8b164dd5cec9e070">MSR_IA32_MC14_MISC</a>&#160;&#160;&#160;0x0000043B</td></tr>
<tr class="separator:aeaca0db90a9c976c8b164dd5cec9e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa229ef2dce6ed4e86049ad4deb41b156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa229ef2dce6ed4e86049ad4deb41b156">MSR_IA32_MC15_MISC</a>&#160;&#160;&#160;0x0000043F</td></tr>
<tr class="separator:aa229ef2dce6ed4e86049ad4deb41b156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc3241f4b260893207188da14517c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#acfc3241f4b260893207188da14517c57">MSR_IA32_MC16_MISC</a>&#160;&#160;&#160;0x00000443</td></tr>
<tr class="separator:acfc3241f4b260893207188da14517c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955d2024e752c559db48e620b4319f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a955d2024e752c559db48e620b4319f5d">MSR_IA32_MC17_MISC</a>&#160;&#160;&#160;0x00000447</td></tr>
<tr class="separator:a955d2024e752c559db48e620b4319f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54fcadb57603af68c6b1e787bedda08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#af54fcadb57603af68c6b1e787bedda08">MSR_IA32_MC18_MISC</a>&#160;&#160;&#160;0x0000044B</td></tr>
<tr class="separator:af54fcadb57603af68c6b1e787bedda08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a743e229a7a8f6f55bb4502115be6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a82a743e229a7a8f6f55bb4502115be6b">MSR_IA32_MC19_MISC</a>&#160;&#160;&#160;0x0000044F</td></tr>
<tr class="separator:a82a743e229a7a8f6f55bb4502115be6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef833ebfcd22bbcea86da3b2633b01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8ef833ebfcd22bbcea86da3b2633b01c">MSR_IA32_MC20_MISC</a>&#160;&#160;&#160;0x00000453</td></tr>
<tr class="separator:a8ef833ebfcd22bbcea86da3b2633b01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bc85f20ca92a5ac7fba91dd6fc2195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a83bc85f20ca92a5ac7fba91dd6fc2195">MSR_IA32_MC21_MISC</a>&#160;&#160;&#160;0x00000457</td></tr>
<tr class="separator:a83bc85f20ca92a5ac7fba91dd6fc2195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1a1ea0aa2006473d704a98b2775f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8b1a1ea0aa2006473d704a98b2775f8e">MSR_IA32_MC22_MISC</a>&#160;&#160;&#160;0x0000045B</td></tr>
<tr class="separator:a8b1a1ea0aa2006473d704a98b2775f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7241c8e621aa4ab800a8450e68acf35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7241c8e621aa4ab800a8450e68acf35a">MSR_IA32_MC23_MISC</a>&#160;&#160;&#160;0x0000045F</td></tr>
<tr class="separator:a7241c8e621aa4ab800a8450e68acf35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb78757be03e6c8d075904dee47aaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aedb78757be03e6c8d075904dee47aaef">MSR_IA32_MC24_MISC</a>&#160;&#160;&#160;0x00000463</td></tr>
<tr class="separator:aedb78757be03e6c8d075904dee47aaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa024beb13f0ed1aba2817181c2345329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa024beb13f0ed1aba2817181c2345329">MSR_IA32_MC25_MISC</a>&#160;&#160;&#160;0x00000467</td></tr>
<tr class="separator:aa024beb13f0ed1aba2817181c2345329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e89da4957427154caaa811ef096bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a75e89da4957427154caaa811ef096bff">MSR_IA32_MC26_MISC</a>&#160;&#160;&#160;0x0000046B</td></tr>
<tr class="separator:a75e89da4957427154caaa811ef096bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf62337e7912e3692bfd08c65c106e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abf62337e7912e3692bfd08c65c106e3f">MSR_IA32_MC27_MISC</a>&#160;&#160;&#160;0x0000046F</td></tr>
<tr class="separator:abf62337e7912e3692bfd08c65c106e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25e64e57c8ef574a661330cf48f599d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa25e64e57c8ef574a661330cf48f599d">MSR_IA32_MC28_MISC</a>&#160;&#160;&#160;0x00000473</td></tr>
<tr class="separator:aa25e64e57c8ef574a661330cf48f599d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a23440f4a3dc67743f97ea0654a299327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a23440f4a3dc67743f97ea0654a299327">MSR_IA32_VMX_BASIC_REGISTER_MEMORY_TYPE_UNCACHEABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a23440f4a3dc67743f97ea0654a299327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e1639cb742cc88262fec6525048165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a31e1639cb742cc88262fec6525048165">MSR_IA32_VMX_BASIC_REGISTER_MEMORY_TYPE_WRITE_BACK</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:a31e1639cb742cc88262fec6525048165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a4c8f6b7a5d5533db55df6e0df2ac81ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>&#160;&#160;&#160;0x000004C1</td></tr>
<tr class="separator:a4c8f6b7a5d5533db55df6e0df2ac81ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fc34a589664c8679c62bc9a5ba8072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a39fc34a589664c8679c62bc9a5ba8072">MSR_IA32_A_PMC1</a>&#160;&#160;&#160;0x000004C2</td></tr>
<tr class="separator:a39fc34a589664c8679c62bc9a5ba8072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7650b915b9f57916d2d797cc5a5f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a5a7650b915b9f57916d2d797cc5a5f19">MSR_IA32_A_PMC2</a>&#160;&#160;&#160;0x000004C3</td></tr>
<tr class="separator:a5a7650b915b9f57916d2d797cc5a5f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28fdbc3a066b51cc33b0572dde6ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa28fdbc3a066b51cc33b0572dde6ebe9">MSR_IA32_A_PMC3</a>&#160;&#160;&#160;0x000004C4</td></tr>
<tr class="separator:aa28fdbc3a066b51cc33b0572dde6ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10b93ae79e6d116336a644b8714d90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac10b93ae79e6d116336a644b8714d90c">MSR_IA32_A_PMC4</a>&#160;&#160;&#160;0x000004C5</td></tr>
<tr class="separator:ac10b93ae79e6d116336a644b8714d90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ebfd0d7b9f28e5a5070f5440f3032f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a19ebfd0d7b9f28e5a5070f5440f3032f">MSR_IA32_A_PMC5</a>&#160;&#160;&#160;0x000004C6</td></tr>
<tr class="separator:a19ebfd0d7b9f28e5a5070f5440f3032f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe69ddefbc44dd7606ca8037f962b5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abe69ddefbc44dd7606ca8037f962b5e2">MSR_IA32_A_PMC6</a>&#160;&#160;&#160;0x000004C7</td></tr>
<tr class="separator:abe69ddefbc44dd7606ca8037f962b5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9817555155d66f4f0f34c46befc9e1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9817555155d66f4f0f34c46befc9e1ae">MSR_IA32_A_PMC7</a>&#160;&#160;&#160;0x000004C8</td></tr>
<tr class="separator:a9817555155d66f4f0f34c46befc9e1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a681e8ea22bd926e963104e5df54dc352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>&#160;&#160;&#160;0x00000580</td></tr>
<tr class="separator:a681e8ea22bd926e963104e5df54dc352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade91fff88b7309fdab5d4969b6782232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ade91fff88b7309fdab5d4969b6782232">MSR_IA32_RTIT_ADDR1_A</a>&#160;&#160;&#160;0x00000582</td></tr>
<tr class="separator:ade91fff88b7309fdab5d4969b6782232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e123e9f7356d9b5eddcd65a83158ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a0e123e9f7356d9b5eddcd65a83158ca6">MSR_IA32_RTIT_ADDR2_A</a>&#160;&#160;&#160;0x00000584</td></tr>
<tr class="separator:a0e123e9f7356d9b5eddcd65a83158ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78dfd655cde6f4f9070bc7885b67b080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a78dfd655cde6f4f9070bc7885b67b080">MSR_IA32_RTIT_ADDR3_A</a>&#160;&#160;&#160;0x00000586</td></tr>
<tr class="separator:a78dfd655cde6f4f9070bc7885b67b080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a909ff074a6bca83d703cc1d928cf1545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>&#160;&#160;&#160;0x00000581</td></tr>
<tr class="separator:a909ff074a6bca83d703cc1d928cf1545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d56fa3eedc58d1cae29efe4094233c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a39d56fa3eedc58d1cae29efe4094233c">MSR_IA32_RTIT_ADDR1_B</a>&#160;&#160;&#160;0x00000583</td></tr>
<tr class="separator:a39d56fa3eedc58d1cae29efe4094233c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0cc8182826d4c33307421333d027c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ac0cc8182826d4c33307421333d027c1c">MSR_IA32_RTIT_ADDR2_B</a>&#160;&#160;&#160;0x00000585</td></tr>
<tr class="separator:ac0cc8182826d4c33307421333d027c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a15f29c80580ebfb60e93eb8b54d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#ad5a15f29c80580ebfb60e93eb8b54d3e">MSR_IA32_RTIT_ADDR3_B</a>&#160;&#160;&#160;0x00000587</td></tr>
<tr class="separator:ad5a15f29c80580ebfb60e93eb8b54d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a48e8ae91ee2883d8efae55a3a3ef3ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>&#160;&#160;&#160;0x00000810</td></tr>
<tr class="separator:a48e8ae91ee2883d8efae55a3a3ef3ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a67e9614aadb4514362a308d7283f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a28a67e9614aadb4514362a308d7283f9">MSR_IA32_X2APIC_ISR1</a>&#160;&#160;&#160;0x00000811</td></tr>
<tr class="separator:a28a67e9614aadb4514362a308d7283f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36788eb87a384cbc1c5231d8ebafbc77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a36788eb87a384cbc1c5231d8ebafbc77">MSR_IA32_X2APIC_ISR2</a>&#160;&#160;&#160;0x00000812</td></tr>
<tr class="separator:a36788eb87a384cbc1c5231d8ebafbc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf41bc5260954fb4178f45e57056e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#accf41bc5260954fb4178f45e57056e97">MSR_IA32_X2APIC_ISR3</a>&#160;&#160;&#160;0x00000813</td></tr>
<tr class="separator:accf41bc5260954fb4178f45e57056e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ecd29c78845bc0d7f33550af48b6d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a3ecd29c78845bc0d7f33550af48b6d0d">MSR_IA32_X2APIC_ISR4</a>&#160;&#160;&#160;0x00000814</td></tr>
<tr class="separator:a3ecd29c78845bc0d7f33550af48b6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605d8dc9dcac96df35a24a1cbfa07f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a605d8dc9dcac96df35a24a1cbfa07f5f">MSR_IA32_X2APIC_ISR5</a>&#160;&#160;&#160;0x00000815</td></tr>
<tr class="separator:a605d8dc9dcac96df35a24a1cbfa07f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeff594059828417081d57c5da353752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adeff594059828417081d57c5da353752">MSR_IA32_X2APIC_ISR6</a>&#160;&#160;&#160;0x00000816</td></tr>
<tr class="separator:adeff594059828417081d57c5da353752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9f798b9279d3f8faae1a5d9e68de60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a4b9f798b9279d3f8faae1a5d9e68de60">MSR_IA32_X2APIC_ISR7</a>&#160;&#160;&#160;0x00000817</td></tr>
<tr class="separator:a4b9f798b9279d3f8faae1a5d9e68de60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:adabfe8e30726e833d9f66088c30c54ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>&#160;&#160;&#160;0x00000818</td></tr>
<tr class="separator:adabfe8e30726e833d9f66088c30c54ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c812096802419b161ca8611ac6693a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a29c812096802419b161ca8611ac6693a">MSR_IA32_X2APIC_TMR1</a>&#160;&#160;&#160;0x00000819</td></tr>
<tr class="separator:a29c812096802419b161ca8611ac6693a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71259232b31f426f687e0214823654fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a71259232b31f426f687e0214823654fc">MSR_IA32_X2APIC_TMR2</a>&#160;&#160;&#160;0x0000081A</td></tr>
<tr class="separator:a71259232b31f426f687e0214823654fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e1992759763ad03f633c246d8c93e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a50e1992759763ad03f633c246d8c93e5">MSR_IA32_X2APIC_TMR3</a>&#160;&#160;&#160;0x0000081B</td></tr>
<tr class="separator:a50e1992759763ad03f633c246d8c93e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1d271f7645cfc14116b20b5756df79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a8d1d271f7645cfc14116b20b5756df79">MSR_IA32_X2APIC_TMR4</a>&#160;&#160;&#160;0x0000081C</td></tr>
<tr class="separator:a8d1d271f7645cfc14116b20b5756df79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e87efd19a4d51c4791afa0b7aab431b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6e87efd19a4d51c4791afa0b7aab431b">MSR_IA32_X2APIC_TMR5</a>&#160;&#160;&#160;0x0000081D</td></tr>
<tr class="separator:a6e87efd19a4d51c4791afa0b7aab431b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52be9b8dc26913ec58d25c955d1b744a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a52be9b8dc26913ec58d25c955d1b744a">MSR_IA32_X2APIC_TMR6</a>&#160;&#160;&#160;0x0000081E</td></tr>
<tr class="separator:a52be9b8dc26913ec58d25c955d1b744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce853afffc289961d70fcfc84eb0d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9ce853afffc289961d70fcfc84eb0d99">MSR_IA32_X2APIC_TMR7</a>&#160;&#160;&#160;0x0000081F</td></tr>
<tr class="separator:a9ce853afffc289961d70fcfc84eb0d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a9f9d6707ac7e55111b34e57c2ba7a171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>&#160;&#160;&#160;0x00000820</td></tr>
<tr class="separator:a9f9d6707ac7e55111b34e57c2ba7a171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2c0fd1c0bd3b301aed21560e600ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aad2c0fd1c0bd3b301aed21560e600ba8">MSR_IA32_X2APIC_IRR1</a>&#160;&#160;&#160;0x00000821</td></tr>
<tr class="separator:aad2c0fd1c0bd3b301aed21560e600ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7528b03beeb8aef4154d3d44b2574f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7528b03beeb8aef4154d3d44b2574f25">MSR_IA32_X2APIC_IRR2</a>&#160;&#160;&#160;0x00000822</td></tr>
<tr class="separator:a7528b03beeb8aef4154d3d44b2574f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6c2b85e473b25eba8bc88ee9718bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#abf6c2b85e473b25eba8bc88ee9718bee">MSR_IA32_X2APIC_IRR3</a>&#160;&#160;&#160;0x00000823</td></tr>
<tr class="separator:abf6c2b85e473b25eba8bc88ee9718bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70180667a91adbb8d187bde6b50a4155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a70180667a91adbb8d187bde6b50a4155">MSR_IA32_X2APIC_IRR4</a>&#160;&#160;&#160;0x00000824</td></tr>
<tr class="separator:a70180667a91adbb8d187bde6b50a4155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6218de08aaffb733f046dadca5d1aeba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a6218de08aaffb733f046dadca5d1aeba">MSR_IA32_X2APIC_IRR5</a>&#160;&#160;&#160;0x00000825</td></tr>
<tr class="separator:a6218de08aaffb733f046dadca5d1aeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc468753ab05a986a9dba4be7d182dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a7dc468753ab05a986a9dba4be7d182dd">MSR_IA32_X2APIC_IRR6</a>&#160;&#160;&#160;0x00000826</td></tr>
<tr class="separator:a7dc468753ab05a986a9dba4be7d182dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e805194e9c19d520a369fdb9c15e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#aa9e805194e9c19d520a369fdb9c15e79">MSR_IA32_X2APIC_IRR7</a>&#160;&#160;&#160;0x00000827</td></tr>
<tr class="separator:aa9e805194e9c19d520a369fdb9c15e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a73105c448a0a791cbb99585f21e99006"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006">RTIT_TOPA_MEMORY_SIZE</a> { <br/>
&#160;&#160;<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a969304096795ae3a7ed07a206cd2b5c4">RtitTopaMemorySize4K</a> = 0, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a35e0246ed56985ac870d346bdb1071d5">RtitTopaMemorySize8K</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006af7743499570ab31416f0c9597296b5ca">RtitTopaMemorySize16K</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a18db3b48e4b3f427ec8644b2bea9baf3">RtitTopaMemorySize32K</a>, 
<br/>
&#160;&#160;<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a2d071949fae5f186a40795b97209b737">RtitTopaMemorySize64K</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a23d2421d1fc4419c7069d3227bb74bf6">RtitTopaMemorySize128K</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a2d04f61f98c999f7163bf3096fb2b875">RtitTopaMemorySize256K</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a873d2bc3c84d5d53a04fab0dc4dd7c29">RtitTopaMemorySize512K</a>, 
<br/>
&#160;&#160;<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a7262c78b9171bdf53c10040f32a6afbc">RtitTopaMemorySize1M</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006ab652193d1f010797ab33ebda7d228532">RtitTopaMemorySize2M</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006ac9d0bf0498b5f28f434905abbbf20301">RtitTopaMemorySize4M</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a3e28bf387eb61798d8d48e64624c7c49">RtitTopaMemorySize8M</a>, 
<br/>
&#160;&#160;<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006a144aee07e951ccafe561dcbc9d024629">RtitTopaMemorySize16M</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006ac641ffc9c2b6279fb2266cf34aee7124">RtitTopaMemorySize32M</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006aae92d2a923c193b504c7589f6bd941ee">RtitTopaMemorySize64M</a>, 
<a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006acc090bde45c7d3c8d8361ec25c672d65">RtitTopaMemorySize128M</a>
<br/>
 }</td></tr>
<tr class="separator:a73105c448a0a791cbb99585f21e99006"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Intel Architectural MSR Definitions.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a4c8f6b7a5d5533db55df6e0df2ac81ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC0&#160;&#160;&#160;0x000004C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39fc34a589664c8679c62bc9a5ba8072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC1&#160;&#160;&#160;0x000004C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5a7650b915b9f57916d2d797cc5a5f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC2&#160;&#160;&#160;0x000004C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa28fdbc3a066b51cc33b0572dde6ebe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC3&#160;&#160;&#160;0x000004C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac10b93ae79e6d116336a644b8714d90c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC4&#160;&#160;&#160;0x000004C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a19ebfd0d7b9f28e5a5070f5440f3032f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC5&#160;&#160;&#160;0x000004C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abe69ddefbc44dd7606ca8037f962b5e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC6&#160;&#160;&#160;0x000004C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9817555155d66f4f0f34c46befc9e1ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_A_PMC7&#160;&#160;&#160;0x000004C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full Width Writable IA32_PMCn Alias (R/W). (If CPUID.0AH: EAX[15:8] &gt; n) &amp;&amp; IA32_PERF_CAPABILITIES[ 13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_A_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4c8f6b7a5d5533db55df6e0df2ac81ce">MSR_IA32_A_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_A_PMC0 is defined as IA32_A_PMC0 in SDM. MSR_IA32_A_PMC1 is defined as IA32_A_PMC1 in SDM. MSR_IA32_A_PMC2 is defined as IA32_A_PMC2 in SDM. MSR_IA32_A_PMC3 is defined as IA32_A_PMC3 in SDM. MSR_IA32_A_PMC4 is defined as IA32_A_PMC4 in SDM. MSR_IA32_A_PMC5 is defined as IA32_A_PMC5 in SDM. MSR_IA32_A_PMC6 is defined as IA32_A_PMC6 in SDM. MSR_IA32_A_PMC7 is defined as IA32_A_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf9301a753a554f44762c15b9622b2fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_APERF&#160;&#160;&#160;0x000000E8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Actual Performance Clock Counter (R/Write to clear). If CPUID.06H: ECX[0] =</p>
<ol type="1">
<li>C0_ACNT: C0 Actual Frequency Clock Count Accumulates core clock counts at the coordinated clock frequency, when the logical processor is in C0. Cleared upon overflow / wrap-around of IA32_MPERF.</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_APERF (0x000000E8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adf9301a753a554f44762c15b9622b2fc">MSR_IA32_APERF</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adf9301a753a554f44762c15b9622b2fc">MSR_IA32_APERF</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_APERF is defined as IA32_APERF in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a49318f6758d72a0279797a7821f95ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_APIC_BASE&#160;&#160;&#160;0x0000001B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_APIC_BASE (0x0000001B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_APIC_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_APIC_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_APIC_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html#ab5175fcce02704641468e867cb674af1">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a49318f6758d72a0279797a7821f95ff0">MSR_IA32_APIC_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a49318f6758d72a0279797a7821f95ff0">MSR_IA32_APIC_BASE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html#ab5175fcce02704641468e867cb674af1">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_APIC_BASE is defined as IA32_APIC_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d438170685832bc8e8fbcda8383c0cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_BIOS_SIGN_ID&#160;&#160;&#160;0x0000008B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIOS Update Signature (RO) Returns the microcode update signature following the execution of CPUID.01H. A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits. Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_BIOS_SIGN_ID (0x0000008B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___b_i_o_s___s_i_g_n___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_BIOS_SIGN_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___b_i_o_s___s_i_g_n___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_BIOS_SIGN_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___b_i_o_s___s_i_g_n___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_BIOS_SIGN_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___b_i_o_s___s_i_g_n___i_d___r_e_g_i_s_t_e_r.html#a9bc82ff48386751395ee024236b54483">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7d438170685832bc8e8fbcda8383c0cc">MSR_IA32_BIOS_SIGN_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_BIOS_SIGN_ID is defined as IA32_BIOS_SIGN_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0ebe10b7a58eb57efa4a7725be489fa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_BIOS_UPDT_TRIG&#160;&#160;&#160;0x00000079</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIOS Update Trigger (W) Executing a WRMSR instruction to this MSR causes a microcode update to be loaded into the processor. See Section 9.11.6, "Microcode Update Loader." A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits. Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_BIOS_UPDT_TRIG (0x00000079) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0ebe10b7a58eb57efa4a7725be489fa8">MSR_IA32_BIOS_UPDT_TRIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_BIOS_UPDT_TRIG is defined as IA32_BIOS_UPDT_TRIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad142a435a1865a832c531d116078e3b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_BNDCFGS&#160;&#160;&#160;0x00000D90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supervisor State of MPX Configuration. (R/W). If (CPUID.(EAX=07H, ECX=0H):EBX[14] = 1).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_BNDCFGS (0x00000D90) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___b_n_d_c_f_g_s___r_e_g_i_s_t_e_r.html">MSR_IA32_BNDCFGS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___b_n_d_c_f_g_s___r_e_g_i_s_t_e_r.html">MSR_IA32_BNDCFGS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___b_n_d_c_f_g_s___r_e_g_i_s_t_e_r.html">MSR_IA32_BNDCFGS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___b_n_d_c_f_g_s___r_e_g_i_s_t_e_r.html#ae47e948e36afda74db98dc207c34ac6c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad142a435a1865a832c531d116078e3b7">MSR_IA32_BNDCFGS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad142a435a1865a832c531d116078e3b7">MSR_IA32_BNDCFGS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___b_n_d_c_f_g_s___r_e_g_i_s_t_e_r.html#ae47e948e36afda74db98dc207c34ac6c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_BNDCFGS is defined as IA32_BNDCFGS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7278a19fbdab223da3bfceb1cb942102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_CLOCK_MODULATION&#160;&#160;&#160;0x0000019A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Modulation Control (R/W) See Section 14.7.3, "Software Controlled
Clock Modulation.". If CPUID.01H:EDX[22] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_CLOCK_MODULATION (0x0000019A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___c_l_o_c_k___m_o_d_u_l_a_t_i_o_n___r_e_g_i_s_t_e_r.html">MSR_IA32_CLOCK_MODULATION_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___c_l_o_c_k___m_o_d_u_l_a_t_i_o_n___r_e_g_i_s_t_e_r.html">MSR_IA32_CLOCK_MODULATION_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___c_l_o_c_k___m_o_d_u_l_a_t_i_o_n___r_e_g_i_s_t_e_r.html">MSR_IA32_CLOCK_MODULATION_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___c_l_o_c_k___m_o_d_u_l_a_t_i_o_n___r_e_g_i_s_t_e_r.html#a6bc1007df240b0e1b538637ad19defa8">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7278a19fbdab223da3bfceb1cb942102">MSR_IA32_CLOCK_MODULATION</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7278a19fbdab223da3bfceb1cb942102">MSR_IA32_CLOCK_MODULATION</a>, Msr.<a class="code" href="union_m_s_r___i_a32___c_l_o_c_k___m_o_d_u_l_a_t_i_o_n___r_e_g_i_s_t_e_r.html#a6bc1007df240b0e1b538637ad19defa8">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_CLOCK_MODULATION is defined as IA32_CLOCK_MODULATION in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a74af91ab3cd49a8c8e5ac7584043d09c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_CPU_DCA_CAP&#160;&#160;&#160;0x000001F9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If set, CPU supports Prefetch-Hint type. If CPUID.01H: ECX[18] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_CPU_DCA_CAP (0x000001F9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a74af91ab3cd49a8c8e5ac7584043d09c">MSR_IA32_CPU_DCA_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a74af91ab3cd49a8c8e5ac7584043d09c">MSR_IA32_CPU_DCA_CAP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_CPU_DCA_CAP is defined as IA32_CPU_DCA_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1724a1e07d374bdd69d9e274df357e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_CSTAR&#160;&#160;&#160;0xC0000083</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA-32e Mode System Call Target Address (R/W) Not used, as the SYSCALL instruction is not recognized in compatibility mode. If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_CSTAR (0xC0000083) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1724a1e07d374bdd69d9e274df357e19">MSR_IA32_CSTAR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1724a1e07d374bdd69d9e274df357e19">MSR_IA32_CSTAR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_CSTAR is defined as IA32_CSTAR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aedff52d14f4fc0bf5f240c71c01f2c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_DCA_0_CAP&#160;&#160;&#160;0x000001FA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCA type 0 Status and Control register. If CPUID.01H: ECX[18] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_DCA_0_CAP (0x000001FA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___d_c_a__0___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_DCA_0_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___d_c_a__0___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_DCA_0_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___d_c_a__0___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_DCA_0_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___d_c_a__0___c_a_p___r_e_g_i_s_t_e_r.html#aded4e8dbeeeae0de871360163b2c2645">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aedff52d14f4fc0bf5f240c71c01f2c97">MSR_IA32_DCA_0_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aedff52d14f4fc0bf5f240c71c01f2c97">MSR_IA32_DCA_0_CAP</a>, Msr.<a class="code" href="union_m_s_r___i_a32___d_c_a__0___c_a_p___r_e_g_i_s_t_e_r.html#aded4e8dbeeeae0de871360163b2c2645">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_DCA_0_CAP is defined as IA32_DCA_0_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1c0d7e1556735c2a5db38fc56fb2e98b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_DEBUG_INTERFACE&#160;&#160;&#160;0x00000C80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Silicon Debug Feature Control (R/W). If CPUID.01H:ECX.[11] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_DEBUG_INTERFACE (0x00000C80) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___d_e_b_u_g___i_n_t_e_r_f_a_c_e___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUG_INTERFACE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___d_e_b_u_g___i_n_t_e_r_f_a_c_e___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUG_INTERFACE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___d_e_b_u_g___i_n_t_e_r_f_a_c_e___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUG_INTERFACE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___d_e_b_u_g___i_n_t_e_r_f_a_c_e___r_e_g_i_s_t_e_r.html#aee60606b4673eb3aa1413bf3059da08e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1c0d7e1556735c2a5db38fc56fb2e98b">MSR_IA32_DEBUG_INTERFACE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1c0d7e1556735c2a5db38fc56fb2e98b">MSR_IA32_DEBUG_INTERFACE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___d_e_b_u_g___i_n_t_e_r_f_a_c_e___r_e_g_i_s_t_e_r.html#aee60606b4673eb3aa1413bf3059da08e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_DEBUG_INTERFACE is defined as IA32_DEBUG_INTERFACE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a45da2182160c6014f230b9f4b416c50d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_DEBUGCTL&#160;&#160;&#160;0x000001D9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace/Profile Resource Control (R/W). Introduced at Display Family / Display Model 06_0EH.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_DEBUGCTL (0x000001D9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___d_e_b_u_g_c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUGCTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___d_e_b_u_g_c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUGCTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___d_e_b_u_g_c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_DEBUGCTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___d_e_b_u_g_c_t_l___r_e_g_i_s_t_e_r.html#ace17b3b928fe41afa3e9e4a7b334e23d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a45da2182160c6014f230b9f4b416c50d">MSR_IA32_DEBUGCTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a45da2182160c6014f230b9f4b416c50d">MSR_IA32_DEBUGCTL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___d_e_b_u_g_c_t_l___r_e_g_i_s_t_e_r.html#ace17b3b928fe41afa3e9e4a7b334e23d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_DEBUGCTL is defined as IA32_DEBUGCTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adec362cd65b158976f5c1643b8613b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_DS_AREA&#160;&#160;&#160;0x00000600</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DS Save Area (R/W) Points to the linear address of the first byte of the DS buffer management area, which is used to manage the BTS and PEBS buffers. See Section 18.6.3.4, "Debug Store (DS) Mechanism.". If( CPUID.01H:EDX.DS[21] = 1. The linear address of the first byte of the DS buffer management area, if IA-32e mode is active.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_DS_AREA (0x00000600) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type MSR_IA32_DS_AREA_REGISTER. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type MSR_IA32_DS_AREA_REGISTER.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adec362cd65b158976f5c1643b8613b6d">MSR_IA32_DS_AREA</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adec362cd65b158976f5c1643b8613b6d">MSR_IA32_DS_AREA</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_DS_AREA is defined as IA32_DS_AREA in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9a3b2cf99690dc03b6d5701b4091b5bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_EFER&#160;&#160;&#160;0xC0000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended Feature Enables. If ( CPUID.80000001H:EDX.[2 0] CPUID.80000001H:EDX.[2 9]).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_EFER (0xC0000080) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_IA32_EFER_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_IA32_EFER_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_IA32_EFER_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html#a49ca4293ee3f6a96818e5d1dee7d35a9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9a3b2cf99690dc03b6d5701b4091b5bc">MSR_IA32_EFER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9a3b2cf99690dc03b6d5701b4091b5bc">MSR_IA32_EFER</a>, Msr.<a class="code" href="union_m_s_r___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html#a49ca4293ee3f6a96818e5d1dee7d35a9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_EFER is defined as IA32_EFER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae59a9c85712f8db5303c32ed643cb780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_ENERGY_PERF_BIAS&#160;&#160;&#160;0x000001B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performance Energy Bias Hint (R/W). if CPUID.6H:ECX[3] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_ENERGY_PERF_BIAS (0x000001B0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___e_n_e_r_g_y___p_e_r_f___b_i_a_s___r_e_g_i_s_t_e_r.html">MSR_IA32_ENERGY_PERF_BIAS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___e_n_e_r_g_y___p_e_r_f___b_i_a_s___r_e_g_i_s_t_e_r.html">MSR_IA32_ENERGY_PERF_BIAS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___e_n_e_r_g_y___p_e_r_f___b_i_a_s___r_e_g_i_s_t_e_r.html">MSR_IA32_ENERGY_PERF_BIAS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___e_n_e_r_g_y___p_e_r_f___b_i_a_s___r_e_g_i_s_t_e_r.html#a2ac15e04e5541d5b3695630687d9d1f7">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae59a9c85712f8db5303c32ed643cb780">MSR_IA32_ENERGY_PERF_BIAS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae59a9c85712f8db5303c32ed643cb780">MSR_IA32_ENERGY_PERF_BIAS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___e_n_e_r_g_y___p_e_r_f___b_i_a_s___r_e_g_i_s_t_e_r.html#a2ac15e04e5541d5b3695630687d9d1f7">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_ENERGY_PERF_BIAS is defined as IA32_ENERGY_PERF_BIAS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae9d62350f8e099fc8b179db39eb10f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FEATURE_CONTROL&#160;&#160;&#160;0x0000003A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Features in Intel 64 Processor (R/W). If any one enumeration condition for defined bit field holds.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FEATURE_CONTROL (0x0000003A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a1bd4fd96b62e01fa9c7e7c4873e50775">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae9d62350f8e099fc8b179db39eb10f6f">MSR_IA32_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae9d62350f8e099fc8b179db39eb10f6f">MSR_IA32_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a1bd4fd96b62e01fa9c7e7c4873e50775">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FEATURE_CONTROL is defined as IA32_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a519f56ee7284fe0cdc3f2e728f56819c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FIXED_CTR0&#160;&#160;&#160;0x00000309</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fixed-Function Performance Counter 0 (R/W): Counts Instr_Retired.Any. If CPUID.0AH: EDX[4:0] &gt; 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FIXED_CTR0 (0x00000309) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a519f56ee7284fe0cdc3f2e728f56819c">MSR_IA32_FIXED_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a519f56ee7284fe0cdc3f2e728f56819c">MSR_IA32_FIXED_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FIXED_CTR0 is defined as IA32_FIXED_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a64e4a3b889f3bda21138bac59dbc1eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FIXED_CTR1&#160;&#160;&#160;0x0000030A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fixed-Function Performance Counter 1 (R/W): Counts CPU_CLK_Unhalted.Core. If CPUID.0AH: EDX[4:0] &gt; 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FIXED_CTR1 (0x0000030A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a64e4a3b889f3bda21138bac59dbc1eab">MSR_IA32_FIXED_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a64e4a3b889f3bda21138bac59dbc1eab">MSR_IA32_FIXED_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FIXED_CTR1 is defined as IA32_FIXED_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaf07d9d26f8ab2f3c241727746324bb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FIXED_CTR2&#160;&#160;&#160;0x0000030B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fixed-Function Performance Counter 2 (R/W): Counts CPU_CLK_Unhalted.Ref. If CPUID.0AH: EDX[4:0] &gt; 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FIXED_CTR2 (0x0000030B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaf07d9d26f8ab2f3c241727746324bb0">MSR_IA32_FIXED_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaf07d9d26f8ab2f3c241727746324bb0">MSR_IA32_FIXED_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FIXED_CTR2 is defined as IA32_FIXED_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5c42ed71d86c441254163323bb5486b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FIXED_CTR_CTRL&#160;&#160;&#160;0x0000038D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fixed-Function Performance Counter Control (R/W) Counter increments while the results of ANDing respective enable bit in IA32_PERF_GLOBAL_CTRL with the corresponding OS or USR bits in this MSR is true. If CPUID.0AH: EAX[7:0] </p>
<blockquote class="doxtable">
<p>1.</p>
<p></p>
</blockquote>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FIXED_CTR_CTRL (0x0000038D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___f_i_x_e_d___c_t_r___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FIXED_CTR_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___f_i_x_e_d___c_t_r___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FIXED_CTR_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___f_i_x_e_d___c_t_r___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_FIXED_CTR_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___f_i_x_e_d___c_t_r___c_t_r_l___r_e_g_i_s_t_e_r.html#a4470d96194bc82bb46de278e335f60e3">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a5c42ed71d86c441254163323bb5486b3">MSR_IA32_FIXED_CTR_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a5c42ed71d86c441254163323bb5486b3">MSR_IA32_FIXED_CTR_CTRL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___f_i_x_e_d___c_t_r___c_t_r_l___r_e_g_i_s_t_e_r.html#a4470d96194bc82bb46de278e335f60e3">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FIXED_CTR_CTRL is defined as IA32_FIXED_CTR_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aebe8df606f151ff9c50e1f10ca61fc6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FMASK&#160;&#160;&#160;0xC0000084</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Call Flag Mask (R/W). If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FMASK (0xC0000084) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aebe8df606f151ff9c50e1f10ca61fc6c">MSR_IA32_FMASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aebe8df606f151ff9c50e1f10ca61fc6c">MSR_IA32_FMASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FMASK is defined as IA32_FMASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abe426eea47f910509a34a23943b9d24d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_FS_BASE&#160;&#160;&#160;0xC0000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Map of BASE Address of FS (R/W). If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_FS_BASE (0xC0000100) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abe426eea47f910509a34a23943b9d24d">MSR_IA32_FS_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abe426eea47f910509a34a23943b9d24d">MSR_IA32_FS_BASE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_FS_BASE is defined as IA32_FS_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7a2f66ec982fb429be42360a89cebb2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_GS_BASE&#160;&#160;&#160;0xC0000101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Map of BASE Address of GS (R/W). If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_GS_BASE (0xC0000101) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7a2f66ec982fb429be42360a89cebb2d">MSR_IA32_GS_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7a2f66ec982fb429be42360a89cebb2d">MSR_IA32_GS_BASE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_GS_BASE is defined as IA32_GS_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a33513b78ef4e07c9871584ae268338c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_HWP_CAPABILITIES&#160;&#160;&#160;0x00000771</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HWP Performance Range Enumeration (RO). If CPUID.06H:EAX.[7] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_HWP_CAPABILITIES (0x00000771) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_CAPABILITIES_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_CAPABILITIES_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___h_w_p___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_CAPABILITIES_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html#a3df924961caa46c58b945db60eec4081">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a33513b78ef4e07c9871584ae268338c1">MSR_IA32_HWP_CAPABILITIES</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_HWP_CAPABILITIES is defined as IA32_HWP_CAPABILITIES in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a525cd07bec32585282c6d1e7922cf342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_HWP_INTERRUPT&#160;&#160;&#160;0x00000773</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control HWP Native Interrupts (R/W). If CPUID.06H:EAX.[8] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_HWP_INTERRUPT (0x00000773) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_INTERRUPT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_INTERRUPT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___h_w_p___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_INTERRUPT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html#ac96fc93bdf8bfc84d5fd042a33bdd00f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a525cd07bec32585282c6d1e7922cf342">MSR_IA32_HWP_INTERRUPT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a525cd07bec32585282c6d1e7922cf342">MSR_IA32_HWP_INTERRUPT</a>, Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html#ac96fc93bdf8bfc84d5fd042a33bdd00f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_HWP_INTERRUPT is defined as IA32_HWP_INTERRUPT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af46d66bb8e4557951cd4b0711fe707b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_HWP_REQUEST&#160;&#160;&#160;0x00000774</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Management Control Hints to a Logical Processor (R/W). If CPUID.06H:EAX.[7] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_HWP_REQUEST (0x00000774) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___r_e_g_i_s_t_e_r.html#a11b54549ea40b2ea6fc13042c37fc9f6">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af46d66bb8e4557951cd4b0711fe707b9">MSR_IA32_HWP_REQUEST</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af46d66bb8e4557951cd4b0711fe707b9">MSR_IA32_HWP_REQUEST</a>, Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___r_e_g_i_s_t_e_r.html#a11b54549ea40b2ea6fc13042c37fc9f6">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_HWP_REQUEST is defined as IA32_HWP_REQUEST in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b7f55297558dbac7b497bfc2993bb3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_HWP_REQUEST_PKG&#160;&#160;&#160;0x00000772</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Management Control Hints for All Logical Processors in a Package (R/W). If CPUID.06H:EAX.[11] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_HWP_REQUEST_PKG (0x00000772) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___p_k_g___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_PKG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___p_k_g___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_PKG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___p_k_g___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_REQUEST_PKG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___p_k_g___r_e_g_i_s_t_e_r.html#af1698ca661ec38cc124e2d3d4fc7927a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6b7f55297558dbac7b497bfc2993bb3c">MSR_IA32_HWP_REQUEST_PKG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6b7f55297558dbac7b497bfc2993bb3c">MSR_IA32_HWP_REQUEST_PKG</a>, Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___r_e_q_u_e_s_t___p_k_g___r_e_g_i_s_t_e_r.html#af1698ca661ec38cc124e2d3d4fc7927a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_HWP_REQUEST_PKG is defined as IA32_HWP_REQUEST_PKG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a272a5d094efcc61c246ff03622dbe6aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_HWP_STATUS&#160;&#160;&#160;0x00000777</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Log bits indicating changes to Guaranteed &amp; excursions to Minimum (R/W). If CPUID.06H:EAX.[7] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_HWP_STATUS (0x00000777) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___h_w_p___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___h_w_p___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_HWP_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ad016abe39c8a715bdff35fb079057e06">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a272a5d094efcc61c246ff03622dbe6aa">MSR_IA32_HWP_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a272a5d094efcc61c246ff03622dbe6aa">MSR_IA32_HWP_STATUS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___h_w_p___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ad016abe39c8a715bdff35fb079057e06">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_HWP_STATUS is defined as IA32_HWP_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4ebbeaddb41475175247327827d023c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_KERNEL_GS_BASE&#160;&#160;&#160;0xC0000102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Swap Target of BASE Address of GS (R/W). If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_KERNEL_GS_BASE (0xC0000102) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4ebbeaddb41475175247327827d023c5">MSR_IA32_KERNEL_GS_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4ebbeaddb41475175247327827d023c5">MSR_IA32_KERNEL_GS_BASE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_KERNEL_GS_BASE is defined as IA32_KERNEL_GS_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8607322a55bddcdd2e0411fa1b0a2644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_L2_QOS_CFG&#160;&#160;&#160;0x00000C82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2 QOS Configuration (R/W). If ( CPUID.(EAX=10H, ECX=2):ECX.[2] = 1 ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_L2_QOS_CFG (0x00000C82) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___l2___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L2_QOS_CFG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___l2___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L2_QOS_CFG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___l2___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L2_QOS_CFG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___l2___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html#abd9ddc57f5b5126aed82c9b44e7ce7c0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a8607322a55bddcdd2e0411fa1b0a2644">MSR_IA32_L2_QOS_CFG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a8607322a55bddcdd2e0411fa1b0a2644">MSR_IA32_L2_QOS_CFG</a>, Msr.<a class="code" href="union_m_s_r___i_a32___l2___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html#abd9ddc57f5b5126aed82c9b44e7ce7c0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_L2_QOS_CFG is defined as IA32_L2_QOS_CFG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a293e36635711dc73843c100405512a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_L3_QOS_CFG&#160;&#160;&#160;0x00000C81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L3 QOS Configuration (R/W). If ( CPUID.(EAX=10H, ECX=1):ECX.[2] = 1 ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_L3_QOS_CFG (0x00000C81) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L3_QOS_CFG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L3_QOS_CFG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_IA32_L3_QOS_CFG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html#a2e6802bc4cb8632f4a63d575bf922c68">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a293e36635711dc73843c100405512a33">MSR_IA32_L3_QOS_CFG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a293e36635711dc73843c100405512a33">MSR_IA32_L3_QOS_CFG</a>, Msr.<a class="code" href="union_m_s_r___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html#a2e6802bc4cb8632f4a63d575bf922c68">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_L3_QOS_CFG is defined as IA32_L3_QOS_CFG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a007866f222878ae483db5dc41602ff54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_LSTAR&#160;&#160;&#160;0xC0000082</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA-32e Mode System Call Target Address (R/W). If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_LSTAR (0xC0000082) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a007866f222878ae483db5dc41602ff54">MSR_IA32_LSTAR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a007866f222878ae483db5dc41602ff54">MSR_IA32_LSTAR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_LSTAR is defined as IA32_LSTAR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aadff6693ab6c19b661e675a7e1aca316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC0_ADDR&#160;&#160;&#160;0x00000402</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2745673ef3507e49978f4f059aff1bb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC0_CTL&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9dffdecdc148cf9730db5f6ee532c278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC0_CTL2&#160;&#160;&#160;0x00000280</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a952dccc238abe252a6e2cb91ee88e0e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC0_MISC&#160;&#160;&#160;0x00000403</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a114cba2e58a081a03f7ee7cd42b1b2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC0_STATUS&#160;&#160;&#160;0x00000401</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2ead67859a8dee138ff0a78c20e8d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC10_ADDR&#160;&#160;&#160;0x0000042A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a116a7a0deff8ca13a9bf227bd59bb029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC10_CTL&#160;&#160;&#160;0x00000428</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3568c0879dec95be8429ef4be39602c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC10_CTL2&#160;&#160;&#160;0x0000028A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5935c274c37b32843711939c80342889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC10_MISC&#160;&#160;&#160;0x0000042B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5063d946b60eaf39da5a06f0e7c50fd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC10_STATUS&#160;&#160;&#160;0x00000429</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc11552aa58368cde02a818be7b9dc5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC11_ADDR&#160;&#160;&#160;0x0000042E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ae4a44e982c5308ff4a143267b3e803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC11_CTL&#160;&#160;&#160;0x0000042C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac4b115255b234e687295667996b4cd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC11_CTL2&#160;&#160;&#160;0x0000028B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1f15bcc0b0107269696c1fa0539d2ef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC11_MISC&#160;&#160;&#160;0x0000042F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad75198ef4de9d7b72f793fbc41621e0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC11_STATUS&#160;&#160;&#160;0x0000042D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3e3b3aa02bf4b2b809be0dc29f77da3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC12_ADDR&#160;&#160;&#160;0x00000432</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaa56fc6d740c4673df9dc8775ce82df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC12_CTL&#160;&#160;&#160;0x00000430</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a44be4109dc53fd499dd6c8768fe27510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC12_CTL2&#160;&#160;&#160;0x0000028C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7cf13973813e55f5c252f619cccc6a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC12_MISC&#160;&#160;&#160;0x00000433</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7127348a6a62dabbadb02fb2ace7c04e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC12_STATUS&#160;&#160;&#160;0x00000431</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a83eb86dd18969404d191db3a85131966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC13_ADDR&#160;&#160;&#160;0x00000436</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8633a0919aadbc15dced7abd02aa98fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC13_CTL&#160;&#160;&#160;0x00000434</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a70a10a3abddaaed7b37ee6f4bc806e18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC13_CTL2&#160;&#160;&#160;0x0000028D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a965661e3ddaaad74085d227b5fc9e754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC13_MISC&#160;&#160;&#160;0x00000437</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afa82377d091d6fc8735a8045f2b7b61b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC13_STATUS&#160;&#160;&#160;0x00000435</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a537743965bade3f082a6f74347f2be37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC14_ADDR&#160;&#160;&#160;0x0000043A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad5547b06ccc1d4bfaf590c7fc9fa2db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC14_CTL&#160;&#160;&#160;0x00000438</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a22aece25a2dad9b8020a31e5f50801cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC14_CTL2&#160;&#160;&#160;0x0000028E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeaca0db90a9c976c8b164dd5cec9e070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC14_MISC&#160;&#160;&#160;0x0000043B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2f4a6e253951615c36c7ea15f49851a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC14_STATUS&#160;&#160;&#160;0x00000439</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a89612ce5b0b51bf4984e923c734d99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC15_ADDR&#160;&#160;&#160;0x0000043E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc876144e2c61850a308f0cc61a7059d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC15_CTL&#160;&#160;&#160;0x0000043C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a81f0d06c723576dd07dccd649b7575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC15_CTL2&#160;&#160;&#160;0x0000028F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa229ef2dce6ed4e86049ad4deb41b156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC15_MISC&#160;&#160;&#160;0x0000043F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a010ff1ac4aea95983f564a3f2276fbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC15_STATUS&#160;&#160;&#160;0x0000043D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a68b03eb34d61a723388529da733af853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC16_ADDR&#160;&#160;&#160;0x00000442</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a42d1e3dc5c5a330b12b6007129ee86fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC16_CTL&#160;&#160;&#160;0x00000440</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7347b00b89e1bafb433ec21f25b8e6dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC16_CTL2&#160;&#160;&#160;0x00000290</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acfc3241f4b260893207188da14517c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC16_MISC&#160;&#160;&#160;0x00000443</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a697fc56b18fdd12f5446f5f7a9d668b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC16_STATUS&#160;&#160;&#160;0x00000441</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="add47306c11a011cb442210e036e2dcb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC17_ADDR&#160;&#160;&#160;0x00000446</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4a139079d8ef2b6485e6549f02e3086e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC17_CTL&#160;&#160;&#160;0x00000444</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a92df65b91b00783b086fec14b8e065cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC17_CTL2&#160;&#160;&#160;0x00000291</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a955d2024e752c559db48e620b4319f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC17_MISC&#160;&#160;&#160;0x00000447</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5fdea006935bfc165baab65903b7b1cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC17_STATUS&#160;&#160;&#160;0x00000445</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a21e8f005e209d0badb24e33746a0edd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC18_ADDR&#160;&#160;&#160;0x0000044A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa420a4d97fd6d0b891e014b5a7b6a047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC18_CTL&#160;&#160;&#160;0x00000448</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e7eb771c0c23059a1d12cb858ccbd8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC18_CTL2&#160;&#160;&#160;0x00000292</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af54fcadb57603af68c6b1e787bedda08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC18_MISC&#160;&#160;&#160;0x0000044B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b57267ce375df41bbf32a42b141b972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC18_STATUS&#160;&#160;&#160;0x00000449</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a046420755d19b1b69061b19c51c48d17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC19_ADDR&#160;&#160;&#160;0x0000044E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8f0c36ed9c48cd91e62d3aaf96bf5400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC19_CTL&#160;&#160;&#160;0x0000044C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af065be11933d88a0979c852c0e877ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC19_CTL2&#160;&#160;&#160;0x00000293</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a82a743e229a7a8f6f55bb4502115be6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC19_MISC&#160;&#160;&#160;0x0000044F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a082bc49a3b9c3c063b0b44a2d5185c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC19_STATUS&#160;&#160;&#160;0x0000044D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab3b2b446e57511ec1172d21e4992467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC1_ADDR&#160;&#160;&#160;0x00000406</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaf0d89dadd14e74d1059ad04b03c640f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC1_CTL&#160;&#160;&#160;0x00000404</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a01ca1d99c7e9e7b28a5044f6293e37bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC1_CTL2&#160;&#160;&#160;0x00000281</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abaeafa8e6f36d8f6dd54179fb10f2fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC1_MISC&#160;&#160;&#160;0x00000407</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa03b7c954e0bbbc3e7c8391ea0b37218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC1_STATUS&#160;&#160;&#160;0x00000405</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab11ebb743388c25540d0a27f89dc0c19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC20_ADDR&#160;&#160;&#160;0x00000452</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aefd98bb843ed196ab2f8c9fedc328a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC20_CTL&#160;&#160;&#160;0x00000450</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aafb378bee2007de5ed7c081073fa83bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC20_CTL2&#160;&#160;&#160;0x00000294</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ef833ebfcd22bbcea86da3b2633b01c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC20_MISC&#160;&#160;&#160;0x00000453</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e3aafe7c92a526f86d32b46025e1826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC20_STATUS&#160;&#160;&#160;0x00000451</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab55dc0475acb240ac2d60942af0b8897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC21_ADDR&#160;&#160;&#160;0x00000456</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aca50101f0822d78f7ca00cece60f183c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC21_CTL&#160;&#160;&#160;0x00000454</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1291058808bccd3ab70d66d6c1948453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC21_CTL2&#160;&#160;&#160;0x00000295</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a83bc85f20ca92a5ac7fba91dd6fc2195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC21_MISC&#160;&#160;&#160;0x00000457</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a961ead00527df51363ab785fa931a6e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC21_STATUS&#160;&#160;&#160;0x00000455</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48b30282e290e2a64dbde9eb98288b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC22_ADDR&#160;&#160;&#160;0x0000045A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aff40b9fa56e2e9d40189222d247ca8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC22_CTL&#160;&#160;&#160;0x00000458</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9df2504e8e3c8c57c102a6da508eb20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC22_CTL2&#160;&#160;&#160;0x00000296</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b1a1ea0aa2006473d704a98b2775f8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC22_MISC&#160;&#160;&#160;0x0000045B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adddad445dd288ce05672dd193dbf8e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC22_STATUS&#160;&#160;&#160;0x00000459</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a947ede3a55e2e76b599e444752193a21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC23_ADDR&#160;&#160;&#160;0x0000045E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0c99d73022f81ab523b3dcf8b5f5c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC23_CTL&#160;&#160;&#160;0x0000045C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab70f204d00a0c7f20fbc546a75792131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC23_CTL2&#160;&#160;&#160;0x00000297</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7241c8e621aa4ab800a8450e68acf35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC23_MISC&#160;&#160;&#160;0x0000045F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ac6eddcef95db5483eda250e18b3dca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC23_STATUS&#160;&#160;&#160;0x0000045D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1b0646ded1b61574760755e7bebf2437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC24_ADDR&#160;&#160;&#160;0x00000462</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9304deb000cc78d19507ac0f84de2077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC24_CTL&#160;&#160;&#160;0x00000460</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8bc7f8e7de74c04b02d6dd5039ec66e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC24_CTL2&#160;&#160;&#160;0x00000298</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aedb78757be03e6c8d075904dee47aaef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC24_MISC&#160;&#160;&#160;0x00000463</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37415707a2a83c6fd7b503fb68c3ed97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC24_STATUS&#160;&#160;&#160;0x00000461</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae7fa1013cc340ac62baa3cd5b89c1528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC25_ADDR&#160;&#160;&#160;0x00000466</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab999fa415373ffc2b7d03e99f50fdaee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC25_CTL&#160;&#160;&#160;0x00000464</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af0422a706331128910355514e51f6125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC25_CTL2&#160;&#160;&#160;0x00000299</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa024beb13f0ed1aba2817181c2345329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC25_MISC&#160;&#160;&#160;0x00000467</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a060ee1be26f29cb61b3d5130367e04b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC25_STATUS&#160;&#160;&#160;0x00000465</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2047a22f06b6f58d109e16a4ca359409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC26_ADDR&#160;&#160;&#160;0x0000046A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa05eaa7297e42dae73080b37ace35852"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC26_CTL&#160;&#160;&#160;0x00000468</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34593fec70bff3d89b753305b4c1a737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC26_CTL2&#160;&#160;&#160;0x0000029A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a75e89da4957427154caaa811ef096bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC26_MISC&#160;&#160;&#160;0x0000046B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9173da6bf570285538f2cbc2e10ce37b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC26_STATUS&#160;&#160;&#160;0x00000469</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4f985083de3369f5c1d2dad9d68a59d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC27_ADDR&#160;&#160;&#160;0x0000046E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af12fa85fbada903999f079a22a3daa7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC27_CTL&#160;&#160;&#160;0x0000046C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37a9b540163c0347f00b3dfb0f95881a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC27_CTL2&#160;&#160;&#160;0x0000029B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf62337e7912e3692bfd08c65c106e3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC27_MISC&#160;&#160;&#160;0x0000046F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a33c918736145f8e4294b6c183c187023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC27_STATUS&#160;&#160;&#160;0x0000046D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acfdcc14a4b5cf1b1eac5a9e83a330598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC28_ADDR&#160;&#160;&#160;0x00000472</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af859b324f05d6166ba7de72ae931fd4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC28_CTL&#160;&#160;&#160;0x00000470</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a742f8d994457b7d436c265073c8e05e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC28_CTL2&#160;&#160;&#160;0x0000029C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa25e64e57c8ef574a661330cf48f599d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC28_MISC&#160;&#160;&#160;0x00000473</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a91c6850f9430742c5165dfa1dbba6336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC28_STATUS&#160;&#160;&#160;0x00000471</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2f27beeb82a07b3476e8e95790ca09ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC29_CTL2&#160;&#160;&#160;0x0000029D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6cab43f6a090335fcdc6736be22a6fec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC2_ADDR&#160;&#160;&#160;0x0000040A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a49c08a64343b4a9bc8569d1d8a859880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC2_CTL&#160;&#160;&#160;0x00000408</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9b3d5ba78a85be8e9d14b4ae36b47a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC2_CTL2&#160;&#160;&#160;0x00000282</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41c045a938b01348d575133f86f0f1ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC2_MISC&#160;&#160;&#160;0x0000040B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a14ada59ef0ed849dac80ea8c0e34fa98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC2_STATUS&#160;&#160;&#160;0x00000409</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaf2b8f83b4c36298cd679c662ba7d1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC30_CTL2&#160;&#160;&#160;0x0000029E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2429c2d5f598a06624e5c07c23e5eb91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC31_CTL2&#160;&#160;&#160;0x0000029F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa36c6db146e95e1c0f5817f015019152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC3_ADDR&#160;&#160;&#160;0x0000040E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a89b17f34c965cf5069dd8a4b1c7fe238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC3_CTL&#160;&#160;&#160;0x0000040C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6830560f5d0b5ab37203cf4f1195e3ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC3_CTL2&#160;&#160;&#160;0x00000283</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae682b9fc10db17ca2e49b567220703ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC3_MISC&#160;&#160;&#160;0x0000040F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a352af0c744334e4f4649ce791c260c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC3_STATUS&#160;&#160;&#160;0x0000040D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a92ec8c3ad561541b44c18e58501cca78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC4_ADDR&#160;&#160;&#160;0x00000412</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa21337eb47852295c82718fc6ef6983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC4_CTL&#160;&#160;&#160;0x00000410</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9593f749e803a5be340789884c887bd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC4_CTL2&#160;&#160;&#160;0x00000284</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9306745adcd61582ed151249f13ffd62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC4_MISC&#160;&#160;&#160;0x00000413</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ffe36a5205a783775bbdfdccd682cd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC4_STATUS&#160;&#160;&#160;0x00000411</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ed9b54fa4a800ea0344891ad81be1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC5_ADDR&#160;&#160;&#160;0x00000416</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a370f4d42d702f236f5de454e386808a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC5_CTL&#160;&#160;&#160;0x00000414</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b07f2325fc34b1eaa2ab56a576032f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC5_CTL2&#160;&#160;&#160;0x00000285</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8347ec830b4dcab878125485b4b38a5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC5_MISC&#160;&#160;&#160;0x00000417</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b0b29d4e3c5a1851c8b6013c446fffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC5_STATUS&#160;&#160;&#160;0x00000415</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae6d3db28ba0943edfc2dd5b08cffd229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC6_ADDR&#160;&#160;&#160;0x0000041A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a2cf1f2b36929d6332fd8852525d8c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC6_CTL&#160;&#160;&#160;0x00000418</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b27517e8078f51811e5e291f5d95a95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC6_CTL2&#160;&#160;&#160;0x00000286</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5606aef6a12454e2bf0a5a5107078f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC6_MISC&#160;&#160;&#160;0x0000041B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6330367d9b3f4f0acf732230f7511c8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC6_STATUS&#160;&#160;&#160;0x00000419</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7de87f46952e7d95da7b41923eb3ffa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC7_ADDR&#160;&#160;&#160;0x0000041E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0419f78e7ad14cb59ecce3005b8ef1de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC7_CTL&#160;&#160;&#160;0x0000041C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9245cd6057888d976cf09422d6e4cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC7_CTL2&#160;&#160;&#160;0x00000287</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41ac65196fdaa06a4343ceabfef53759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC7_MISC&#160;&#160;&#160;0x0000041F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9e33c9da9a6e67cffd9def442d772b8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC7_STATUS&#160;&#160;&#160;0x0000041D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acda8ccd883d6420fbda47cb8ce6bbd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC8_ADDR&#160;&#160;&#160;0x00000422</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8037fe9e5d74d2321ade1128c01efe46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC8_CTL&#160;&#160;&#160;0x00000420</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7caa3a1e3b910b213690e674e7aa85aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC8_CTL2&#160;&#160;&#160;0x00000288</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48bbf33f5ddfda67b469f6649b86909c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC8_MISC&#160;&#160;&#160;0x00000423</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab55b33c9ef4b32d6b62645681e4663e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC8_STATUS&#160;&#160;&#160;0x00000421</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9ab8b53ffc2804b2f0c1b1dcff8efd66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC9_ADDR&#160;&#160;&#160;0x00000426</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_ADDR. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aadff6693ab6c19b661e675a7e1aca316">MSR_IA32_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_ADDR is defined as IA32_MC0_ADDR in SDM. MSR_IA32_MC1_ADDR is defined as IA32_MC1_ADDR in SDM. MSR_IA32_MC2_ADDR is defined as IA32_MC2_ADDR in SDM. MSR_IA32_MC3_ADDR is defined as IA32_MC3_ADDR in SDM. MSR_IA32_MC4_ADDR is defined as IA32_MC4_ADDR in SDM. MSR_IA32_MC5_ADDR is defined as IA32_MC5_ADDR in SDM. MSR_IA32_MC6_ADDR is defined as IA32_MC6_ADDR in SDM. MSR_IA32_MC7_ADDR is defined as IA32_MC7_ADDR in SDM. MSR_IA32_MC8_ADDR is defined as IA32_MC8_ADDR in SDM. MSR_IA32_MC9_ADDR is defined as IA32_MC9_ADDR in SDM. MSR_IA32_MC10_ADDR is defined as IA32_MC10_ADDR in SDM. MSR_IA32_MC11_ADDR is defined as IA32_MC11_ADDR in SDM. MSR_IA32_MC12_ADDR is defined as IA32_MC12_ADDR in SDM. MSR_IA32_MC13_ADDR is defined as IA32_MC13_ADDR in SDM. MSR_IA32_MC14_ADDR is defined as IA32_MC14_ADDR in SDM. MSR_IA32_MC15_ADDR is defined as IA32_MC15_ADDR in SDM. MSR_IA32_MC16_ADDR is defined as IA32_MC16_ADDR in SDM. MSR_IA32_MC17_ADDR is defined as IA32_MC17_ADDR in SDM. MSR_IA32_MC18_ADDR is defined as IA32_MC18_ADDR in SDM. MSR_IA32_MC19_ADDR is defined as IA32_MC19_ADDR in SDM. MSR_IA32_MC20_ADDR is defined as IA32_MC20_ADDR in SDM. MSR_IA32_MC21_ADDR is defined as IA32_MC21_ADDR in SDM. MSR_IA32_MC22_ADDR is defined as IA32_MC22_ADDR in SDM. MSR_IA32_MC23_ADDR is defined as IA32_MC23_ADDR in SDM. MSR_IA32_MC24_ADDR is defined as IA32_MC24_ADDR in SDM. MSR_IA32_MC25_ADDR is defined as IA32_MC25_ADDR in SDM. MSR_IA32_MC26_ADDR is defined as IA32_MC26_ADDR in SDM. MSR_IA32_MC27_ADDR is defined as IA32_MC27_ADDR in SDM. MSR_IA32_MC28_ADDR is defined as IA32_MC28_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0c07f69b407fa471d5265b4bb30c136f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC9_CTL&#160;&#160;&#160;0x00000424</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_CTL. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2745673ef3507e49978f4f059aff1bb5">MSR_IA32_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL is defined as IA32_MC0_CTL in SDM. MSR_IA32_MC1_CTL is defined as IA32_MC1_CTL in SDM. MSR_IA32_MC2_CTL is defined as IA32_MC2_CTL in SDM. MSR_IA32_MC3_CTL is defined as IA32_MC3_CTL in SDM. MSR_IA32_MC4_CTL is defined as IA32_MC4_CTL in SDM. MSR_IA32_MC5_CTL is defined as IA32_MC5_CTL in SDM. MSR_IA32_MC6_CTL is defined as IA32_MC6_CTL in SDM. MSR_IA32_MC7_CTL is defined as IA32_MC7_CTL in SDM. MSR_IA32_MC8_CTL is defined as IA32_MC8_CTL in SDM. MSR_IA32_MC9_CTL is defined as IA32_MC9_CTL in SDM. MSR_IA32_MC10_CTL is defined as IA32_MC10_CTL in SDM. MSR_IA32_MC11_CTL is defined as IA32_MC11_CTL in SDM. MSR_IA32_MC12_CTL is defined as IA32_MC12_CTL in SDM. MSR_IA32_MC13_CTL is defined as IA32_MC13_CTL in SDM. MSR_IA32_MC14_CTL is defined as IA32_MC14_CTL in SDM. MSR_IA32_MC15_CTL is defined as IA32_MC15_CTL in SDM. MSR_IA32_MC16_CTL is defined as IA32_MC16_CTL in SDM. MSR_IA32_MC17_CTL is defined as IA32_MC17_CTL in SDM. MSR_IA32_MC18_CTL is defined as IA32_MC18_CTL in SDM. MSR_IA32_MC19_CTL is defined as IA32_MC19_CTL in SDM. MSR_IA32_MC20_CTL is defined as IA32_MC20_CTL in SDM. MSR_IA32_MC21_CTL is defined as IA32_MC21_CTL in SDM. MSR_IA32_MC22_CTL is defined as IA32_MC22_CTL in SDM. MSR_IA32_MC23_CTL is defined as IA32_MC23_CTL in SDM. MSR_IA32_MC24_CTL is defined as IA32_MC24_CTL in SDM. MSR_IA32_MC25_CTL is defined as IA32_MC25_CTL in SDM. MSR_IA32_MC26_CTL is defined as IA32_MC26_CTL in SDM. MSR_IA32_MC27_CTL is defined as IA32_MC27_CTL in SDM. MSR_IA32_MC28_CTL is defined as IA32_MC28_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a192ea868306666bbba337e1a6cf106d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC9_CTL2&#160;&#160;&#160;0x00000289</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Provides the programming interface to use corrected MC error signaling capability (R/W). If IA32_MCG_CAP[10] = 1 &amp;&amp; IA32_MCG_CAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_CTL2 </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html">MSR_IA32_MC_CTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9dffdecdc148cf9730db5f6ee532c278">MSR_IA32_MC0_CTL2</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c___c_t_l2___r_e_g_i_s_t_e_r.html#aa6bce7415ba0b99683f259b5dcfafb57">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_CTL2 is defined as IA32_MC0_CTL2 in SDM. MSR_IA32_MC1_CTL2 is defined as IA32_MC1_CTL2 in SDM. MSR_IA32_MC2_CTL2 is defined as IA32_MC2_CTL2 in SDM. MSR_IA32_MC3_CTL2 is defined as IA32_MC3_CTL2 in SDM. MSR_IA32_MC4_CTL2 is defined as IA32_MC4_CTL2 in SDM. MSR_IA32_MC5_CTL2 is defined as IA32_MC5_CTL2 in SDM. MSR_IA32_MC6_CTL2 is defined as IA32_MC6_CTL2 in SDM. MSR_IA32_MC7_CTL2 is defined as IA32_MC7_CTL2 in SDM. MSR_IA32_MC8_CTL2 is defined as IA32_MC8_CTL2 in SDM. MSR_IA32_MC9_CTL2 is defined as IA32_MC9_CTL2 in SDM. MSR_IA32_MC10_CTL2 is defined as IA32_MC10_CTL2 in SDM. MSR_IA32_MC11_CTL2 is defined as IA32_MC11_CTL2 in SDM. MSR_IA32_MC12_CTL2 is defined as IA32_MC12_CTL2 in SDM. MSR_IA32_MC13_CTL2 is defined as IA32_MC13_CTL2 in SDM. MSR_IA32_MC14_CTL2 is defined as IA32_MC14_CTL2 in SDM. MSR_IA32_MC15_CTL2 is defined as IA32_MC15_CTL2 in SDM. MSR_IA32_MC16_CTL2 is defined as IA32_MC16_CTL2 in SDM. MSR_IA32_MC17_CTL2 is defined as IA32_MC17_CTL2 in SDM. MSR_IA32_MC18_CTL2 is defined as IA32_MC18_CTL2 in SDM. MSR_IA32_MC19_CTL2 is defined as IA32_MC19_CTL2 in SDM. MSR_IA32_MC20_CTL2 is defined as IA32_MC20_CTL2 in SDM. MSR_IA32_MC21_CTL2 is defined as IA32_MC21_CTL2 in SDM. MSR_IA32_MC22_CTL2 is defined as IA32_MC22_CTL2 in SDM. MSR_IA32_MC23_CTL2 is defined as IA32_MC23_CTL2 in SDM. MSR_IA32_MC24_CTL2 is defined as IA32_MC24_CTL2 in SDM. MSR_IA32_MC25_CTL2 is defined as IA32_MC25_CTL2 in SDM. MSR_IA32_MC26_CTL2 is defined as IA32_MC26_CTL2 in SDM. MSR_IA32_MC27_CTL2 is defined as IA32_MC27_CTL2 in SDM. MSR_IA32_MC28_CTL2 is defined as IA32_MC28_CTL2 in SDM. MSR_IA32_MC29_CTL2 is defined as IA32_MC29_CTL2 in SDM. MSR_IA32_MC30_CTL2 is defined as IA32_MC30_CTL2 in SDM. MSR_IA32_MC31_CTL2 is defined as IA32_MC31_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e7cfebdd9b5e6561509ea826a64e816"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC9_MISC&#160;&#160;&#160;0x00000427</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_MISC. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a952dccc238abe252a6e2cb91ee88e0e2">MSR_IA32_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_MISC is defined as IA32_MC0_MISC in SDM. MSR_IA32_MC1_MISC is defined as IA32_MC1_MISC in SDM. MSR_IA32_MC2_MISC is defined as IA32_MC2_MISC in SDM. MSR_IA32_MC3_MISC is defined as IA32_MC3_MISC in SDM. MSR_IA32_MC4_MISC is defined as IA32_MC4_MISC in SDM. MSR_IA32_MC5_MISC is defined as IA32_MC5_MISC in SDM. MSR_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. MSR_IA32_MC7_MISC is defined as IA32_MC7_MISC in SDM. MSR_IA32_MC8_MISC is defined as IA32_MC8_MISC in SDM. MSR_IA32_MC9_MISC is defined as IA32_MC9_MISC in SDM. MSR_IA32_MC10_MISC is defined as IA32_MC10_MISC in SDM. MSR_IA32_MC11_MISC is defined as IA32_MC11_MISC in SDM. MSR_IA32_MC12_MISC is defined as IA32_MC12_MISC in SDM. MSR_IA32_MC13_MISC is defined as IA32_MC13_MISC in SDM. MSR_IA32_MC14_MISC is defined as IA32_MC14_MISC in SDM. MSR_IA32_MC15_MISC is defined as IA32_MC15_MISC in SDM. MSR_IA32_MC16_MISC is defined as IA32_MC16_MISC in SDM. MSR_IA32_MC17_MISC is defined as IA32_MC17_MISC in SDM. MSR_IA32_MC18_MISC is defined as IA32_MC18_MISC in SDM. MSR_IA32_MC19_MISC is defined as IA32_MC19_MISC in SDM. MSR_IA32_MC20_MISC is defined as IA32_MC20_MISC in SDM. MSR_IA32_MC21_MISC is defined as IA32_MC21_MISC in SDM. MSR_IA32_MC22_MISC is defined as IA32_MC22_MISC in SDM. MSR_IA32_MC23_MISC is defined as IA32_MC23_MISC in SDM. MSR_IA32_MC24_MISC is defined as IA32_MC24_MISC in SDM. MSR_IA32_MC25_MISC is defined as IA32_MC25_MISC in SDM. MSR_IA32_MC26_MISC is defined as IA32_MC26_MISC in SDM. MSR_IA32_MC27_MISC is defined as IA32_MC27_MISC in SDM. MSR_IA32_MC28_MISC is defined as IA32_MC28_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8501bb3f0b543b53ba94104a8b60582b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MC9_STATUS&#160;&#160;&#160;0x00000425</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCn_STATUS. If IA32_MCG_CAP.CNT &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a114cba2e58a081a03f7ee7cd42b1b2f5">MSR_IA32_MC0_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MC0_STATUS is defined as IA32_MC0_STATUS in SDM. MSR_IA32_MC1_STATUS is defined as IA32_MC1_STATUS in SDM. MSR_IA32_MC2_STATUS is defined as IA32_MC2_STATUS in SDM. MSR_IA32_MC3_STATUS is defined as IA32_MC3_STATUS in SDM. MSR_IA32_MC4_STATUS is defined as IA32_MC4_STATUS in SDM. MSR_IA32_MC5_STATUS is defined as IA32_MC5_STATUS in SDM. MSR_IA32_MC6_STATUS is defined as IA32_MC6_STATUS in SDM. MSR_IA32_MC7_STATUS is defined as IA32_MC7_STATUS in SDM. MSR_IA32_MC8_STATUS is defined as IA32_MC8_STATUS in SDM. MSR_IA32_MC9_STATUS is defined as IA32_MC9_STATUS in SDM. MSR_IA32_MC10_STATUS is defined as IA32_MC10_STATUS in SDM. MSR_IA32_MC11_STATUS is defined as IA32_MC11_STATUS in SDM. MSR_IA32_MC12_STATUS is defined as IA32_MC12_STATUS in SDM. MSR_IA32_MC13_STATUS is defined as IA32_MC13_STATUS in SDM. MSR_IA32_MC14_STATUS is defined as IA32_MC14_STATUS in SDM. MSR_IA32_MC15_STATUS is defined as IA32_MC15_STATUS in SDM. MSR_IA32_MC16_STATUS is defined as IA32_MC16_STATUS in SDM. MSR_IA32_MC17_STATUS is defined as IA32_MC17_STATUS in SDM. MSR_IA32_MC18_STATUS is defined as IA32_MC18_STATUS in SDM. MSR_IA32_MC19_STATUS is defined as IA32_MC19_STATUS in SDM. MSR_IA32_MC20_STATUS is defined as IA32_MC20_STATUS in SDM. MSR_IA32_MC21_STATUS is defined as IA32_MC21_STATUS in SDM. MSR_IA32_MC22_STATUS is defined as IA32_MC22_STATUS in SDM. MSR_IA32_MC23_STATUS is defined as IA32_MC23_STATUS in SDM. MSR_IA32_MC24_STATUS is defined as IA32_MC24_STATUS in SDM. MSR_IA32_MC25_STATUS is defined as IA32_MC25_STATUS in SDM. MSR_IA32_MC26_STATUS is defined as IA32_MC26_STATUS in SDM. MSR_IA32_MC27_STATUS is defined as IA32_MC27_STATUS in SDM. MSR_IA32_MC28_STATUS is defined as IA32_MC28_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a258bd2609ae1786db238c1d45ee424bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MCG_CAP&#160;&#160;&#160;0x00000179</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Machine Check Capability (RO). Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCG_CAP (0x00000179) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html#a66554fc2639dd82d00a7f8e76438e001">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a258bd2609ae1786db238c1d45ee424bd">MSR_IA32_MCG_CAP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MCG_CAP is defined as IA32_MCG_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf817c21b6355e1a94f4a6a151d0bd37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MCG_CTL&#160;&#160;&#160;0x0000017B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Machine Check Control (R/W). If IA32_MCG_CAP.CTL_P[8] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCG_CTL (0x0000017B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abf817c21b6355e1a94f4a6a151d0bd37">MSR_IA32_MCG_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abf817c21b6355e1a94f4a6a151d0bd37">MSR_IA32_MCG_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MCG_CTL is defined as IA32_MCG_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a452a762c4cc28098220c9505c1b08c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MCG_EXT_CTL&#160;&#160;&#160;0x000004D0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(R/W). If IA32_MCG_CAP.LMCE_P =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCG_EXT_CTL (0x000004D0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c_g___e_x_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_EXT_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c_g___e_x_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_EXT_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c_g___e_x_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_EXT_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c_g___e_x_t___c_t_l___r_e_g_i_s_t_e_r.html#a54bcb01199d8a7bc1698caf242492b8c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a452a762c4cc28098220c9505c1b08c51">MSR_IA32_MCG_EXT_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a452a762c4cc28098220c9505c1b08c51">MSR_IA32_MCG_EXT_CTL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c_g___e_x_t___c_t_l___r_e_g_i_s_t_e_r.html#a54bcb01199d8a7bc1698caf242492b8c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MCG_EXT_CTL is defined as IA32_MCG_EXT_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af7578022c27c117f8d7a5057e8f71163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MCG_STATUS&#160;&#160;&#160;0x0000017A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Machine Check Status (R/W0). Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MCG_STATUS (0x0000017A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c_g___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_c_g___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_c_g___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_MCG_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_c_g___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2614de128c262cc7e7261f9a5c4cbf44">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af7578022c27c117f8d7a5057e8f71163">MSR_IA32_MCG_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af7578022c27c117f8d7a5057e8f71163">MSR_IA32_MCG_STATUS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_c_g___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2614de128c262cc7e7261f9a5c4cbf44">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MCG_STATUS is defined as IA32_MCG_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab1c9663d1ebf836647144ef14ed9ffa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Misc. Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a5f4e864c533abd74ead3b668165a4610">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab1c9663d1ebf836647144ef14ed9ffa1">MSR_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab1c9663d1ebf836647144ef14ed9ffa1">MSR_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a5f4e864c533abd74ead3b668165a4610">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada71f3805b1fbdcd5c6b2dcf23d85cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MONITOR_FILTER_SIZE&#160;&#160;&#160;0x00000006</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 8.10.5, "Monitor/Mwait Address Range Determination.". Introduced at Display Family / Display Model 0F_03H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MONITOR_FILTER_SIZE (0x00000006) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ada71f3805b1fbdcd5c6b2dcf23d85cc9">MSR_IA32_MONITOR_FILTER_SIZE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ada71f3805b1fbdcd5c6b2dcf23d85cc9">MSR_IA32_MONITOR_FILTER_SIZE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MONITOR_FILTER_SIZE is defined as IA32_MONITOR_FILTER_SIZE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a58e0ee73941cb144d461b73d63272eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MPERF&#160;&#160;&#160;0x000000E7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC Frequency Clock Counter (R/Write to clear). If CPUID.06H: ECX[0] = 1. C0_MCNT: C0 TSC Frequency Clock Count Increments at fixed interval (relative to TSC freq.) when the logical processor is in C0. Cleared upon overflow / wrap-around of IA32_APERF.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MPERF (0x000000E7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a58e0ee73941cb144d461b73d63272eae">MSR_IA32_MPERF</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a58e0ee73941cb144d461b73d63272eae">MSR_IA32_MPERF</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MPERF is defined as IA32_MPERF in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a521729fd8ad3eb830d094e4a9b3de61f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_DEF_TYPE&#160;&#160;&#160;0x000002FF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRdefType (R/W). If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_DEF_TYPE (0x000002FF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___d_e_f___t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_DEF_TYPE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___d_e_f___t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_DEF_TYPE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___d_e_f___t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_DEF_TYPE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___d_e_f___t_y_p_e___r_e_g_i_s_t_e_r.html#ae65c0f1b5b262f5ae00872637054ac64">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a521729fd8ad3eb830d094e4a9b3de61f">MSR_IA32_MTRR_DEF_TYPE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a521729fd8ad3eb830d094e4a9b3de61f">MSR_IA32_MTRR_DEF_TYPE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___d_e_f___t_y_p_e___r_e_g_i_s_t_e_r.html#ae65c0f1b5b262f5ae00872637054ac64">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_DEF_TYPE is defined as IA32_MTRR_DEF_TYPE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9f28ab896b710759fbb544f41f437ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX16K_80000&#160;&#160;&#160;0x00000258</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix16K_80000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX16K_80000 (0x00000258) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f28ab896b710759fbb544f41f437ff0">MSR_IA32_MTRR_FIX16K_80000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f28ab896b710759fbb544f41f437ff0">MSR_IA32_MTRR_FIX16K_80000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX16K_80000 is defined as IA32_MTRR_FIX16K_80000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa15a24d6ac6b73ec8196ce75f652b6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX16K_A0000&#160;&#160;&#160;0x00000259</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix16K_A0000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX16K_A0000 (0x00000259) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aa15a24d6ac6b73ec8196ce75f652b6fc">MSR_IA32_MTRR_FIX16K_A0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aa15a24d6ac6b73ec8196ce75f652b6fc">MSR_IA32_MTRR_FIX16K_A0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX16K_A0000 is defined as IA32_MTRR_FIX16K_A0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac5da128d35840f313d2d09bc1b0c779b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_C0000&#160;&#160;&#160;0x00000268</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 11.11.2.2, "Fixed Range MTRRs.". If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_C0000 (0x00000268) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ac5da128d35840f313d2d09bc1b0c779b">MSR_IA32_MTRR_FIX4K_C0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ac5da128d35840f313d2d09bc1b0c779b">MSR_IA32_MTRR_FIX4K_C0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_C0000 is defined as IA32_MTRR_FIX4K_C0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5bff799bd7fd752b54df201bc00efc8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_C8000&#160;&#160;&#160;0x00000269</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_C8000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_C8000 (0x00000269) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a5bff799bd7fd752b54df201bc00efc8e">MSR_IA32_MTRR_FIX4K_C8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a5bff799bd7fd752b54df201bc00efc8e">MSR_IA32_MTRR_FIX4K_C8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_C8000 is defined as IA32_MTRR_FIX4K_C8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa7293e59fba5d906b7c28182c966357d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_D0000&#160;&#160;&#160;0x0000026A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_D0000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_D0000 (0x0000026A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aa7293e59fba5d906b7c28182c966357d">MSR_IA32_MTRR_FIX4K_D0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aa7293e59fba5d906b7c28182c966357d">MSR_IA32_MTRR_FIX4K_D0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_D0000 is defined as IA32_MTRR_FIX4K_D0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac2793d49def1fd43a109a796081958b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_D8000&#160;&#160;&#160;0x0000026B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_D8000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_D8000 (0x0000026B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ac2793d49def1fd43a109a796081958b3">MSR_IA32_MTRR_FIX4K_D8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ac2793d49def1fd43a109a796081958b3">MSR_IA32_MTRR_FIX4K_D8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_D8000 is defined as IA32_MTRR_FIX4K_D8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a08e1876aa67947e1ca9c66b0ceb92e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_E0000&#160;&#160;&#160;0x0000026C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_E0000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_E0000 (0x0000026C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08e1876aa67947e1ca9c66b0ceb92e5f">MSR_IA32_MTRR_FIX4K_E0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08e1876aa67947e1ca9c66b0ceb92e5f">MSR_IA32_MTRR_FIX4K_E0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_E0000 is defined as IA32_MTRR_FIX4K_E0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a601acf6cda908a68705f12d961a6a2fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_E8000&#160;&#160;&#160;0x0000026D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_E8000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_E8000 (0x0000026D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a601acf6cda908a68705f12d961a6a2fb">MSR_IA32_MTRR_FIX4K_E8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a601acf6cda908a68705f12d961a6a2fb">MSR_IA32_MTRR_FIX4K_E8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_E8000 is defined as IA32_MTRR_FIX4K_E8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afac6ae1053b7f95b74fd54e4378ff973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_F0000&#160;&#160;&#160;0x0000026E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_F0000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_F0000 (0x0000026E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#afac6ae1053b7f95b74fd54e4378ff973">MSR_IA32_MTRR_FIX4K_F0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#afac6ae1053b7f95b74fd54e4378ff973">MSR_IA32_MTRR_FIX4K_F0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_F0000 is defined as IA32_MTRR_FIX4K_F0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6ed56efa2b006f7a5109ab2cbcc45da9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX4K_F8000&#160;&#160;&#160;0x0000026F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix4K_F8000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX4K_F8000 (0x0000026F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6ed56efa2b006f7a5109ab2cbcc45da9">MSR_IA32_MTRR_FIX4K_F8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6ed56efa2b006f7a5109ab2cbcc45da9">MSR_IA32_MTRR_FIX4K_F8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX4K_F8000 is defined as IA32_MTRR_FIX4K_F8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abc587a186e4cfb478c1c7ec94a78be7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_FIX64K_00000&#160;&#160;&#160;0x00000250</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRfix64K_00000. If CPUID.01H: EDX.MTRR[12] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_FIX64K_00000 (0x00000250) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abc587a186e4cfb478c1c7ec94a78be7d">MSR_IA32_MTRR_FIX64K_00000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abc587a186e4cfb478c1c7ec94a78be7d">MSR_IA32_MTRR_FIX64K_00000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_FIX64K_00000 is defined as IA32_MTRR_FIX64K_00000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a08db4401e5a12761c450181c08b3f6e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE0&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abcb6ec4cea5d4686173623d3e5eec170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE1&#160;&#160;&#160;0x00000202</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0439daeb09691186e992688bbc7e375f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE2&#160;&#160;&#160;0x00000204</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a99936ce80dc996cc63bf0c412d21dbda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE3&#160;&#160;&#160;0x00000206</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afb881f0242756a6cbd24d488f571c98e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE4&#160;&#160;&#160;0x00000208</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aacc42a4522409669c39eb29c82f19d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE5&#160;&#160;&#160;0x0000020A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa1a10bcbd76e532b92355fe5d9da5447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE6&#160;&#160;&#160;0x0000020C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ac434e685212034be748945b8227ce7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE7&#160;&#160;&#160;0x0000020E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adbc11be8a42c76a2aa0951426285d7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE8&#160;&#160;&#160;0x00000210</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac1eff31404951d421c71a59c2c0d5eb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSBASE9&#160;&#160;&#160;0x00000212</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysBasen. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a08db4401e5a12761c450181c08b3f6e3">MSR_IA32_MTRR_PHYSBASE0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#af7f9092d1e5a84b49ec170ea3b446ab9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSBASE0 is defined as IA32_MTRR_PHYSBASE0 in SDM. MSR_IA32_MTRR_PHYSBASE1 is defined as IA32_MTRR_PHYSBASE1 in SDM. MSR_IA32_MTRR_PHYSBASE2 is defined as IA32_MTRR_PHYSBASE2 in SDM. MSR_IA32_MTRR_PHYSBASE3 is defined as IA32_MTRR_PHYSBASE3 in SDM. MSR_IA32_MTRR_PHYSBASE4 is defined as IA32_MTRR_PHYSBASE4 in SDM. MSR_IA32_MTRR_PHYSBASE5 is defined as IA32_MTRR_PHYSBASE5 in SDM. MSR_IA32_MTRR_PHYSBASE6 is defined as IA32_MTRR_PHYSBASE6 in SDM. MSR_IA32_MTRR_PHYSBASE7 is defined as IA32_MTRR_PHYSBASE7 in SDM. MSR_IA32_MTRR_PHYSBASE8 is defined as IA32_MTRR_PHYSBASE8 in SDM. MSR_IA32_MTRR_PHYSBASE9 is defined as IA32_MTRR_PHYSBASE9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaab6506fb2a2723e717e636f725a1ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK0&#160;&#160;&#160;0x00000201</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a324c8a8606935692b01ea2435b12c045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK1&#160;&#160;&#160;0x00000203</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0bfab2d89c840a7b5487b8300b6bd56d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK2&#160;&#160;&#160;0x00000205</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a862c4df37c5c3345e8c667a4f4bc4cff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK3&#160;&#160;&#160;0x00000207</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa9520338ea38393d5ae0cc8766548e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK4&#160;&#160;&#160;0x00000209</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad4825a49c92867429f1cb4e80ef5e20a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK5&#160;&#160;&#160;0x0000020B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="add725dbf7d52a97bef18a40c8ae96464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK6&#160;&#160;&#160;0x0000020D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac7c93eda8f01949aaf562f658530fa99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK7&#160;&#160;&#160;0x0000020F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae129dfc692a9ddb030e5dabd9c9d7f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK8&#160;&#160;&#160;0x00000211</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a043debfe141ea4f38dcd78e137d39a45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRR_PHYSMASK9&#160;&#160;&#160;0x00000213</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRRphysMaskn. See Section 11.11.2.3, "Variable Range MTRRs". If CPUID.01H: EDX.MTRR[12] = 1 and IA32_MTRRCAP[7:0] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRR_PHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aaab6506fb2a2723e717e636f725a1ec8">MSR_IA32_MTRR_PHYSMASK0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a4110b9e3e98dbea0c5e0d3542ec34876">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRR_PHYSMASK0 is defined as IA32_MTRR_PHYSMASK0 in SDM. MSR_IA32_MTRR_PHYSMASK1 is defined as IA32_MTRR_PHYSMASK1 in SDM. MSR_IA32_MTRR_PHYSMASK2 is defined as IA32_MTRR_PHYSMASK2 in SDM. MSR_IA32_MTRR_PHYSMASK3 is defined as IA32_MTRR_PHYSMASK3 in SDM. MSR_IA32_MTRR_PHYSMASK4 is defined as IA32_MTRR_PHYSMASK4 in SDM. MSR_IA32_MTRR_PHYSMASK5 is defined as IA32_MTRR_PHYSMASK5 in SDM. MSR_IA32_MTRR_PHYSMASK6 is defined as IA32_MTRR_PHYSMASK6 in SDM. MSR_IA32_MTRR_PHYSMASK7 is defined as IA32_MTRR_PHYSMASK7 in SDM. MSR_IA32_MTRR_PHYSMASK8 is defined as IA32_MTRR_PHYSMASK8 in SDM. MSR_IA32_MTRR_PHYSMASK9 is defined as IA32_MTRR_PHYSMASK9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c20e5251e4eec548877ed0b88528be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_MTRRCAP&#160;&#160;&#160;0x000000FE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTRR Capability (RO) Section 11.11.2.1, "IA32_MTRR_DEF_TYPE MSR.". Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_MTRRCAP (0x000000FE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r_c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRRCAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___m_t_r_r_c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRRCAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___m_t_r_r_c_a_p___r_e_g_i_s_t_e_r.html">MSR_IA32_MTRRCAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___m_t_r_r_c_a_p___r_e_g_i_s_t_e_r.html#aae3231a8626d1db85ce6041ece4fce72">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9c20e5251e4eec548877ed0b88528be8">MSR_IA32_MTRRCAP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_MTRRCAP is defined as IA32_MTRRCAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aff62c1bb6f6f1fce08c0ac560e8cddea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_P5_MC_ADDR&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 2.22, "MSRs in Pentium Processors.". Pentium Processor (05_01H).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_P5_MC_ADDR (0x00000000) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aff62c1bb6f6f1fce08c0ac560e8cddea">MSR_IA32_P5_MC_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aff62c1bb6f6f1fce08c0ac560e8cddea">MSR_IA32_P5_MC_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_P5_MC_ADDR is defined as IA32_P5_MC_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab904dddb7cc54ca70efb03aea77ed5e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_P5_MC_TYPE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 2.22, "MSRs in Pentium Processors.". DF_DM = 05_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_P5_MC_TYPE (0x00000001) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab904dddb7cc54ca70efb03aea77ed5e7">MSR_IA32_P5_MC_TYPE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab904dddb7cc54ca70efb03aea77ed5e7">MSR_IA32_P5_MC_TYPE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_P5_MC_TYPE is defined as IA32_P5_MC_TYPE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a889bceefeccf7f200c6653cc7ee0f829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PACKAGE_THERM_INTERRUPT&#160;&#160;&#160;0x000001B2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pkg Thermal Interrupt Control (R/W) Enables and disables the generation of an interrupt on temperature transitions detected with the package's thermal sensor. See Section 14.8, "Package Level Thermal Management.". If CPUID.06H: EAX[6] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PACKAGE_THERM_INTERRUPT (0x000001B2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_INTERRUPT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_INTERRUPT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_INTERRUPT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html#aa7eefa0b97a5408415933dbd07f3029a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a889bceefeccf7f200c6653cc7ee0f829">MSR_IA32_PACKAGE_THERM_INTERRUPT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a889bceefeccf7f200c6653cc7ee0f829">MSR_IA32_PACKAGE_THERM_INTERRUPT</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html#aa7eefa0b97a5408415933dbd07f3029a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PACKAGE_THERM_INTERRUPT is defined as IA32_PACKAGE_THERM_INTERRUPT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac3c598e74acbfb144fb576e4eee4a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PACKAGE_THERM_STATUS&#160;&#160;&#160;0x000001B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package Thermal Status Information (RO) Contains status information about the package's thermal sensor. See Section 14.8, "Package Level Thermal
Management.". If CPUID.06H: EAX[6] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PACKAGE_THERM_STATUS (0x000001B1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PACKAGE_THERM_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_a_c_k_a_g_e___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ae08a1e81ef6342ffadae179a42f7cfe4">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aac3c598e74acbfb144fb576e4eee4a68">MSR_IA32_PACKAGE_THERM_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PACKAGE_THERM_STATUS is defined as IA32_PACKAGE_THERM_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a47af1a8e8f63ade2cd569e0606d51877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PAT&#160;&#160;&#160;0x00000277</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA32_PAT (R/W). If CPUID.01H: EDX.MTRR[16] =1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PAT (0x00000277) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_a_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PAT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_a_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PAT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_a_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PAT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_a_t___r_e_g_i_s_t_e_r.html#a863556428eb2b8dee274657d7b694886">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a47af1a8e8f63ade2cd569e0606d51877">MSR_IA32_PAT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a47af1a8e8f63ade2cd569e0606d51877">MSR_IA32_PAT</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_a_t___r_e_g_i_s_t_e_r.html#a863556428eb2b8dee274657d7b694886">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PAT is defined as IA32_PAT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2e45441b022a1fa7bd166014b2b4152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEBS Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PEBS_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PEBS_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PEBS_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae22b4ade9d5ffde91d85433a5ff8135e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad2e45441b022a1fa7bd166014b2b4152">MSR_IA32_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad2e45441b022a1fa7bd166014b2b4152">MSR_IA32_PEBS_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae22b4ade9d5ffde91d85433a5ff8135e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PEBS_ENABLE is defined as IA32_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ace01356a368a7d176b0990a594780277"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_CAPABILITIES&#160;&#160;&#160;0x00000345</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RO. If CPUID.01H: ECX[15] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_CAPABILITIES (0x00000345) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CAPABILITIES_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CAPABILITIES_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CAPABILITIES_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html#aa2695b6c4a7d7310a6d1fe65815b5485">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ace01356a368a7d176b0990a594780277">MSR_IA32_PERF_CAPABILITIES</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ace01356a368a7d176b0990a594780277">MSR_IA32_PERF_CAPABILITIES</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html#aa2695b6c4a7d7310a6d1fe65815b5485">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_CAPABILITIES is defined as IA32_PERF_CAPABILITIES in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f27655043477aa336280a9060f78109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_CTL&#160;&#160;&#160;0x00000199</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(R/W). Introduced at Display Family / Display Model 0F_03H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_CTL (0x00000199) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___c_t_l___r_e_g_i_s_t_e_r.html#a57bc23239f79e199f90db9d030999807">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7f27655043477aa336280a9060f78109">MSR_IA32_PERF_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7f27655043477aa336280a9060f78109">MSR_IA32_PERF_CTL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___c_t_l___r_e_g_i_s_t_e_r.html#a57bc23239f79e199f90db9d030999807">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_CTL is defined as IA32_PERF_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1d5222727473856c67bac8d533ce698c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_GLOBAL_CTRL&#160;&#160;&#160;0x0000038F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Performance Counter Control (R/W) Counter increments while the result of ANDing respective enable bit in this MSR with the corresponding OS or USR bits in the general-purpose or fixed counter control MSR is true. If CPUID.0AH: EAX[7:0] &gt; 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_GLOBAL_CTRL (0x0000038F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html#a48ada5c045a37cc434655ebb2ca95622">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1d5222727473856c67bac8d533ce698c">MSR_IA32_PERF_GLOBAL_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1d5222727473856c67bac8d533ce698c">MSR_IA32_PERF_GLOBAL_CTRL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html#a48ada5c045a37cc434655ebb2ca95622">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_GLOBAL_CTRL is defined as IA32_PERF_GLOBAL_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37efc809e3a78f9f5ce583184994bd4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_GLOBAL_INUSE&#160;&#160;&#160;0x00000392</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Indicator of core perfmon interface is in use (RO). If CPUID.0AH: EAX[7:0] &gt; 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_GLOBAL_INUSE (0x00000392) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___i_n_u_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_INUSE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___i_n_u_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_INUSE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___i_n_u_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_INUSE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___i_n_u_s_e___r_e_g_i_s_t_e_r.html#acb247e08791286e71ac0da3c400f8afd">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a37efc809e3a78f9f5ce583184994bd4c">MSR_IA32_PERF_GLOBAL_INUSE</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_GLOBAL_INUSE is defined as IA32_PERF_GLOBAL_INUSE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab5ab0b31fb64c887594982b9254c9a69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_GLOBAL_OVF_CTRL&#160;&#160;&#160;0x00000390</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Performance Counter Overflow Control (R/W). If CPUID.0AH: EAX[7:0] &gt; 0 &amp;&amp; CPUID.0AH: EAX[7:0] &lt;= 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_GLOBAL_OVF_CTRL (0x00000390) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_OVF_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_OVF_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_OVF_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html#a02486c1aee7a443c9c8bec166e33caae">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab5ab0b31fb64c887594982b9254c9a69">MSR_IA32_PERF_GLOBAL_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab5ab0b31fb64c887594982b9254c9a69">MSR_IA32_PERF_GLOBAL_OVF_CTRL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html#a02486c1aee7a443c9c8bec166e33caae">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_GLOBAL_OVF_CTRL is defined as IA32_PERF_GLOBAL_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48cff3eb9327767e14b0fe8589ddd051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x0000038E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Performance Counter Status (RO). If CPUID.0AH: EAX[7:0] &gt; 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_GLOBAL_STATUS (0x0000038E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a4b8e7afebdbe7ba1ecafc3b743ce6e37">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48cff3eb9327767e14b0fe8589ddd051">MSR_IA32_PERF_GLOBAL_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_GLOBAL_STATUS is defined as IA32_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad11b0c8502cea86c85f52fc9560d5676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_GLOBAL_STATUS_RESET&#160;&#160;&#160;0x00000390</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Performance Counter Overflow Reset Control (R/W). If CPUID.0AH: EAX[7:0] &gt; 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_GLOBAL_STATUS_RESET (0x00000390) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html#a0412e6089ae0a50106bfe87e4a9cbdfc">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad11b0c8502cea86c85f52fc9560d5676">MSR_IA32_PERF_GLOBAL_STATUS_RESET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad11b0c8502cea86c85f52fc9560d5676">MSR_IA32_PERF_GLOBAL_STATUS_RESET</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html#a0412e6089ae0a50106bfe87e4a9cbdfc">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_GLOBAL_STATUS_RESET is defined as IA32_PERF_GLOBAL_STATUS_RESET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af39e76039e5f899ea6df4441f70bf113"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_GLOBAL_STATUS_SET&#160;&#160;&#160;0x00000391</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Performance Counter Overflow Set Control (R/W). If CPUID.0AH: EAX[7:0] &gt; 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_GLOBAL_STATUS_SET (0x00000391) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html#a82c5a6209a4aaae6471c512087a4a74b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af39e76039e5f899ea6df4441f70bf113">MSR_IA32_PERF_GLOBAL_STATUS_SET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af39e76039e5f899ea6df4441f70bf113">MSR_IA32_PERF_GLOBAL_STATUS_SET</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html#a82c5a6209a4aaae6471c512087a4a74b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_GLOBAL_STATUS_SET is defined as IA32_PERF_GLOBAL_STATUS_SET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afa364b9bc12f75f7a161eb3790dfe60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERF_STATUS&#160;&#160;&#160;0x00000198</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current performance state(P-State) operating point (RO). Introduced at Display Family / Display Model 0F_03H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERF_STATUS (0x00000198) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_PERF_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a3b31e68f25dd4dee3c58726579e3cda1">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#afa364b9bc12f75f7a161eb3790dfe60d">MSR_IA32_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERF_STATUS is defined as IA32_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abb6b29da05120c536f48f0603dd130db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERFEVTSEL0&#160;&#160;&#160;0x00000186</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performance Event Select Register n (R/W). If CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_IA32_PERFEVTSEL2 is defined as IA32_PERFEVTSEL2 in SDM. MSR_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a776f74b0009702ac1d714c7e9a5524b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERFEVTSEL1&#160;&#160;&#160;0x00000187</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performance Event Select Register n (R/W). If CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_IA32_PERFEVTSEL2 is defined as IA32_PERFEVTSEL2 in SDM. MSR_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4f3ac0b3d22a6f6f9d0590c692b4b1d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERFEVTSEL2&#160;&#160;&#160;0x00000188</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performance Event Select Register n (R/W). If CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_IA32_PERFEVTSEL2 is defined as IA32_PERFEVTSEL2 in SDM. MSR_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a54f6aeb150ce2570b323506900c82e58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PERFEVTSEL3&#160;&#160;&#160;0x00000189</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performance Event Select Register n (R/W). If CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abb6b29da05120c536f48f0603dd130db">MSR_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a22bd78b7433cf03a59321f9998411799">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_IA32_PERFEVTSEL2 is defined as IA32_PERFEVTSEL2 in SDM. MSR_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6ba16c1afbded879a9b83e378a484b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PKG_HDC_CTL&#160;&#160;&#160;0x00000DB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package Level Enable/disable HDC (R/W). If CPUID.06H:EAX.[13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PKG_HDC_CTL (0x00000DB0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_k_g___h_d_c___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PKG_HDC_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_k_g___h_d_c___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PKG_HDC_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_k_g___h_d_c___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_PKG_HDC_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_k_g___h_d_c___c_t_l___r_e_g_i_s_t_e_r.html#a955e37c99c275b368f0805925302a096">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab6ba16c1afbded879a9b83e378a484b2">MSR_IA32_PKG_HDC_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab6ba16c1afbded879a9b83e378a484b2">MSR_IA32_PKG_HDC_CTL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_k_g___h_d_c___c_t_l___r_e_g_i_s_t_e_r.html#a955e37c99c275b368f0805925302a096">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PKG_HDC_CTL is defined as IA32_PKG_HDC_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab51d407543ce3bc35013d842a04319d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PLATFORM_DCA_CAP&#160;&#160;&#160;0x000001F8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCA Capability (R). If CPUID.01H: ECX[18] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PLATFORM_DCA_CAP (0x000001F8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aab51d407543ce3bc35013d842a04319d">MSR_IA32_PLATFORM_DCA_CAP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PLATFORM_DCA_CAP is defined as IA32_PLATFORM_DCA_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2bd2b1cf6cc8b68d31846b5ae8db6423"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PLATFORM_ID&#160;&#160;&#160;0x00000017</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Platform ID (RO) The operating system can use this MSR to determine "slot" information for the processor and the proper microcode update to load. Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PLATFORM_ID (0x00000017) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_PLATFORM_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_PLATFORM_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_IA32_PLATFORM_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html#a7d2b03cedf1a0a29388f63d440903350">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2bd2b1cf6cc8b68d31846b5ae8db6423">MSR_IA32_PLATFORM_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PLATFORM_ID is defined as IA32_PLATFORM_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4dbfd225c46097e17606030ba682d418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PM_CTL1&#160;&#160;&#160;0x00000DB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable/disable HWP (R/W). If CPUID.06H:EAX.[13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PM_CTL1 (0x00000DB1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_m___c_t_l1___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_CTL1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_m___c_t_l1___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_CTL1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_m___c_t_l1___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_CTL1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_m___c_t_l1___r_e_g_i_s_t_e_r.html#a65938fba14c60c182e1738850e5eb908">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4dbfd225c46097e17606030ba682d418">MSR_IA32_PM_CTL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4dbfd225c46097e17606030ba682d418">MSR_IA32_PM_CTL1</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_m___c_t_l1___r_e_g_i_s_t_e_r.html#a65938fba14c60c182e1738850e5eb908">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PM_CTL1 is defined as IA32_PM_CTL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abddd1da0038405de86cc56660088f09f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PM_ENABLE&#160;&#160;&#160;0x00000770</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable/disable HWP (R/W). If CPUID.06H:EAX.[7] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PM_ENABLE (0x00000770) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_m___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_m___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_m___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IA32_PM_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_m___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab6d04d7e4c8824165c752b4805c81f4b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abddd1da0038405de86cc56660088f09f">MSR_IA32_PM_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abddd1da0038405de86cc56660088f09f">MSR_IA32_PM_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_m___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab6d04d7e4c8824165c752b4805c81f4b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PM_ENABLE is defined as IA32_PM_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad054799742ccbb1480db8d67c2cb8257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC0&#160;&#160;&#160;0x000000C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae14ac72b77f8cfedb22858727d03b647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC1&#160;&#160;&#160;0x000000C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6214cb0ad2047b2fee5005955eb2b6da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC2&#160;&#160;&#160;0x000000C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acf3866d84c913c0ba8d04c52331f5504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC3&#160;&#160;&#160;0x000000C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afc0062b3d20af2df4e682245c5ccfe25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC4&#160;&#160;&#160;0x000000C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f943147e6d501ce966cc2880ba2c634"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC5&#160;&#160;&#160;0x000000C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeeae61eeaa8ca9ed7f27659275a5e7b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC6&#160;&#160;&#160;0x000000C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af4412f2b302dea789d9827e3132ff05e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PMC7&#160;&#160;&#160;0x000000C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Performance Counters (R/W). MSR_IA32_PMCn is supported if CPUID.0AH: EAX[15:8] &gt; n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PMCn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad054799742ccbb1480db8d67c2cb8257">MSR_IA32_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PMC0 is defined as IA32_PMC0 in SDM. MSR_IA32_PMC1 is defined as IA32_PMC1 in SDM. MSR_IA32_PMC2 is defined as IA32_PMC2 in SDM. MSR_IA32_PMC3 is defined as IA32_PMC3 in SDM. MSR_IA32_PMC4 is defined as IA32_PMC4 in SDM. MSR_IA32_PMC5 is defined as IA32_PMC5 in SDM. MSR_IA32_PMC6 is defined as IA32_PMC6 in SDM. MSR_IA32_PMC7 is defined as IA32_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada79ddee0efe768a46d7539bc0c50f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_PQR_ASSOC&#160;&#160;&#160;0x00000C8F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resource Association Register (R/W). If ( (CPUID.(EAX=07H, ECX=0):EBX[12] =1) or (CPUID.(EAX=07H, ECX=0):EBX[15] =1 ) ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_PQR_ASSOC (0x00000C8F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_IA32_PQR_ASSOC_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_IA32_PQR_ASSOC_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_IA32_PQR_ASSOC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#a9c12dadce974dddfd724c4b60124dd1a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ada79ddee0efe768a46d7539bc0c50f44">MSR_IA32_PQR_ASSOC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ada79ddee0efe768a46d7539bc0c50f44">MSR_IA32_PQR_ASSOC</a>, Msr.<a class="code" href="union_m_s_r___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#a9c12dadce974dddfd724c4b60124dd1a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_PQR_ASSOC is defined as IA32_PQR_ASSOC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5978de8929e6239533a3c6aac5ab53d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_QM_CTR&#160;&#160;&#160;0x00000C8E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Monitoring Counter Register (R/O). If ( CPUID.(EAX=07H, ECX=0):EBX.[12] = 1 ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_QM_CTR (0x00000C8E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___q_m___c_t_r___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_CTR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___q_m___c_t_r___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_CTR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___q_m___c_t_r___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_CTR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___q_m___c_t_r___r_e_g_i_s_t_e_r.html#a2bca1bfca8ad2bfd4d6c406c8fb65edf">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a5978de8929e6239533a3c6aac5ab53d8">MSR_IA32_QM_CTR</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_QM_CTR is defined as IA32_QM_CTR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6aa06cb39b2a7819c509366674d8c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_QM_EVTSEL&#160;&#160;&#160;0x00000C8D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Monitoring Event Select Register (R/W). If ( CPUID.(EAX=07H, ECX=0):EBX.[12] = 1 ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_QM_EVTSEL (0x00000C8D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_EVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_EVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_IA32_QM_EVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a997900df9c173b781adfeb75786eed32">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af6aa06cb39b2a7819c509366674d8c81">MSR_IA32_QM_EVTSEL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af6aa06cb39b2a7819c509366674d8c81">MSR_IA32_QM_EVTSEL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a997900df9c173b781adfeb75786eed32">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_QM_EVTSEL is defined as IA32_QM_EVTSEL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a681e8ea22bd926e963104e5df54dc352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR0_A&#160;&#160;&#160;0x00000580</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n Start Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_A </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_A is defined as IA32_RTIT_ADDR0_A in SDM. MSR_IA32_RTIT_ADDR1_A is defined as IA32_RTIT_ADDR1_A in SDM. MSR_IA32_RTIT_ADDR2_A is defined as IA32_RTIT_ADDR2_A in SDM. MSR_IA32_RTIT_ADDR3_A is defined as IA32_RTIT_ADDR3_A in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a909ff074a6bca83d703cc1d928cf1545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR0_B&#160;&#160;&#160;0x00000581</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n End Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_B </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_B is defined as IA32_RTIT_ADDR0_B in SDM. MSR_IA32_RTIT_ADDR1_B is defined as IA32_RTIT_ADDR1_B in SDM. MSR_IA32_RTIT_ADDR2_B is defined as IA32_RTIT_ADDR2_B in SDM. MSR_IA32_RTIT_ADDR3_B is defined as IA32_RTIT_ADDR3_B in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ade91fff88b7309fdab5d4969b6782232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR1_A&#160;&#160;&#160;0x00000582</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n Start Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_A </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_A is defined as IA32_RTIT_ADDR0_A in SDM. MSR_IA32_RTIT_ADDR1_A is defined as IA32_RTIT_ADDR1_A in SDM. MSR_IA32_RTIT_ADDR2_A is defined as IA32_RTIT_ADDR2_A in SDM. MSR_IA32_RTIT_ADDR3_A is defined as IA32_RTIT_ADDR3_A in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39d56fa3eedc58d1cae29efe4094233c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR1_B&#160;&#160;&#160;0x00000583</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n End Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_B </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_B is defined as IA32_RTIT_ADDR0_B in SDM. MSR_IA32_RTIT_ADDR1_B is defined as IA32_RTIT_ADDR1_B in SDM. MSR_IA32_RTIT_ADDR2_B is defined as IA32_RTIT_ADDR2_B in SDM. MSR_IA32_RTIT_ADDR3_B is defined as IA32_RTIT_ADDR3_B in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e123e9f7356d9b5eddcd65a83158ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR2_A&#160;&#160;&#160;0x00000584</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n Start Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_A </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_A is defined as IA32_RTIT_ADDR0_A in SDM. MSR_IA32_RTIT_ADDR1_A is defined as IA32_RTIT_ADDR1_A in SDM. MSR_IA32_RTIT_ADDR2_A is defined as IA32_RTIT_ADDR2_A in SDM. MSR_IA32_RTIT_ADDR3_A is defined as IA32_RTIT_ADDR3_A in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0cc8182826d4c33307421333d027c1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR2_B&#160;&#160;&#160;0x00000585</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n End Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_B </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_B is defined as IA32_RTIT_ADDR0_B in SDM. MSR_IA32_RTIT_ADDR1_B is defined as IA32_RTIT_ADDR1_B in SDM. MSR_IA32_RTIT_ADDR2_B is defined as IA32_RTIT_ADDR2_B in SDM. MSR_IA32_RTIT_ADDR3_B is defined as IA32_RTIT_ADDR3_B in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a78dfd655cde6f4f9070bc7885b67b080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR3_A&#160;&#160;&#160;0x00000586</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n Start Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_A </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a681e8ea22bd926e963104e5df54dc352">MSR_IA32_RTIT_ADDR0_A</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_A is defined as IA32_RTIT_ADDR0_A in SDM. MSR_IA32_RTIT_ADDR1_A is defined as IA32_RTIT_ADDR1_A in SDM. MSR_IA32_RTIT_ADDR2_A is defined as IA32_RTIT_ADDR2_A in SDM. MSR_IA32_RTIT_ADDR3_A is defined as IA32_RTIT_ADDR3_A in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad5a15f29c80580ebfb60e93eb8b54d3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_ADDR3_B&#160;&#160;&#160;0x00000587</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region n End Address (R/W). If (CPUID.(EAX=07H, ECX=1):EAX[2:0] &gt; n).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_ADDRn_B </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a909ff074a6bca83d703cc1d928cf1545">MSR_IA32_RTIT_ADDR0_B</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___a_d_d_r___r_e_g_i_s_t_e_r.html#a46e061936600d36d9e632a30ed5c36f2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_ADDR0_B is defined as IA32_RTIT_ADDR0_B in SDM. MSR_IA32_RTIT_ADDR1_B is defined as IA32_RTIT_ADDR1_B in SDM. MSR_IA32_RTIT_ADDR2_B is defined as IA32_RTIT_ADDR2_B in SDM. MSR_IA32_RTIT_ADDR3_B is defined as IA32_RTIT_ADDR3_B in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a83c64ec54cea4393a279306b429a17af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_CR3_MATCH&#160;&#160;&#160;0x00000572</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace Filter CR3 Match Register (R/W). If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_CR3_MATCH (0x00000572) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___c_r3___m_a_t_c_h___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CR3_MATCH_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___c_r3___m_a_t_c_h___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CR3_MATCH_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___c_r3___m_a_t_c_h___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CR3_MATCH_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___c_r3___m_a_t_c_h___r_e_g_i_s_t_e_r.html#a04febdf74ab10aac1c5d23985f272338">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a83c64ec54cea4393a279306b429a17af">MSR_IA32_RTIT_CR3_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a83c64ec54cea4393a279306b429a17af">MSR_IA32_RTIT_CR3_MATCH</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___c_r3___m_a_t_c_h___r_e_g_i_s_t_e_r.html#a04febdf74ab10aac1c5d23985f272338">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_CR3_MATCH is defined as IA32_RTIT_CR3_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2b8825896d2db2a66be6733b2f6a1bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_CTL&#160;&#160;&#160;0x00000570</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace Control Register (R/W). If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_CTL (0x00000570) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___c_t_l___r_e_g_i_s_t_e_r.html#a51d36c97631f8517966547742424d548">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad2b8825896d2db2a66be6733b2f6a1bd">MSR_IA32_RTIT_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad2b8825896d2db2a66be6733b2f6a1bd">MSR_IA32_RTIT_CTL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___c_t_l___r_e_g_i_s_t_e_r.html#a51d36c97631f8517966547742424d548">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_CTL is defined as IA32_RTIT_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2085be54808f3de4b38ea176d9ff733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_OUTPUT_BASE&#160;&#160;&#160;0x00000560</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace Output Base Register (R/W). If ((CPUID.(EAX=07H, ECX=0):EBX[25] = 1) &amp;&amp; ( (CPUID.(EAX=14H,ECX=0): ECX[0] = 1) (CPUID.(EAX=14H,ECX=0): ECX[2] = 1) ) ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_OUTPUT_BASE (0x00000560) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___b_a_s_e___r_e_g_i_s_t_e_r.html#a04091d62cdd2feff266036014e9f20f7">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae2085be54808f3de4b38ea176d9ff733">MSR_IA32_RTIT_OUTPUT_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae2085be54808f3de4b38ea176d9ff733">MSR_IA32_RTIT_OUTPUT_BASE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___b_a_s_e___r_e_g_i_s_t_e_r.html#a04091d62cdd2feff266036014e9f20f7">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_OUTPUT_BASE is defined as IA32_RTIT_OUTPUT_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0de575b0de7a581ddbd16b8166bd58cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_OUTPUT_MASK_PTRS&#160;&#160;&#160;0x00000561</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace Output Mask Pointers Register (R/W). If ((CPUID.(EAX=07H, ECX=0):EBX[25] = 1) &amp;&amp; ( (CPUID.(EAX=14H,ECX=0): ECX[0] = 1) (CPUID.(EAX=14H,ECX=0): ECX[2] = 1) ) ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_OUTPUT_MASK_PTRS (0x00000561) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___m_a_s_k___p_t_r_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_MASK_PTRS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___m_a_s_k___p_t_r_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_MASK_PTRS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___m_a_s_k___p_t_r_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_OUTPUT_MASK_PTRS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___m_a_s_k___p_t_r_s___r_e_g_i_s_t_e_r.html#aa25d5b7f68c80d21971e6c22ba61053f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0de575b0de7a581ddbd16b8166bd58cb">MSR_IA32_RTIT_OUTPUT_MASK_PTRS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0de575b0de7a581ddbd16b8166bd58cb">MSR_IA32_RTIT_OUTPUT_MASK_PTRS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___o_u_t_p_u_t___m_a_s_k___p_t_r_s___r_e_g_i_s_t_e_r.html#aa25d5b7f68c80d21971e6c22ba61053f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_OUTPUT_MASK_PTRS is defined as IA32_RTIT_OUTPUT_MASK_PTRS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac37c145fe1845abc88636aacefd668c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_RTIT_STATUS&#160;&#160;&#160;0x00000571</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tracing Status Register (R/W). If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_RTIT_STATUS (0x00000571) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___r_t_i_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___r_t_i_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_RTIT_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a63820c022408466ef704262f23ab3be9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ac37c145fe1845abc88636aacefd668c7">MSR_IA32_RTIT_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ac37c145fe1845abc88636aacefd668c7">MSR_IA32_RTIT_STATUS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___r_t_i_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a63820c022408466ef704262f23ab3be9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_RTIT_STATUS is defined as IA32_RTIT_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1b9989da58180498c34075ff50ba7b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SGX_SVN_STATUS&#160;&#160;&#160;0x00000500</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and SVN Threshold of SGX Support for ACM (RO). If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SGX_SVN_STATUS (0x00000500) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_g_x___s_v_n___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SGX_SVN_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_g_x___s_v_n___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SGX_SVN_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___s_g_x___s_v_n___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SGX_SVN_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___s_g_x___s_v_n___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a832c3d6e4028afed72319881b1c14163">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a1b9989da58180498c34075ff50ba7b51">MSR_IA32_SGX_SVN_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SGX_SVN_STATUS is defined as IA32_SGX_SVN_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abfcc68100a7e1186507df0f9af57207f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SGXLEPUBKEYHASH0&#160;&#160;&#160;0x0000008C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA32_SGXLEPUBKEYHASH<a href="R/W">(64*n+63):(64*n)</a> Bits (64*n+63):(64*n) of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key. Read permitted If CPUID.(EAX=12H,ECX=0H):EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 &amp;&amp; IA32_FEATURE_CONTROL[17] = 1 &amp;&amp; IA32_FEATURE_CONTROL[0] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SGXLEPUBKEYHASHn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SGXLEPUBKEYHASH0 is defined as IA32_SGXLEPUBKEYHASH0 in SDM. MSR_IA32_SGXLEPUBKEYHASH1 is defined as IA32_SGXLEPUBKEYHASH1 in SDM. MSR_IA32_SGXLEPUBKEYHASH2 is defined as IA32_SGXLEPUBKEYHASH2 in SDM. MSR_IA32_SGXLEPUBKEYHASH3 is defined as IA32_SGXLEPUBKEYHASH3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2cce3cc2e44aa6ad32330cb592addc14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SGXLEPUBKEYHASH1&#160;&#160;&#160;0x0000008D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA32_SGXLEPUBKEYHASH<a href="R/W">(64*n+63):(64*n)</a> Bits (64*n+63):(64*n) of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key. Read permitted If CPUID.(EAX=12H,ECX=0H):EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 &amp;&amp; IA32_FEATURE_CONTROL[17] = 1 &amp;&amp; IA32_FEATURE_CONTROL[0] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SGXLEPUBKEYHASHn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SGXLEPUBKEYHASH0 is defined as IA32_SGXLEPUBKEYHASH0 in SDM. MSR_IA32_SGXLEPUBKEYHASH1 is defined as IA32_SGXLEPUBKEYHASH1 in SDM. MSR_IA32_SGXLEPUBKEYHASH2 is defined as IA32_SGXLEPUBKEYHASH2 in SDM. MSR_IA32_SGXLEPUBKEYHASH3 is defined as IA32_SGXLEPUBKEYHASH3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a76547175e79e95d21f8adb77538bced0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SGXLEPUBKEYHASH2&#160;&#160;&#160;0x0000008E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA32_SGXLEPUBKEYHASH<a href="R/W">(64*n+63):(64*n)</a> Bits (64*n+63):(64*n) of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key. Read permitted If CPUID.(EAX=12H,ECX=0H):EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 &amp;&amp; IA32_FEATURE_CONTROL[17] = 1 &amp;&amp; IA32_FEATURE_CONTROL[0] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SGXLEPUBKEYHASHn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SGXLEPUBKEYHASH0 is defined as IA32_SGXLEPUBKEYHASH0 in SDM. MSR_IA32_SGXLEPUBKEYHASH1 is defined as IA32_SGXLEPUBKEYHASH1 in SDM. MSR_IA32_SGXLEPUBKEYHASH2 is defined as IA32_SGXLEPUBKEYHASH2 in SDM. MSR_IA32_SGXLEPUBKEYHASH3 is defined as IA32_SGXLEPUBKEYHASH3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1c72b2fb4b09e77836318422ba740d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SGXLEPUBKEYHASH3&#160;&#160;&#160;0x0000008F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IA32_SGXLEPUBKEYHASH<a href="R/W">(64*n+63):(64*n)</a> Bits (64*n+63):(64*n) of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key. Read permitted If CPUID.(EAX=12H,ECX=0H):EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 &amp;&amp; IA32_FEATURE_CONTROL[17] = 1 &amp;&amp; IA32_FEATURE_CONTROL[0] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SGXLEPUBKEYHASHn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (MSR_IA32_SGXLEPUBKEYHASHn, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SGXLEPUBKEYHASH0 is defined as IA32_SGXLEPUBKEYHASH0 in SDM. MSR_IA32_SGXLEPUBKEYHASH1 is defined as IA32_SGXLEPUBKEYHASH1 in SDM. MSR_IA32_SGXLEPUBKEYHASH2 is defined as IA32_SGXLEPUBKEYHASH2 in SDM. MSR_IA32_SGXLEPUBKEYHASH3 is defined as IA32_SGXLEPUBKEYHASH3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6cf3fce2d24226ac2d49b2e59c57e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SMBASE&#160;&#160;&#160;0x0000009E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Base address of the logical processor's SMRAM image (RO, SMM only). If IA32_VMX_MISC[15].</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SMBASE (0x0000009E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab6cf3fce2d24226ac2d49b2e59c57e19">MSR_IA32_SMBASE</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SMBASE is defined as IA32_SMBASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeade26999f8ff49c4eebd9f265d28fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SMM_MONITOR_CTL&#160;&#160;&#160;0x0000009B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMM Monitor Configuration (R/W). If CPUID.01H: ECX[5]=1 or CPUID.01H: ECX[6] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SMM_MONITOR_CTL (0x0000009B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_m_m___m_o_n_i_t_o_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_SMM_MONITOR_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_m_m___m_o_n_i_t_o_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_SMM_MONITOR_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___s_m_m___m_o_n_i_t_o_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IA32_SMM_MONITOR_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___s_m_m___m_o_n_i_t_o_r___c_t_l___r_e_g_i_s_t_e_r.html#a9b4dd1a90d0bed8a757ad511ad5abe4e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aeade26999f8ff49c4eebd9f265d28fe7">MSR_IA32_SMM_MONITOR_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aeade26999f8ff49c4eebd9f265d28fe7">MSR_IA32_SMM_MONITOR_CTL</a>, Msr.<a class="code" href="union_m_s_r___i_a32___s_m_m___m_o_n_i_t_o_r___c_t_l___r_e_g_i_s_t_e_r.html#a9b4dd1a90d0bed8a757ad511ad5abe4e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SMM_MONITOR_CTL is defined as IA32_SMM_MONITOR_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7b4f4c74e5a344bbeaccea461a76127b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SMRR_PHYSBASE&#160;&#160;&#160;0x000001F2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMRR Base Address (Writeable only in SMM) Base address of SMM memory range. If IA32_MTRRCAP.SMRR[11] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SMRR_PHYSBASE (0x000001F2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#a666595bfe9e9b5ed73c08c4122bde3a0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7b4f4c74e5a344bbeaccea461a76127b">MSR_IA32_SMRR_PHYSBASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7b4f4c74e5a344bbeaccea461a76127b">MSR_IA32_SMRR_PHYSBASE</a>, Msr.<a class="code" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#a666595bfe9e9b5ed73c08c4122bde3a0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SMRR_PHYSBASE is defined as IA32_SMRR_PHYSBASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5beba64f6d8bd33b7791495d221227e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SMRR_PHYSMASK&#160;&#160;&#160;0x000001F3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMRR Range Mask (Writeable only in SMM) Range Mask of SMM memory range. If IA32_MTRRCAP[SMRR] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SMRR_PHYSMASK (0x000001F3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_IA32_SMRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a65c968819d6b9651badc85bde2f725c9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae5beba64f6d8bd33b7791495d221227e">MSR_IA32_SMRR_PHYSMASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae5beba64f6d8bd33b7791495d221227e">MSR_IA32_SMRR_PHYSMASK</a>, Msr.<a class="code" href="union_m_s_r___i_a32___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a65c968819d6b9651badc85bde2f725c9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SMRR_PHYSMASK is defined as IA32_SMRR_PHYSMASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0cbc478d87ff4fd64823ca55bb16e4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_STAR&#160;&#160;&#160;0xC0000081</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Call Target Address (R/W). If CPUID.80000001:EDX.[29] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_STAR (0xC0000081) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0cbc478d87ff4fd64823ca55bb16e4a2">MSR_IA32_STAR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0cbc478d87ff4fd64823ca55bb16e4a2">MSR_IA32_STAR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_STAR is defined as IA32_STAR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af27c61236f304c3910833c3b2ac9f060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SYSENTER_CS&#160;&#160;&#160;0x00000174</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSENTER_CS_MSR (R/W). Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SYSENTER_CS (0x00000174) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_y_s_e_n_t_e_r___c_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SYSENTER_CS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___s_y_s_e_n_t_e_r___c_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SYSENTER_CS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___s_y_s_e_n_t_e_r___c_s___r_e_g_i_s_t_e_r.html">MSR_IA32_SYSENTER_CS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___s_y_s_e_n_t_e_r___c_s___r_e_g_i_s_t_e_r.html#a8f2fe3e3bed88112ac3af3315a6c2dfe">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af27c61236f304c3910833c3b2ac9f060">MSR_IA32_SYSENTER_CS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af27c61236f304c3910833c3b2ac9f060">MSR_IA32_SYSENTER_CS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___s_y_s_e_n_t_e_r___c_s___r_e_g_i_s_t_e_r.html#a8f2fe3e3bed88112ac3af3315a6c2dfe">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SYSENTER_CS is defined as IA32_SYSENTER_CS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af3fe8fa08b4e04bc2ce3dc7fcb714e69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SYSENTER_EIP&#160;&#160;&#160;0x00000176</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSENTER_EIP_MSR (R/W). Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SYSENTER_EIP (0x00000176) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af3fe8fa08b4e04bc2ce3dc7fcb714e69">MSR_IA32_SYSENTER_EIP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#af3fe8fa08b4e04bc2ce3dc7fcb714e69">MSR_IA32_SYSENTER_EIP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SYSENTER_EIP is defined as IA32_SYSENTER_EIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2c9b62d7cfaa85f14dedb45c1be83954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_SYSENTER_ESP&#160;&#160;&#160;0x00000175</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSENTER_ESP_MSR (R/W). Introduced at Display Family / Display Model 06_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SYSENTER_ESP (0x00000175) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2c9b62d7cfaa85f14dedb45c1be83954">MSR_IA32_SYSENTER_ESP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2c9b62d7cfaa85f14dedb45c1be83954">MSR_IA32_SYSENTER_ESP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_SYSENTER_ESP is defined as IA32_SYSENTER_ESP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c7593ff4d8660a5321815f475084e42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_THERM_INTERRUPT&#160;&#160;&#160;0x0000019B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thermal Interrupt Control (R/W) Enables and disables the generation of an interrupt on temperature transitions detected with the processor's thermal sensors and thermal monitor. See Section 14.7.2, "Thermal Monitor.". If CPUID.01H:EDX[22] = 1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_THERM_INTERRUPT (0x0000019B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_INTERRUPT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_INTERRUPT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_INTERRUPT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html#af9afeda20181b32f4701e39739204180">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6c7593ff4d8660a5321815f475084e42">MSR_IA32_THERM_INTERRUPT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6c7593ff4d8660a5321815f475084e42">MSR_IA32_THERM_INTERRUPT</a>, Msr.<a class="code" href="union_m_s_r___i_a32___t_h_e_r_m___i_n_t_e_r_r_u_p_t___r_e_g_i_s_t_e_r.html#af9afeda20181b32f4701e39739204180">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_THERM_INTERRUPT is defined as IA32_THERM_INTERRUPT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3940bd7e7cc81fd9476152b71e29ea7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_THERM_STATUS&#160;&#160;&#160;0x0000019C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thermal Status Information (RO) Contains status information about the processor's thermal sensor and automatic thermal monitoring facilities. See Section 14.7.2, "Thermal Monitor". If CPUID.01H:EDX[22] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_THERM_STATUS (0x0000019C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_IA32_THERM_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___t_h_e_r_m___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a5d2470d0b67cec5218b2a73843b3e4d5">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a3940bd7e7cc81fd9476152b71e29ea7b">MSR_IA32_THERM_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_THERM_STATUS is defined as IA32_THERM_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a57c065df780ffad883bebf09a21667f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_THREAD_STALL&#160;&#160;&#160;0x00000DB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Per-Logical_Processor HDC Idle Residency (R/0). If CPUID.06H:EAX.[13] = 1. Stall_Cycle_Cnt (R/W) Stalled cycles due to HDC forced idle on this logical processor. See Section 14.5.4.1. If CPUID.06H:EAX.[13] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_THREAD_STALL (0x00000DB2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a57c065df780ffad883bebf09a21667f9">MSR_IA32_THREAD_STALL</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_THREAD_STALL is defined as IA32_THREAD_STALL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acf860eff087b44ec100c9f36f5bd34d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_TIME_STAMP_COUNTER&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 17.17, "Time-Stamp Counter.". Introduced at Display Family / Display Model 05_01H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_TIME_STAMP_COUNTER (0x00000010) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#acf860eff087b44ec100c9f36f5bd34d6">MSR_IA32_TIME_STAMP_COUNTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#acf860eff087b44ec100c9f36f5bd34d6">MSR_IA32_TIME_STAMP_COUNTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_TIME_STAMP_COUNTER is defined as IA32_TIME_STAMP_COUNTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3c2ea8d78c18bff33cbc317dcb213797"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_TSC_ADJUST&#160;&#160;&#160;0x0000003B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Per Logical Processor TSC Adjust (R/Write to clear). If CPUID.(EAX=07H, ECX=0H): EBX[1] = 1. THREAD_ADJUST: Local offset value of the IA32_TSC for a logical processor. Reset value is Zero. A write to IA32_TSC will modify the local offset in IA32_TSC_ADJUST and the content of IA32_TSC, but does not affect the internal invariant TSC hardware.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_TSC_ADJUST (0x0000003B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a3c2ea8d78c18bff33cbc317dcb213797">MSR_IA32_TSC_ADJUST</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a3c2ea8d78c18bff33cbc317dcb213797">MSR_IA32_TSC_ADJUST</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_TSC_ADJUST is defined as IA32_TSC_ADJUST in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a33287de1c5ad34fb07383e338fcb0d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_TSC_AUX&#160;&#160;&#160;0xC0000103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auxiliary TSC (RW). If CPUID.80000001H: EDX[27] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_TSC_AUX (0xC0000103) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___t_s_c___a_u_x___r_e_g_i_s_t_e_r.html">MSR_IA32_TSC_AUX_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___t_s_c___a_u_x___r_e_g_i_s_t_e_r.html">MSR_IA32_TSC_AUX_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___t_s_c___a_u_x___r_e_g_i_s_t_e_r.html">MSR_IA32_TSC_AUX_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___t_s_c___a_u_x___r_e_g_i_s_t_e_r.html#a42ae6d1b41119e6b383c01940795e1bb">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a33287de1c5ad34fb07383e338fcb0d0d">MSR_IA32_TSC_AUX</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a33287de1c5ad34fb07383e338fcb0d0d">MSR_IA32_TSC_AUX</a>, Msr.<a class="code" href="union_m_s_r___i_a32___t_s_c___a_u_x___r_e_g_i_s_t_e_r.html#a42ae6d1b41119e6b383c01940795e1bb">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_TSC_AUX is defined as IA32_TSC_AUX in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4f935066abd4330b55e5a5447cb67a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_TSC_DEADLINE&#160;&#160;&#160;0x000006E0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC Target of Local APIC's TSC Deadline Mode (R/W). If CPUID.01H:ECX.[24] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_TSC_DEADLINE (0x000006E0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4f935066abd4330b55e5a5447cb67a23">MSR_IA32_TSC_DEADLINE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a4f935066abd4330b55e5a5447cb67a23">MSR_IA32_TSC_DEADLINE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_TSC_DEADLINE is defined as IA32_TSC_DEADLINE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a74dfe38ca3c30ba14870261a66be8033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_BASIC&#160;&#160;&#160;0x00000480</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reporting Register of Basic VMX Capabilities (R/O) See Appendix A.1, "Basic
VMX Information.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_BASIC (0x00000480) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___v_m_x___b_a_s_i_c___r_e_g_i_s_t_e_r.html">MSR_IA32_VMX_BASIC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___v_m_x___b_a_s_i_c___r_e_g_i_s_t_e_r.html#af87d4c485c36a502eb000860994818d3">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a74dfe38ca3c30ba14870261a66be8033">MSR_IA32_VMX_BASIC</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_BASIC is defined as IA32_VMX_BASIC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23440f4a3dc67743f97ea0654a299327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_BASIC_REGISTER_MEMORY_TYPE_UNCACHEABLE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_m_s_r___i_a32___v_m_x___b_a_s_i_c___r_e_g_i_s_t_e_r.html#a83d4a700cc7fb878ed59348ab58dd486">MSR_IA32_VMX_BASIC_REGISTER.MemoryType</a> </p>

</div>
</div>
<a class="anchor" id="a31e1639cb742cc88262fec6525048165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_BASIC_REGISTER_MEMORY_TYPE_WRITE_BACK&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_m_s_r___i_a32___v_m_x___b_a_s_i_c___r_e_g_i_s_t_e_r.html#a83d4a700cc7fb878ed59348ab58dd486">MSR_IA32_VMX_BASIC_REGISTER.MemoryType</a> </p>

</div>
</div>
<a class="anchor" id="a58dc8e25cce4d85c050a21a05e9dfa7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_CR0_FIXED0&#160;&#160;&#160;0x00000486</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) See Appendix A.7, "VMX-Fixed Bits in CR0.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_CR0_FIXED0 (0x00000486) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a58dc8e25cce4d85c050a21a05e9dfa7c">MSR_IA32_VMX_CR0_FIXED0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_CR0_FIXED0 is defined as IA32_VMX_CR0_FIXED0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab96a3278a1015eacc98ea83ec0ff1426"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_CR0_FIXED1&#160;&#160;&#160;0x00000487</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) See Appendix A.7, "VMX-Fixed Bits in CR0.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_CR0_FIXED1 (0x00000487) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab96a3278a1015eacc98ea83ec0ff1426">MSR_IA32_VMX_CR0_FIXED1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_CR0_FIXED1 is defined as IA32_VMX_CR0_FIXED1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8bf1b6615fe5e7f946258cc1765463ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_CR4_FIXED0&#160;&#160;&#160;0x00000488</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Appendix A.8, "VMX-Fixed Bits in CR4.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_CR4_FIXED0 (0x00000488) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a8bf1b6615fe5e7f946258cc1765463ee">MSR_IA32_VMX_CR4_FIXED0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_CR4_FIXED0 is defined as IA32_VMX_CR4_FIXED0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adef8035fb30e780bbcfda31953b82be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_CR4_FIXED1&#160;&#160;&#160;0x00000489</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, "VMX-Fixed Bits in CR4.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_CR4_FIXED1 (0x00000489) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adef8035fb30e780bbcfda31953b82be8">MSR_IA32_VMX_CR4_FIXED1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_CR4_FIXED1 is defined as IA32_VMX_CR4_FIXED1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a218bcf50a51d8ffb1fc76cda0d183069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_ENTRY_CTLS&#160;&#160;&#160;0x00000484</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of VMentry Controls (R/O) See Appendix A.5, "VM-Entry Controls.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_ENTRY_CTLS (0x00000484) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a218bcf50a51d8ffb1fc76cda0d183069">MSR_IA32_VMX_ENTRY_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_ENTRY_CTLS is defined as IA32_VMX_ENTRY_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2fa074e61666f5f869cffb65a8952c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_EPT_VPID_CAP&#160;&#160;&#160;0x0000048C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of EPT and VPID (R/O) See Appendix A.10, "VPID and EPT Capabilities.". If ( CPUID.01H:ECX.[5] &amp;&amp; IA32_VMX_PROCBASED_C TLS[63] &amp;&amp; ( IA32_VMX_PROCBASED_C TLS2[33] IA32_VMX_PROCBASED_C TLS2[37]) ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_EPT_VPID_CAP (0x0000048C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a2fa074e61666f5f869cffb65a8952c2e">MSR_IA32_VMX_EPT_VPID_CAP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_EPT_VPID_CAP is defined as IA32_VMX_EPT_VPID_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a77fbae86e7d2122539d870424e3e3478"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_EXIT_CTLS&#160;&#160;&#160;0x00000483</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of VM-exit Controls (R/O) See Appendix A.4, "VM-Exit Controls.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_EXIT_CTLS (0x00000483) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a77fbae86e7d2122539d870424e3e3478">MSR_IA32_VMX_EXIT_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_EXIT_CTLS is defined as IA32_VMX_EXIT_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adee4e031af9a092d4ced8c6ca340ff19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_MISC&#160;&#160;&#160;0x00000485</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reporting Register of Miscellaneous VMX Capabilities (R/O) See Appendix A.6, "Miscellaneous Data.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_MISC (0x00000485) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_i_a32___v_m_x___m_i_s_c___r_e_g_i_s_t_e_r.html">IA32_VMX_MISC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_i_a32___v_m_x___m_i_s_c___r_e_g_i_s_t_e_r.html#ab02ac7ea2f490d608c81a094b996e27f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adee4e031af9a092d4ced8c6ca340ff19">MSR_IA32_VMX_MISC</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_MISC is defined as IA32_VMX_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a18b77cec4e58e8740849b399a5e2c49f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_PINBASED_CTLS&#160;&#160;&#160;0x00000481</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of Pinbased VM-execution Controls (R/O) See Appendix A.3.1, "Pin-Based VMExecution Controls.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_PINBASED_CTLS (0x00000481) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a18b77cec4e58e8740849b399a5e2c49f">MSR_IA32_VMX_PINBASED_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_PINBASED_CTLS is defined as IA32_VMX_PINBASED_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a56a7dd2fb8f9c9cbf8b677510f5e28f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_PROCBASED_CTLS&#160;&#160;&#160;0x00000482</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O) See Appendix A.3.2, "Primary Processor- Based VM-Execution
Controls.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_PROCBASED_CTLS (0x00000482) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a56a7dd2fb8f9c9cbf8b677510f5e28f1">MSR_IA32_VMX_PROCBASED_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_PROCBASED_CTLS is defined as IA32_VMX_PROCBASED_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a75722192369bdb75e44817211ecfacc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_PROCBASED_CTLS2&#160;&#160;&#160;0x0000048B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O) See Appendix A.3.3, "Secondary Processor- Based VM-Execution
Controls.". If ( CPUID.01H:ECX.[5] &amp;&amp; IA32_VMX_PROCBASED_C TLS[63]).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_PROCBASED_CTLS2 (0x0000048B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a75722192369bdb75e44817211ecfacc8">MSR_IA32_VMX_PROCBASED_CTLS2</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_PROCBASED_CTLS2 is defined as IA32_VMX_PROCBASED_CTLS2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a283786002cde0cfaaa97762c09e901bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_TRUE_ENTRY_CTLS&#160;&#160;&#160;0x00000490</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of VMentry Flex Controls (R/O) See Appendix A.5, "VM-Entry Controls.". If( CPUID.01H:ECX.[5] = 1 &amp;&amp; IA32_VMX_BASIC[55] ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_TRUE_ENTRY_CTLS (0x00000490) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a283786002cde0cfaaa97762c09e901bf">MSR_IA32_VMX_TRUE_ENTRY_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_TRUE_ENTRY_CTLS is defined as IA32_VMX_TRUE_ENTRY_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a880eb5d1956fb34092c9bec58514a65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_TRUE_EXIT_CTLS&#160;&#160;&#160;0x0000048F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of VM-exit Flex Controls (R/O) See Appendix A.4, "VM-Exit Controls.". If( CPUID.01H:ECX.[5] = 1 &amp;&amp; IA32_VMX_BASIC[55] ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_TRUE_EXIT_CTLS (0x0000048F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a880eb5d1956fb34092c9bec58514a65d">MSR_IA32_VMX_TRUE_EXIT_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_TRUE_EXIT_CTLS is defined as IA32_VMX_TRUE_EXIT_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9181b9b4a4c6fca26f657cdaf01e888e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_TRUE_PINBASED_CTLS&#160;&#160;&#160;0x0000048D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of Pinbased VM-execution Flex Controls (R/O) See Appendix A.3.1, "Pin-Based VMExecution Controls.". If ( CPUID.01H:ECX.[5] = 1 &amp;&amp; IA32_VMX_BASIC[55] ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_TRUE_PINBASED_CTLS (0x0000048D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9181b9b4a4c6fca26f657cdaf01e888e">MSR_IA32_VMX_TRUE_PINBASED_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_TRUE_PINBASED_CTLS is defined as IA32_VMX_TRUE_PINBASED_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae8eccd5c043149edaefd669b5669df85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_TRUE_PROCBASED_CTLS&#160;&#160;&#160;0x0000048E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of Primary Processor-based VM-execution Flex Controls (R/O) See Appendix A.3.2, "Primary Processor- Based VM-Execution
Controls.". If( CPUID.01H:ECX.[5] = 1 &amp;&amp; IA32_VMX_BASIC[55] ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_TRUE_PROCBASED_CTLS (0x0000048E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ae8eccd5c043149edaefd669b5669df85">MSR_IA32_VMX_TRUE_PROCBASED_CTLS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_TRUE_PROCBASED_CTLS is defined as IA32_VMX_TRUE_PROCBASED_CTLS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a81e660aa84e424680912f2492e76d8fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_VMCS_ENUM&#160;&#160;&#160;0x0000048A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, "VMCS Enumeration.". If CPUID.01H:ECX.[5] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_VMCS_ENUM (0x0000048A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a81e660aa84e424680912f2492e76d8fd">MSR_IA32_VMX_VMCS_ENUM</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_VMCS_ENUM is defined as IA32_VMX_VMCS_ENUM in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a017711520cc65f94c4ad3d2404a1632f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_VMX_VMFUNC&#160;&#160;&#160;0x00000491</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capability Reporting Register of VMfunction Controls (R/O). If( CPUID.01H:ECX.[5] = 1 &amp;&amp; IA32_VMX_BASIC[55] ).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_VMX_VMFUNC (0x00000491) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a017711520cc65f94c4ad3d2404a1632f">MSR_IA32_VMX_VMFUNC</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_VMX_VMFUNC is defined as IA32_VMX_VMFUNC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7c6d1ad751a22a84b2b4171a8fc71cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_APICID&#160;&#160;&#160;0x00000802</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC ID Register (R/O) See x2APIC Specification. If CPUID.01H:ECX[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_APICID (0x00000802) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7c6d1ad751a22a84b2b4171a8fc71cc7">MSR_IA32_X2APIC_APICID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_APICID is defined as IA32_X2APIC_APICID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab91a80ef1a2a7522e27d1d48ac3a99d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_CUR_COUNT&#160;&#160;&#160;0x00000839</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Current Count Register (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_CUR_COUNT (0x00000839) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ab91a80ef1a2a7522e27d1d48ac3a99d4">MSR_IA32_X2APIC_CUR_COUNT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_CUR_COUNT is defined as IA32_X2APIC_CUR_COUNT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a670026c6b885a6c9e3ad3ef7df35a77b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_DIV_CONF&#160;&#160;&#160;0x0000083E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Divide Configuration Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_DIV_CONF (0x0000083E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a670026c6b885a6c9e3ad3ef7df35a77b">MSR_IA32_X2APIC_DIV_CONF</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a670026c6b885a6c9e3ad3ef7df35a77b">MSR_IA32_X2APIC_DIV_CONF</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_DIV_CONF is defined as IA32_X2APIC_DIV_CONF in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b00af6b534f41f7bd8b448fefe767c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_EOI&#160;&#160;&#160;0x0000080B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC EOI Register (W/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_EOI (0x0000080B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a5b00af6b534f41f7bd8b448fefe767c5">MSR_IA32_X2APIC_EOI</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_EOI is defined as IA32_X2APIC_EOI in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a52ea2b7ae4a5374522f305695fd2825e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ESR&#160;&#160;&#160;0x00000828</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Error Status Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ESR (0x00000828) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a52ea2b7ae4a5374522f305695fd2825e">MSR_IA32_X2APIC_ESR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a52ea2b7ae4a5374522f305695fd2825e">MSR_IA32_X2APIC_ESR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ESR is defined as IA32_X2APIC_ESR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a593350de67709bcbca20dc46f955134f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ICR&#160;&#160;&#160;0x00000830</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Command Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ICR (0x00000830) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a593350de67709bcbca20dc46f955134f">MSR_IA32_X2APIC_ICR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a593350de67709bcbca20dc46f955134f">MSR_IA32_X2APIC_ICR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ICR is defined as IA32_X2APIC_ICR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a70e264dd986de842bf8e82a5a8d9012c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_INIT_COUNT&#160;&#160;&#160;0x00000838</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Initial Count Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_INIT_COUNT (0x00000838) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a70e264dd986de842bf8e82a5a8d9012c">MSR_IA32_X2APIC_INIT_COUNT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a70e264dd986de842bf8e82a5a8d9012c">MSR_IA32_X2APIC_INIT_COUNT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_INIT_COUNT is defined as IA32_X2APIC_INIT_COUNT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9f9d6707ac7e55111b34e57c2ba7a171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR0&#160;&#160;&#160;0x00000820</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aad2c0fd1c0bd3b301aed21560e600ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR1&#160;&#160;&#160;0x00000821</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7528b03beeb8aef4154d3d44b2574f25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR2&#160;&#160;&#160;0x00000822</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf6c2b85e473b25eba8bc88ee9718bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR3&#160;&#160;&#160;0x00000823</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a70180667a91adbb8d187bde6b50a4155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR4&#160;&#160;&#160;0x00000824</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6218de08aaffb733f046dadca5d1aeba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR5&#160;&#160;&#160;0x00000825</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7dc468753ab05a986a9dba4be7d182dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR6&#160;&#160;&#160;0x00000826</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa9e805194e9c19d520a369fdb9c15e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_IRR7&#160;&#160;&#160;0x00000827</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Interrupt Request Register Bits (n* 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_IRRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a9f9d6707ac7e55111b34e57c2ba7a171">MSR_IA32_X2APIC_IRR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_IRR0 is defined as IA32_X2APIC_IRR0 in SDM. MSR_IA32_X2APIC_IRR1 is defined as IA32_X2APIC_IRR1 in SDM. MSR_IA32_X2APIC_IRR2 is defined as IA32_X2APIC_IRR2 in SDM. MSR_IA32_X2APIC_IRR3 is defined as IA32_X2APIC_IRR3 in SDM. MSR_IA32_X2APIC_IRR4 is defined as IA32_X2APIC_IRR4 in SDM. MSR_IA32_X2APIC_IRR5 is defined as IA32_X2APIC_IRR5 in SDM. MSR_IA32_X2APIC_IRR6 is defined as IA32_X2APIC_IRR6 in SDM. MSR_IA32_X2APIC_IRR7 is defined as IA32_X2APIC_IRR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48e8ae91ee2883d8efae55a3a3ef3ce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR0&#160;&#160;&#160;0x00000810</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a28a67e9614aadb4514362a308d7283f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR1&#160;&#160;&#160;0x00000811</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36788eb87a384cbc1c5231d8ebafbc77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR2&#160;&#160;&#160;0x00000812</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="accf41bc5260954fb4178f45e57056e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR3&#160;&#160;&#160;0x00000813</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ecd29c78845bc0d7f33550af48b6d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR4&#160;&#160;&#160;0x00000814</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a605d8dc9dcac96df35a24a1cbfa07f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR5&#160;&#160;&#160;0x00000815</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adeff594059828417081d57c5da353752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR6&#160;&#160;&#160;0x00000816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4b9f798b9279d3f8faae1a5d9e68de60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_ISR7&#160;&#160;&#160;0x00000817</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC In-Service Register Bits (n * 32 + 31):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_ISRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a48e8ae91ee2883d8efae55a3a3ef3ce4">MSR_IA32_X2APIC_ISR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_ISR0 is defined as IA32_X2APIC_ISR0 in SDM. MSR_IA32_X2APIC_ISR1 is defined as IA32_X2APIC_ISR1 in SDM. MSR_IA32_X2APIC_ISR2 is defined as IA32_X2APIC_ISR2 in SDM. MSR_IA32_X2APIC_ISR3 is defined as IA32_X2APIC_ISR3 in SDM. MSR_IA32_X2APIC_ISR4 is defined as IA32_X2APIC_ISR4 in SDM. MSR_IA32_X2APIC_ISR5 is defined as IA32_X2APIC_ISR5 in SDM. MSR_IA32_X2APIC_ISR6 is defined as IA32_X2APIC_ISR6 in SDM. MSR_IA32_X2APIC_ISR7 is defined as IA32_X2APIC_ISR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf26226cd42a6ff8fd7218c149c8fb11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LDR&#160;&#160;&#160;0x0000080D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Logical Destination Register (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LDR (0x0000080D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#abf26226cd42a6ff8fd7218c149c8fb11">MSR_IA32_X2APIC_LDR</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LDR is defined as IA32_X2APIC_LDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad7cca89f686931763d0a44a6587d26c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_CMCI&#160;&#160;&#160;0x0000082F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT Corrected Machine Check Interrupt Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_CMCI (0x0000082F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad7cca89f686931763d0a44a6587d26c7">MSR_IA32_X2APIC_LVT_CMCI</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad7cca89f686931763d0a44a6587d26c7">MSR_IA32_X2APIC_LVT_CMCI</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_CMCI is defined as IA32_X2APIC_LVT_CMCI in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b51626cdcec04e5416a81c15c526d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_ERROR&#160;&#160;&#160;0x00000837</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT Error Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_ERROR (0x00000837) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6b51626cdcec04e5416a81c15c526d2e">MSR_IA32_X2APIC_LVT_ERROR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a6b51626cdcec04e5416a81c15c526d2e">MSR_IA32_X2APIC_LVT_ERROR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_ERROR is defined as IA32_X2APIC_LVT_ERROR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0ed963c7dc4d541688e87ba504a7d589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_LINT0&#160;&#160;&#160;0x00000835</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT LINT0 Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_LINT0 (0x00000835) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0ed963c7dc4d541688e87ba504a7d589">MSR_IA32_X2APIC_LVT_LINT0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a0ed963c7dc4d541688e87ba504a7d589">MSR_IA32_X2APIC_LVT_LINT0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_LINT0 is defined as IA32_X2APIC_LVT_LINT0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a030b49a06c009f5f5c7cba23ee3a4cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_LINT1&#160;&#160;&#160;0x00000836</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT LINT1 Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_LINT1 (0x00000836) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a030b49a06c009f5f5c7cba23ee3a4cf7">MSR_IA32_X2APIC_LVT_LINT1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a030b49a06c009f5f5c7cba23ee3a4cf7">MSR_IA32_X2APIC_LVT_LINT1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_LINT1 is defined as IA32_X2APIC_LVT_LINT1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afda6fdda095d4a60c1bfdb38911949b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_PMI&#160;&#160;&#160;0x00000834</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT Performance Monitor Interrupt Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_PMI (0x00000834) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#afda6fdda095d4a60c1bfdb38911949b1">MSR_IA32_X2APIC_LVT_PMI</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#afda6fdda095d4a60c1bfdb38911949b1">MSR_IA32_X2APIC_LVT_PMI</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_PMI is defined as IA32_X2APIC_LVT_PMI in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a132c70015a0c4e912f00b3ce5c205da0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_THERMAL&#160;&#160;&#160;0x00000833</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT Thermal Sensor Interrupt Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_THERMAL (0x00000833) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a132c70015a0c4e912f00b3ce5c205da0">MSR_IA32_X2APIC_LVT_THERMAL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a132c70015a0c4e912f00b3ce5c205da0">MSR_IA32_X2APIC_LVT_THERMAL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_THERMAL is defined as IA32_X2APIC_LVT_THERMAL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39fbebb14b0164f729a7c3fd6b78fe05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_LVT_TIMER&#160;&#160;&#160;0x00000832</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC LVT Timer Interrupt Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_LVT_TIMER (0x00000832) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a39fbebb14b0164f729a7c3fd6b78fe05">MSR_IA32_X2APIC_LVT_TIMER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a39fbebb14b0164f729a7c3fd6b78fe05">MSR_IA32_X2APIC_LVT_TIMER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_LVT_TIMER is defined as IA32_X2APIC_LVT_TIMER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc70b5cf3138337709d67d23b233b4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_PPR&#160;&#160;&#160;0x0000080A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Processor Priority Register (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_PPR (0x0000080A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adc70b5cf3138337709d67d23b233b4c2">MSR_IA32_X2APIC_PPR</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_PPR is defined as IA32_X2APIC_PPR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aba25603137982b770ce09617779a2fd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_SELF_IPI&#160;&#160;&#160;0x0000083F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Self IPI Register (W/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_SELF_IPI (0x0000083F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#aba25603137982b770ce09617779a2fd3">MSR_IA32_X2APIC_SELF_IPI</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_SELF_IPI is defined as IA32_X2APIC_SELF_IPI in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad7aef3f3e8375c10eacc6f3ac9df0987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_SIVR&#160;&#160;&#160;0x0000080F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Spurious Interrupt Vector Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_SIVR (0x0000080F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad7aef3f3e8375c10eacc6f3ac9df0987">MSR_IA32_X2APIC_SIVR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ad7aef3f3e8375c10eacc6f3ac9df0987">MSR_IA32_X2APIC_SIVR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_SIVR is defined as IA32_X2APIC_SIVR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adabfe8e30726e833d9f66088c30c54ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR0&#160;&#160;&#160;0x00000818</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a29c812096802419b161ca8611ac6693a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR1&#160;&#160;&#160;0x00000819</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a71259232b31f426f687e0214823654fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR2&#160;&#160;&#160;0x0000081A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a50e1992759763ad03f633c246d8c93e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR3&#160;&#160;&#160;0x0000081B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8d1d271f7645cfc14116b20b5756df79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR4&#160;&#160;&#160;0x0000081C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6e87efd19a4d51c4791afa0b7aab431b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR5&#160;&#160;&#160;0x0000081D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a52be9b8dc26913ec58d25c955d1b744a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR6&#160;&#160;&#160;0x0000081E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9ce853afffc289961d70fcfc84eb0d99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TMR7&#160;&#160;&#160;0x0000081F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Trigger Mode Register Bits (n * 32 + ):(n * 32) (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TMRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#adabfe8e30726e833d9f66088c30c54ad">MSR_IA32_X2APIC_TMR0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TMR0 is defined as IA32_X2APIC_TMR0 in SDM. MSR_IA32_X2APIC_TMR1 is defined as IA32_X2APIC_TMR1 in SDM. MSR_IA32_X2APIC_TMR2 is defined as IA32_X2APIC_TMR2 in SDM. MSR_IA32_X2APIC_TMR3 is defined as IA32_X2APIC_TMR3 in SDM. MSR_IA32_X2APIC_TMR4 is defined as IA32_X2APIC_TMR4 in SDM. MSR_IA32_X2APIC_TMR5 is defined as IA32_X2APIC_TMR5 in SDM. MSR_IA32_X2APIC_TMR6 is defined as IA32_X2APIC_TMR6 in SDM. MSR_IA32_X2APIC_TMR7 is defined as IA32_X2APIC_TMR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acd829b5fae3e38dfe5c5afb338f86ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_TPR&#160;&#160;&#160;0x00000808</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Task Priority Register (R/W). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_TPR (0x00000808) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#acd829b5fae3e38dfe5c5afb338f86ced">MSR_IA32_X2APIC_TPR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#acd829b5fae3e38dfe5c5afb338f86ced">MSR_IA32_X2APIC_TPR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_TPR is defined as IA32_X2APIC_TPR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ade78bec0b0cf3e83d02b4816614b7509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_X2APIC_VERSION&#160;&#160;&#160;0x00000803</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>x2APIC Version Register (R/O). If CPUID.01H:ECX.[21] = 1 &amp;&amp; IA32_APIC_BASE.[10] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_X2APIC_VERSION (0x00000803) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#ade78bec0b0cf3e83d02b4816614b7509">MSR_IA32_X2APIC_VERSION</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_X2APIC_VERSION is defined as IA32_X2APIC_VERSION in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d9a0ac4a66609fef5ca8155973d9fa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IA32_XSS&#160;&#160;&#160;0x00000DA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended Supervisor State Mask (R/W). If( CPUID.(0DH, 1):EAX.[3] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_XSS (0x00000DA0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___x_s_s___r_e_g_i_s_t_e_r.html">MSR_IA32_XSS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_a32___x_s_s___r_e_g_i_s_t_e_r.html">MSR_IA32_XSS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_a32___x_s_s___r_e_g_i_s_t_e_r.html">MSR_IA32_XSS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_a32___x_s_s___r_e_g_i_s_t_e_r.html#ac8446f429ea1b0646d8b14edd1386bfb">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7d9a0ac4a66609fef5ca8155973d9fa4">MSR_IA32_XSS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_architectural_msr_8h.html#a7d9a0ac4a66609fef5ca8155973d9fa4">MSR_IA32_XSS</a>, Msr.<a class="code" href="union_m_s_r___i_a32___x_s_s___r_e_g_i_s_t_e_r.html#ac8446f429ea1b0646d8b14edd1386bfb">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IA32_XSS is defined as IA32_XSS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0c60c3a74801cc6aef0c3cccfe155248"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM_FEATURES_IA32E&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define values for the MonitorFeatures field of <a class="el" href="struct_m_s_e_g___h_e_a_d_e_r.html">MSEG_HEADER</a> </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a73105c448a0a791cbb99585f21e99006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="_architectural_msr_8h.html#a73105c448a0a791cbb99585f21e99006">RTIT_TOPA_MEMORY_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The size of the associated output region usd by Topa. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a969304096795ae3a7ed07a206cd2b5c4"></a>RtitTopaMemorySize4K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a35e0246ed56985ac870d346bdb1071d5"></a>RtitTopaMemorySize8K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006af7743499570ab31416f0c9597296b5ca"></a>RtitTopaMemorySize16K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a18db3b48e4b3f427ec8644b2bea9baf3"></a>RtitTopaMemorySize32K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a2d071949fae5f186a40795b97209b737"></a>RtitTopaMemorySize64K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a23d2421d1fc4419c7069d3227bb74bf6"></a>RtitTopaMemorySize128K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a2d04f61f98c999f7163bf3096fb2b875"></a>RtitTopaMemorySize256K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a873d2bc3c84d5d53a04fab0dc4dd7c29"></a>RtitTopaMemorySize512K</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a7262c78b9171bdf53c10040f32a6afbc"></a>RtitTopaMemorySize1M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006ab652193d1f010797ab33ebda7d228532"></a>RtitTopaMemorySize2M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006ac9d0bf0498b5f28f434905abbbf20301"></a>RtitTopaMemorySize4M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a3e28bf387eb61798d8d48e64624c7c49"></a>RtitTopaMemorySize8M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006a144aee07e951ccafe561dcbc9d024629"></a>RtitTopaMemorySize16M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006ac641ffc9c2b6279fb2266cf34aee7124"></a>RtitTopaMemorySize32M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006aae92d2a923c193b504c7589f6bd941ee"></a>RtitTopaMemorySize64M</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a73105c448a0a791cbb99585f21e99006acc090bde45c7d3c8d8361ec25c672d65"></a>RtitTopaMemorySize128M</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ee16cea0340e4558b8b17c3b12ae3d0b.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_43dbc6def9233b1fec759bd8d9ab8e67.html">Include</a></li><li class="navelem"><a class="el" href="dir_175d7c7b75641d005b481f85e0215e40.html">Register</a></li><li class="navelem"><a class="el" href="dir_7c1b96f2d60b30b20dbccf2947fc7375.html">Intel</a></li><li class="navelem"><a class="el" href="_architectural_msr_8h.html">ArchitecturalMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:08 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
