
C:\Users\ricu\Atollic\TrueSTUDIO\ARM_workspace_7.0\RobotikCom\Debug\RobotikCom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018ac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001a34  08001a34  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001a34  08001a34  00011a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a38  08001a38  00011a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  08001a3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
  7 .bss          000000e8  20000080  20000080  00020080  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000168  20000168  00020080  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006c7a  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000013e7  00000000  00000000  00026d2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000860  00000000  00000000  00028118  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000788  00000000  00000000  00028978  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000317f  00000000  00000000  00029100  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002c77  00000000  00000000  0002c27f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0002eef6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002278  00000000  00000000  0002ef74  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000311ec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001a1c 	.word	0x08001a1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	08001a1c 	.word	0x08001a1c

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d038      	beq.n	8000256 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001ee:	0a1b      	lsrs	r3, r3, #8
 80001f0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f2:	7bfb      	ldrb	r3, [r7, #15]
 80001f4:	f1c3 0304 	rsb	r3, r3, #4
 80001f8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fa:	7b7a      	ldrb	r2, [r7, #13]
 80001fc:	7bfb      	ldrb	r3, [r7, #15]
 80001fe:	fa42 f303 	asr.w	r3, r2, r3
 8000202:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	785b      	ldrb	r3, [r3, #1]
 8000208:	461a      	mov	r2, r3
 800020a:	7bbb      	ldrb	r3, [r7, #14]
 800020c:	fa02 f303 	lsl.w	r3, r2, r3
 8000210:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	789a      	ldrb	r2, [r3, #2]
 8000216:	7b7b      	ldrb	r3, [r7, #13]
 8000218:	4013      	ands	r3, r2
 800021a:	b2da      	uxtb	r2, r3
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	4313      	orrs	r3, r2
 8000220:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000222:	7bfb      	ldrb	r3, [r7, #15]
 8000224:	011b      	lsls	r3, r3, #4
 8000226:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000228:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	4413      	add	r3, r2
 8000230:	7bfa      	ldrb	r2, [r7, #15]
 8000232:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000236:	4a14      	ldr	r2, [pc, #80]	; (8000288 <NVIC_Init+0xc0>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	095b      	lsrs	r3, r3, #5
 800023e:	b2db      	uxtb	r3, r3
 8000240:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	f003 031f 	and.w	r3, r3, #31
 800024a:	2101      	movs	r1, #1
 800024c:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000250:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000254:	e00f      	b.n	8000276 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000256:	490c      	ldr	r1, [pc, #48]	; (8000288 <NVIC_Init+0xc0>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	095b      	lsrs	r3, r3, #5
 800025e:	b2db      	uxtb	r3, r3
 8000260:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	f003 031f 	and.w	r3, r3, #31
 800026a:	2201      	movs	r2, #1
 800026c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800026e:	f100 0320 	add.w	r3, r0, #32
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000276:	bf00      	nop
 8000278:	3714      	adds	r7, #20
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4a0e      	ldr	r2, [pc, #56]	; (80002d0 <CAN_DeInit+0x44>)
 8000298:	4293      	cmp	r3, r2
 800029a:	d10a      	bne.n	80002b2 <CAN_DeInit+0x26>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 800029c:	2101      	movs	r1, #1
 800029e:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80002a2:	f000 fd73 	bl	8000d8c <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 80002a6:	2100      	movs	r1, #0
 80002a8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80002ac:	f000 fd6e 	bl	8000d8c <RCC_APB1PeriphResetCmd>
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
  }
}
 80002b0:	e009      	b.n	80002c6 <CAN_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 80002b2:	2101      	movs	r1, #1
 80002b4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80002b8:	f000 fd68 	bl	8000d8c <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 80002bc:	2100      	movs	r1, #0
 80002be:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80002c2:	f000 fd63 	bl	8000d8c <RCC_APB1PeriphResetCmd>
  }
}
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40006400 	.word	0x40006400

080002d4 <CAN_Init>:
  *         the configuration information for the CAN peripheral.
  * @retval Constant indicates initialization succeed which will be 
  *         CAN_InitStatus_Failed or CAN_InitStatus_Success.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	6039      	str	r1, [r7, #0]
  uint8_t InitStatus = CAN_InitStatus_Failed;
 80002de:	2300      	movs	r3, #0
 80002e0:	73fb      	strb	r3, [r7, #15]
  uint32_t wait_ack = 0x00000000;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f023 0202 	bic.w	r2, r3, #2
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f043 0201 	orr.w	r2, r3, #1
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80002fe:	e002      	b.n	8000306 <CAN_Init+0x32>
  {
    wait_ack++;
 8000300:	68bb      	ldr	r3, [r7, #8]
 8000302:	3301      	adds	r3, #1
 8000304:	60bb      	str	r3, [r7, #8]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	f003 0301 	and.w	r3, r3, #1
 800030e:	2b00      	cmp	r3, #0
 8000310:	d104      	bne.n	800031c <CAN_Init+0x48>
 8000312:	68bb      	ldr	r3, [r7, #8]
 8000314:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000318:	4293      	cmp	r3, r2
 800031a:	d1f1      	bne.n	8000300 <CAN_Init+0x2c>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	685b      	ldr	r3, [r3, #4]
 8000320:	f003 0301 	and.w	r3, r3, #1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d102      	bne.n	800032e <CAN_Init+0x5a>
  {
    InitStatus = CAN_InitStatus_Failed;
 8000328:	2300      	movs	r3, #0
 800032a:	73fb      	strb	r3, [r7, #15]
 800032c:	e09c      	b.n	8000468 <CAN_Init+0x194>
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 800032e:	683b      	ldr	r3, [r7, #0]
 8000330:	799b      	ldrb	r3, [r3, #6]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d106      	bne.n	8000344 <CAN_Init+0x70>
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	e005      	b.n	8000350 <CAN_Init+0x7c>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	79db      	ldrb	r3, [r3, #7]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d106      	bne.n	8000366 <CAN_Init+0x92>
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	e005      	b.n	8000372 <CAN_Init+0x9e>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	7a1b      	ldrb	r3, [r3, #8]
 8000376:	2b01      	cmp	r3, #1
 8000378:	d106      	bne.n	8000388 <CAN_Init+0xb4>
    {
      CANx->MCR |= CAN_MCR_AWUM;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	f043 0220 	orr.w	r2, r3, #32
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	e005      	b.n	8000394 <CAN_Init+0xc0>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f023 0220 	bic.w	r2, r3, #32
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	7a5b      	ldrb	r3, [r3, #9]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d106      	bne.n	80003aa <CAN_Init+0xd6>
    {
      CANx->MCR |= CAN_MCR_NART;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f043 0210 	orr.w	r2, r3, #16
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	601a      	str	r2, [r3, #0]
 80003a8:	e005      	b.n	80003b6 <CAN_Init+0xe2>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f023 0210 	bic.w	r2, r3, #16
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	7a9b      	ldrb	r3, [r3, #10]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d106      	bne.n	80003cc <CAN_Init+0xf8>
    {
      CANx->MCR |= CAN_MCR_RFLM;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	f043 0208 	orr.w	r2, r3, #8
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	e005      	b.n	80003d8 <CAN_Init+0x104>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	f023 0208 	bic.w	r2, r3, #8
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	7adb      	ldrb	r3, [r3, #11]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d106      	bne.n	80003ee <CAN_Init+0x11a>
    {
      CANx->MCR |= CAN_MCR_TXFP;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f043 0204 	orr.w	r2, r3, #4
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	601a      	str	r2, [r3, #0]
 80003ec:	e005      	b.n	80003fa <CAN_Init+0x126>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	f023 0204 	bic.w	r2, r3, #4
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80003fa:	683b      	ldr	r3, [r7, #0]
 80003fc:	789b      	ldrb	r3, [r3, #2]
 80003fe:	079a      	lsls	r2, r3, #30
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	78db      	ldrb	r3, [r3, #3]
 8000404:	061b      	lsls	r3, r3, #24
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000406:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	791b      	ldrb	r3, [r3, #4]
 800040c:	041b      	lsls	r3, r3, #16
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 800040e:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	051b      	lsls	r3, r3, #20
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000416:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8000418:	683b      	ldr	r3, [r7, #0]
 800041a:	881b      	ldrh	r3, [r3, #0]
 800041c:	3b01      	subs	r3, #1

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 800041e:	431a      	orrs	r2, r3
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	61da      	str	r2, [r3, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f023 0201 	bic.w	r2, r3, #1
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;
 8000430:	2300      	movs	r3, #0
 8000432:	60bb      	str	r3, [r7, #8]

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000434:	e002      	b.n	800043c <CAN_Init+0x168>
   {
     wait_ack++;
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	3301      	adds	r3, #1
 800043a:	60bb      	str	r3, [r7, #8]
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	f003 0301 	and.w	r3, r3, #1
 8000444:	2b00      	cmp	r3, #0
 8000446:	d004      	beq.n	8000452 <CAN_Init+0x17e>
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800044e:	4293      	cmp	r3, r2
 8000450:	d1f1      	bne.n	8000436 <CAN_Init+0x162>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	2b00      	cmp	r3, #0
 800045c:	d002      	beq.n	8000464 <CAN_Init+0x190>
    {
      InitStatus = CAN_InitStatus_Failed;
 800045e:	2300      	movs	r3, #0
 8000460:	73fb      	strb	r3, [r7, #15]
 8000462:	e001      	b.n	8000468 <CAN_Init+0x194>
    }
    else
    {
      InitStatus = CAN_InitStatus_Success ;
 8000464:	2301      	movs	r3, #1
 8000466:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
 8000468:	7bfb      	ldrb	r3, [r7, #15]
}
 800046a:	4618      	mov	r0, r3
 800046c:	3714      	adds	r7, #20
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop

08000478 <CAN_FilterInit>:
  * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that
  *         contains the configuration information.
  * @retval None
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  uint32_t filter_number_bit_pos = 0;
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	7a9b      	ldrb	r3, [r3, #10]
 8000488:	461a      	mov	r2, r3
 800048a:	2301      	movs	r3, #1
 800048c:	4093      	lsls	r3, r2
 800048e:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000490:	4a56      	ldr	r2, [pc, #344]	; (80005ec <CAN_FilterInit+0x174>)
 8000492:	4b56      	ldr	r3, [pc, #344]	; (80005ec <CAN_FilterInit+0x174>)
 8000494:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000498:	f043 0301 	orr.w	r3, r3, #1
 800049c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 80004a0:	4952      	ldr	r1, [pc, #328]	; (80005ec <CAN_FilterInit+0x174>)
 80004a2:	4b52      	ldr	r3, [pc, #328]	; (80005ec <CAN_FilterInit+0x174>)
 80004a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	43db      	mvns	r3, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	7b1b      	ldrb	r3, [r3, #12]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d125      	bne.n	8000506 <CAN_FilterInit+0x8e>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 80004ba:	494c      	ldr	r1, [pc, #304]	; (80005ec <CAN_FilterInit+0x174>)
 80004bc:	4b4b      	ldr	r3, [pc, #300]	; (80005ec <CAN_FilterInit+0x174>)
 80004be:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	43db      	mvns	r3, r3
 80004c6:	4013      	ands	r3, r2
 80004c8:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80004cc:	4947      	ldr	r1, [pc, #284]	; (80005ec <CAN_FilterInit+0x174>)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	7a9b      	ldrb	r3, [r3, #10]
 80004d2:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	88db      	ldrh	r3, [r3, #6]
 80004d8:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80004da:	687a      	ldr	r2, [r7, #4]
 80004dc:	8852      	ldrh	r2, [r2, #2]
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80004de:	431a      	orrs	r2, r3
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80004e0:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80004e4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80004e8:	4940      	ldr	r1, [pc, #256]	; (80005ec <CAN_FilterInit+0x174>)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	7a9b      	ldrb	r3, [r3, #10]
 80004ee:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	889b      	ldrh	r3, [r3, #4]
 80004f4:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 80004f6:	687a      	ldr	r2, [r7, #4]
 80004f8:	8812      	ldrh	r2, [r2, #0]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80004fa:	431a      	orrs	r2, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80004fc:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	440b      	add	r3, r1
 8000504:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	7b1b      	ldrb	r3, [r3, #12]
 800050a:	2b01      	cmp	r3, #1
 800050c:	d124      	bne.n	8000558 <CAN_FilterInit+0xe0>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 800050e:	4937      	ldr	r1, [pc, #220]	; (80005ec <CAN_FilterInit+0x174>)
 8000510:	4b36      	ldr	r3, [pc, #216]	; (80005ec <CAN_FilterInit+0x174>)
 8000512:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	4313      	orrs	r3, r2
 800051a:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800051e:	4933      	ldr	r1, [pc, #204]	; (80005ec <CAN_FilterInit+0x174>)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	7a9b      	ldrb	r3, [r3, #10]
 8000524:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	881b      	ldrh	r3, [r3, #0]
 800052a:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	8852      	ldrh	r2, [r2, #2]
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000530:	431a      	orrs	r2, r3
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000532:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000536:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800053a:	492c      	ldr	r1, [pc, #176]	; (80005ec <CAN_FilterInit+0x174>)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	7a9b      	ldrb	r3, [r3, #10]
 8000540:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	889b      	ldrh	r3, [r3, #4]
 8000546:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	88d2      	ldrh	r2, [r2, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800054c:	431a      	orrs	r2, r3
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800054e:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	440b      	add	r3, r1
 8000556:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	7adb      	ldrb	r3, [r3, #11]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d109      	bne.n	8000574 <CAN_FilterInit+0xfc>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000560:	4922      	ldr	r1, [pc, #136]	; (80005ec <CAN_FilterInit+0x174>)
 8000562:	4b22      	ldr	r3, [pc, #136]	; (80005ec <CAN_FilterInit+0x174>)
 8000564:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	43db      	mvns	r3, r3
 800056c:	4013      	ands	r3, r2
 800056e:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
 8000572:	e007      	b.n	8000584 <CAN_FilterInit+0x10c>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000574:	491d      	ldr	r1, [pc, #116]	; (80005ec <CAN_FilterInit+0x174>)
 8000576:	4b1d      	ldr	r3, [pc, #116]	; (80005ec <CAN_FilterInit+0x174>)
 8000578:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4313      	orrs	r3, r2
 8000580:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	891b      	ldrh	r3, [r3, #8]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d108      	bne.n	800059e <CAN_FilterInit+0x126>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 800058c:	4917      	ldr	r1, [pc, #92]	; (80005ec <CAN_FilterInit+0x174>)
 800058e:	4b17      	ldr	r3, [pc, #92]	; (80005ec <CAN_FilterInit+0x174>)
 8000590:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	43db      	mvns	r3, r3
 8000598:	4013      	ands	r3, r2
 800059a:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	891b      	ldrh	r3, [r3, #8]
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d107      	bne.n	80005b6 <CAN_FilterInit+0x13e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 80005a6:	4911      	ldr	r1, [pc, #68]	; (80005ec <CAN_FilterInit+0x174>)
 80005a8:	4b10      	ldr	r3, [pc, #64]	; (80005ec <CAN_FilterInit+0x174>)
 80005aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	4313      	orrs	r3, r2
 80005b2:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	7b5b      	ldrb	r3, [r3, #13]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d107      	bne.n	80005ce <CAN_FilterInit+0x156>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 80005be:	490b      	ldr	r1, [pc, #44]	; (80005ec <CAN_FilterInit+0x174>)
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <CAN_FilterInit+0x174>)
 80005c2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 80005ce:	4a07      	ldr	r2, [pc, #28]	; (80005ec <CAN_FilterInit+0x174>)
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <CAN_FilterInit+0x174>)
 80005d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80005d6:	f023 0301 	bic.w	r3, r3, #1
 80005da:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 80005de:	bf00      	nop
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40006400 	.word	0x40006400

080005f0 <CAN_Transmit>:
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
  uint8_t transmit_mailbox = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000606:	2b00      	cmp	r3, #0
 8000608:	d002      	beq.n	8000610 <CAN_Transmit+0x20>
  {
    transmit_mailbox = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	73fb      	strb	r3, [r7, #15]
 800060e:	e013      	b.n	8000638 <CAN_Transmit+0x48>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	689b      	ldr	r3, [r3, #8]
 8000614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000618:	2b00      	cmp	r3, #0
 800061a:	d002      	beq.n	8000622 <CAN_Transmit+0x32>
  {
    transmit_mailbox = 1;
 800061c:	2301      	movs	r3, #1
 800061e:	73fb      	strb	r3, [r7, #15]
 8000620:	e00a      	b.n	8000638 <CAN_Transmit+0x48>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <CAN_Transmit+0x44>
  {
    transmit_mailbox = 2;
 800062e:	2302      	movs	r3, #2
 8000630:	73fb      	strb	r3, [r7, #15]
 8000632:	e001      	b.n	8000638 <CAN_Transmit+0x48>
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000634:	2304      	movs	r3, #4
 8000636:	73fb      	strb	r3, [r7, #15]
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	2b04      	cmp	r3, #4
 800063c:	f000 809c 	beq.w	8000778 <CAN_Transmit+0x188>
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	7bfa      	ldrb	r2, [r7, #15]
 8000644:	6879      	ldr	r1, [r7, #4]
 8000646:	3218      	adds	r2, #24
 8000648:	0112      	lsls	r2, r2, #4
 800064a:	440a      	add	r2, r1
 800064c:	6812      	ldr	r2, [r2, #0]
 800064e:	f002 0201 	and.w	r2, r2, #1
 8000652:	6879      	ldr	r1, [r7, #4]
 8000654:	3318      	adds	r3, #24
 8000656:	011b      	lsls	r3, r3, #4
 8000658:	440b      	add	r3, r1
 800065a:	601a      	str	r2, [r3, #0]
    if (TxMessage->IDE == CAN_Id_Standard)
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	7a1b      	ldrb	r3, [r3, #8]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d113      	bne.n	800068c <CAN_Transmit+0x9c>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	7bfa      	ldrb	r2, [r7, #15]
 8000668:	6879      	ldr	r1, [r7, #4]
 800066a:	3218      	adds	r2, #24
 800066c:	0112      	lsls	r2, r2, #4
 800066e:	440a      	add	r2, r1
 8000670:	6811      	ldr	r1, [r2, #0]
 8000672:	683a      	ldr	r2, [r7, #0]
 8000674:	6812      	ldr	r2, [r2, #0]
 8000676:	0552      	lsls	r2, r2, #21
                                                  TxMessage->RTR);
 8000678:	6838      	ldr	r0, [r7, #0]
 800067a:	7a40      	ldrb	r0, [r0, #9]
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_Id_Standard)
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 800067c:	4302      	orrs	r2, r0
 800067e:	430a      	orrs	r2, r1
 8000680:	6879      	ldr	r1, [r7, #4]
 8000682:	3318      	adds	r3, #24
 8000684:	011b      	lsls	r3, r3, #4
 8000686:	440b      	add	r3, r1
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	e015      	b.n	80006b8 <CAN_Transmit+0xc8>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	7bfa      	ldrb	r2, [r7, #15]
 8000690:	6879      	ldr	r1, [r7, #4]
 8000692:	3218      	adds	r2, #24
 8000694:	0112      	lsls	r2, r2, #4
 8000696:	440a      	add	r2, r1
 8000698:	6811      	ldr	r1, [r2, #0]
 800069a:	683a      	ldr	r2, [r7, #0]
 800069c:	6852      	ldr	r2, [r2, #4]
 800069e:	00d2      	lsls	r2, r2, #3
                                                  TxMessage->IDE | \
 80006a0:	6838      	ldr	r0, [r7, #0]
 80006a2:	7a00      	ldrb	r0, [r0, #8]
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80006a4:	4302      	orrs	r2, r0
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
 80006a6:	6838      	ldr	r0, [r7, #0]
 80006a8:	7a40      	ldrb	r0, [r0, #9]
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
                                                  TxMessage->IDE | \
 80006aa:	4302      	orrs	r2, r0
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80006ac:	430a      	orrs	r2, r1
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	3318      	adds	r3, #24
 80006b2:	011b      	lsls	r3, r3, #4
 80006b4:	440b      	add	r3, r1
 80006b6:	601a      	str	r2, [r3, #0]
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	7a9b      	ldrb	r3, [r3, #10]
 80006bc:	f003 030f 	and.w	r3, r3, #15
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	729a      	strb	r2, [r3, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	7bfa      	ldrb	r2, [r7, #15]
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	3218      	adds	r2, #24
 80006ce:	0112      	lsls	r2, r2, #4
 80006d0:	440a      	add	r2, r1
 80006d2:	3204      	adds	r2, #4
 80006d4:	6812      	ldr	r2, [r2, #0]
 80006d6:	f022 020f 	bic.w	r2, r2, #15
 80006da:	6879      	ldr	r1, [r7, #4]
 80006dc:	3318      	adds	r3, #24
 80006de:	011b      	lsls	r3, r3, #4
 80006e0:	440b      	add	r3, r1
 80006e2:	3304      	adds	r3, #4
 80006e4:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	7bfa      	ldrb	r2, [r7, #15]
 80006ea:	6879      	ldr	r1, [r7, #4]
 80006ec:	3218      	adds	r2, #24
 80006ee:	0112      	lsls	r2, r2, #4
 80006f0:	440a      	add	r2, r1
 80006f2:	3204      	adds	r2, #4
 80006f4:	6812      	ldr	r2, [r2, #0]
 80006f6:	6839      	ldr	r1, [r7, #0]
 80006f8:	7a89      	ldrb	r1, [r1, #10]
 80006fa:	430a      	orrs	r2, r1
 80006fc:	6879      	ldr	r1, [r7, #4]
 80006fe:	3318      	adds	r3, #24
 8000700:	011b      	lsls	r3, r3, #4
 8000702:	440b      	add	r3, r1
 8000704:	3304      	adds	r3, #4
 8000706:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	7b92      	ldrb	r2, [r2, #14]
 800070e:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000710:	683a      	ldr	r2, [r7, #0]
 8000712:	7b52      	ldrb	r2, [r2, #13]
 8000714:	0412      	lsls	r2, r2, #16
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000716:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000718:	683a      	ldr	r2, [r7, #0]
 800071a:	7b12      	ldrb	r2, [r2, #12]
 800071c:	0212      	lsls	r2, r2, #8
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 800071e:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 8000720:	6839      	ldr	r1, [r7, #0]
 8000722:	7ac9      	ldrb	r1, [r1, #11]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000724:	430a      	orrs	r2, r1
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	011b      	lsls	r3, r3, #4
 800072a:	440b      	add	r3, r1
 800072c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000730:	601a      	str	r2, [r3, #0]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000732:	7bfb      	ldrb	r3, [r7, #15]
 8000734:	683a      	ldr	r2, [r7, #0]
 8000736:	7c92      	ldrb	r2, [r2, #18]
 8000738:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 800073a:	683a      	ldr	r2, [r7, #0]
 800073c:	7c52      	ldrb	r2, [r2, #17]
 800073e:	0412      	lsls	r2, r2, #16
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000740:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000742:	683a      	ldr	r2, [r7, #0]
 8000744:	7c12      	ldrb	r2, [r2, #16]
 8000746:	0212      	lsls	r2, r2, #8
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000748:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 800074a:	6839      	ldr	r1, [r7, #0]
 800074c:	7bc9      	ldrb	r1, [r1, #15]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 800074e:	430a      	orrs	r2, r1
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000750:	6879      	ldr	r1, [r7, #4]
 8000752:	011b      	lsls	r3, r3, #4
 8000754:	440b      	add	r3, r1
 8000756:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800075a:	601a      	str	r2, [r3, #0]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	7bfa      	ldrb	r2, [r7, #15]
 8000760:	6879      	ldr	r1, [r7, #4]
 8000762:	3218      	adds	r2, #24
 8000764:	0112      	lsls	r2, r2, #4
 8000766:	440a      	add	r2, r1
 8000768:	6812      	ldr	r2, [r2, #0]
 800076a:	f042 0201 	orr.w	r2, r2, #1
 800076e:	6879      	ldr	r1, [r7, #4]
 8000770:	3318      	adds	r3, #24
 8000772:	011b      	lsls	r3, r3, #4
 8000774:	440b      	add	r3, r1
 8000776:	601a      	str	r2, [r3, #0]
  }
  return transmit_mailbox;
 8000778:	7bfb      	ldrb	r3, [r7, #15]
}
 800077a:	4618      	mov	r0, r3
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop

08000788 <CAN_Receive>:
  * @param  RxMessage: pointer to a structure receive frame which contains CAN Id,
  *         CAN DLC, CAN data and FMI number.
  * @retval None
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	460b      	mov	r3, r1
 8000792:	607a      	str	r2, [r7, #4]
 8000794:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000796:	7afb      	ldrb	r3, [r7, #11]
 8000798:	68fa      	ldr	r2, [r7, #12]
 800079a:	331b      	adds	r3, #27
 800079c:	011b      	lsls	r3, r3, #4
 800079e:	4413      	add	r3, r2
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	b2da      	uxtb	r2, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	7a1b      	ldrb	r3, [r3, #8]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d109      	bne.n	80007ca <CAN_Receive+0x42>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80007b6:	7afb      	ldrb	r3, [r7, #11]
 80007b8:	68fa      	ldr	r2, [r7, #12]
 80007ba:	331b      	adds	r3, #27
 80007bc:	011b      	lsls	r3, r3, #4
 80007be:	4413      	add	r3, r2
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	0d5a      	lsrs	r2, r3, #21
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	e008      	b.n	80007dc <CAN_Receive+0x54>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 80007ca:	7afb      	ldrb	r3, [r7, #11]
 80007cc:	68fa      	ldr	r2, [r7, #12]
 80007ce:	331b      	adds	r3, #27
 80007d0:	011b      	lsls	r3, r3, #4
 80007d2:	4413      	add	r3, r2
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	08da      	lsrs	r2, r3, #3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80007dc:	7afb      	ldrb	r3, [r7, #11]
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	331b      	adds	r3, #27
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	4413      	add	r3, r2
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 80007f4:	7afb      	ldrb	r3, [r7, #11]
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	331b      	adds	r3, #27
 80007fa:	011b      	lsls	r3, r3, #4
 80007fc:	4413      	add	r3, r2
 80007fe:	3304      	adds	r3, #4
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	b2db      	uxtb	r3, r3
 8000804:	f003 030f 	and.w	r3, r3, #15
 8000808:	b2da      	uxtb	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800080e:	7afb      	ldrb	r3, [r7, #11]
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	331b      	adds	r3, #27
 8000814:	011b      	lsls	r3, r3, #4
 8000816:	4413      	add	r3, r2
 8000818:	3304      	adds	r3, #4
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	b2da      	uxtb	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000824:	7afb      	ldrb	r3, [r7, #11]
 8000826:	68fa      	ldr	r2, [r7, #12]
 8000828:	011b      	lsls	r3, r3, #4
 800082a:	4413      	add	r3, r2
 800082c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	b2da      	uxtb	r2, r3
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000838:	7afb      	ldrb	r3, [r7, #11]
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	4413      	add	r3, r2
 8000840:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	0a1b      	lsrs	r3, r3, #8
 8000848:	b2da      	uxtb	r2, r3
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 800084e:	7afb      	ldrb	r3, [r7, #11]
 8000850:	68fa      	ldr	r2, [r7, #12]
 8000852:	011b      	lsls	r3, r3, #4
 8000854:	4413      	add	r3, r2
 8000856:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	0c1b      	lsrs	r3, r3, #16
 800085e:	b2da      	uxtb	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000864:	7afb      	ldrb	r3, [r7, #11]
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	011b      	lsls	r3, r3, #4
 800086a:	4413      	add	r3, r2
 800086c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	0e1b      	lsrs	r3, r3, #24
 8000874:	b2da      	uxtb	r2, r3
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 800087a:	7afb      	ldrb	r3, [r7, #11]
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	011b      	lsls	r3, r3, #4
 8000880:	4413      	add	r3, r2
 8000882:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	b2da      	uxtb	r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 800088e:	7afb      	ldrb	r3, [r7, #11]
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	011b      	lsls	r3, r3, #4
 8000894:	4413      	add	r3, r2
 8000896:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80008a4:	7afb      	ldrb	r3, [r7, #11]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	011b      	lsls	r3, r3, #4
 80008aa:	4413      	add	r3, r2
 80008ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	0c1b      	lsrs	r3, r3, #16
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 80008ba:	7afb      	ldrb	r3, [r7, #11]
 80008bc:	68fa      	ldr	r2, [r7, #12]
 80008be:	011b      	lsls	r3, r3, #4
 80008c0:	4413      	add	r3, r2
 80008c2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	0e1b      	lsrs	r3, r3, #24
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 80008d0:	7afb      	ldrb	r3, [r7, #11]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d106      	bne.n	80008e4 <CAN_Receive+0x15c>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	68db      	ldr	r3, [r3, #12]
 80008da:	f043 0220 	orr.w	r2, r3, #32
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 80008e2:	e005      	b.n	80008f0 <CAN_Receive+0x168>
    CANx->RF0R |= CAN_RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	f043 0220 	orr.w	r2, r3, #32
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	611a      	str	r2, [r3, #16]
  }
}
 80008f0:	bf00      	nop
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <CAN_ITConfig>:
  * @param  NewState: new state of the CAN interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	4613      	mov	r3, r2
 8000908:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d006      	beq.n	800091e <CAN_ITConfig+0x22>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	695a      	ldr	r2, [r3, #20]
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	431a      	orrs	r2, r3
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	615a      	str	r2, [r3, #20]
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
  }
}
 800091c:	e006      	b.n	800092c <CAN_ITConfig+0x30>
    CANx->IER |= CAN_IT;
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	695a      	ldr	r2, [r3, #20]
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	43db      	mvns	r3, r3
 8000926:	401a      	ands	r2, r3
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	615a      	str	r2, [r3, #20]
  }
}
 800092c:	bf00      	nop
 800092e:	3714      	adds	r7, #20
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	460b      	mov	r3, r1
 8000942:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <DAC_SetChannel1Data+0x34>)
 800094a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800094c:	68fa      	ldr	r2, [r7, #12]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4413      	add	r3, r2
 8000952:	3308      	adds	r3, #8
 8000954:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	461a      	mov	r2, r3
 800095a:	887b      	ldrh	r3, [r7, #2]
 800095c:	6013      	str	r3, [r2, #0]
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40007400 	.word	0x40007400

08000970 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000984:	68fa      	ldr	r2, [r7, #12]
 8000986:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <DMA_Init+0xac>)
 8000988:	4013      	ands	r3, r2
 800098a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800099a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80009a6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	6a1b      	ldr	r3, [r3, #32]
 80009ac:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80009b2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80009be:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009c4:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	695b      	ldr	r3, [r3, #20]
 80009d6:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f023 0307 	bic.w	r3, r3, #7
 80009de:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e8:	4313      	orrs	r3, r2
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	691a      	ldr	r2, [r3, #16]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685a      	ldr	r2, [r3, #4]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	689a      	ldr	r2, [r3, #8]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	60da      	str	r2, [r3, #12]
}
 8000a0e:	bf00      	nop
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	f01c803f 	.word	0xf01c803f

08000a20 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a2c:	78fb      	ldrb	r3, [r7, #3]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d006      	beq.n	8000a40 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f043 0201 	orr.w	r2, r3, #1
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000a3e:	e005      	b.n	8000a4c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f023 0201 	bic.w	r2, r3, #1
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	601a      	str	r2, [r3, #0]
  }
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f003 0301 	and.w	r3, r3, #1
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d002      	beq.n	8000a76 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000a70:	2301      	movs	r3, #1
 8000a72:	73fb      	strb	r3, [r7, #15]
 8000a74:	e001      	b.n	8000a7a <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b087      	sub	sp, #28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000a92:	2300      	movs	r3, #0
 8000a94:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a15      	ldr	r2, [pc, #84]	; (8000af4 <DMA_GetFlagStatus+0x6c>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d802      	bhi.n	8000aa8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <DMA_GetFlagStatus+0x70>)
 8000aa4:	613b      	str	r3, [r7, #16]
 8000aa6:	e001      	b.n	8000aac <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000aa8:	4b14      	ldr	r3, [pc, #80]	; (8000afc <DMA_GetFlagStatus+0x74>)
 8000aaa:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	e002      	b.n	8000ac4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000aca:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000ace:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d002      	beq.n	8000ae0 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000ada:	2301      	movs	r3, #1
 8000adc:	75fb      	strb	r3, [r7, #23]
 8000ade:	e001      	b.n	8000ae4 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	371c      	adds	r7, #28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	4002640f 	.word	0x4002640f
 8000af8:	40026000 	.word	0x40026000
 8000afc:	40026400 	.word	0x40026400

08000b00 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a10      	ldr	r2, [pc, #64]	; (8000b50 <DMA_ClearFlag+0x50>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d802      	bhi.n	8000b18 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <DMA_ClearFlag+0x54>)
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	e001      	b.n	8000b1c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000b18:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <DMA_ClearFlag+0x58>)
 8000b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d007      	beq.n	8000b36 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000b2c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000b34:	e006      	b.n	8000b44 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000b3c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000b40:	68fa      	ldr	r2, [r7, #12]
 8000b42:	6093      	str	r3, [r2, #8]
  }    
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	4002640f 	.word	0x4002640f
 8000b54:	40026000 	.word	0x40026000
 8000b58:	40026400 	.word	0x40026400

08000b5c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b087      	sub	sp, #28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b66:	2300      	movs	r3, #0
 8000b68:	617b      	str	r3, [r7, #20]
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	613b      	str	r3, [r7, #16]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	e076      	b.n	8000c66 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b78:	2201      	movs	r2, #1
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d165      	bne.n	8000c60 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	2103      	movs	r1, #3
 8000b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	401a      	ands	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	791b      	ldrb	r3, [r3, #4]
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	005b      	lsls	r3, r3, #1
 8000bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbc:	431a      	orrs	r2, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	791b      	ldrb	r3, [r3, #4]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d003      	beq.n	8000bd2 <GPIO_Init+0x76>
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	791b      	ldrb	r3, [r3, #4]
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d12e      	bne.n	8000c30 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	689a      	ldr	r2, [r3, #8]
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	005b      	lsls	r3, r3, #1
 8000bda:	2103      	movs	r1, #3
 8000bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000be0:	43db      	mvns	r3, r3
 8000be2:	401a      	ands	r2, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	689a      	ldr	r2, [r3, #8]
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	795b      	ldrb	r3, [r3, #5]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	431a      	orrs	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	685a      	ldr	r2, [r3, #4]
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	2101      	movs	r1, #1
 8000c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	401a      	ands	r2, r3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685a      	ldr	r2, [r3, #4]
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	799b      	ldrb	r3, [r3, #6]
 8000c1e:	4619      	mov	r1, r3
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	fa01 f303 	lsl.w	r3, r1, r3
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	431a      	orrs	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	68da      	ldr	r2, [r3, #12]
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	2103      	movs	r1, #3
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	43db      	mvns	r3, r3
 8000c42:	401a      	ands	r2, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	68da      	ldr	r2, [r3, #12]
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	79db      	ldrb	r3, [r3, #7]
 8000c50:	4619      	mov	r1, r3
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	3301      	adds	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d985      	bls.n	8000b78 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	371c      	adds	r7, #28
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	460b      	mov	r3, r1
 8000c82:	807b      	strh	r3, [r7, #2]
 8000c84:	4613      	mov	r3, r2
 8000c86:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c90:	787a      	ldrb	r2, [r7, #1]
 8000c92:	887b      	ldrh	r3, [r7, #2]
 8000c94:	f003 0307 	and.w	r3, r3, #7
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000ca0:	887b      	ldrh	r3, [r7, #2]
 8000ca2:	08db      	lsrs	r3, r3, #3
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	08db      	lsrs	r3, r3, #3
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	461a      	mov	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3208      	adds	r2, #8
 8000cb4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000cb8:	887b      	ldrh	r3, [r7, #2]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	210f      	movs	r1, #15
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	ea02 0103 	and.w	r1, r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f100 0208 	add.w	r2, r0, #8
 8000cd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000cd6:	887b      	ldrh	r3, [r7, #2]
 8000cd8:	08db      	lsrs	r3, r3, #3
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	461a      	mov	r2, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	3208      	adds	r2, #8
 8000ce2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000cec:	887b      	ldrh	r3, [r7, #2]
 8000cee:	08db      	lsrs	r3, r3, #3
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3208      	adds	r2, #8
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cfe:	bf00      	nop
 8000d00:	3714      	adds	r7, #20
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d18:	78fb      	ldrb	r3, [r7, #3]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d006      	beq.n	8000d2c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000d1e:	490a      	ldr	r1, [pc, #40]	; (8000d48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000d2a:	e006      	b.n	8000d3a <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000d2c:	4906      	ldr	r1, [pc, #24]	; (8000d48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	4013      	ands	r3, r2
 8000d38:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40023800 	.word	0x40023800

08000d4c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	460b      	mov	r3, r1
 8000d56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d58:	78fb      	ldrb	r3, [r7, #3]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d006      	beq.n	8000d6c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d5e:	490a      	ldr	r1, [pc, #40]	; (8000d88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d60:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000d6a:	e006      	b.n	8000d7a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d6c:	4906      	ldr	r1, [pc, #24]	; (8000d88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	43db      	mvns	r3, r3
 8000d76:	4013      	ands	r3, r2
 8000d78:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800

08000d8c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d98:	78fb      	ldrb	r3, [r7, #3]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d006      	beq.n	8000dac <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000d9e:	490a      	ldr	r1, [pc, #40]	; (8000dc8 <RCC_APB1PeriphResetCmd+0x3c>)
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <RCC_APB1PeriphResetCmd+0x3c>)
 8000da2:	6a1a      	ldr	r2, [r3, #32]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8000daa:	e006      	b.n	8000dba <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000dac:	4906      	ldr	r1, [pc, #24]	; (8000dc8 <RCC_APB1PeriphResetCmd+0x3c>)
 8000dae:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <RCC_APB1PeriphResetCmd+0x3c>)
 8000db0:	6a1a      	ldr	r2, [r3, #32]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	43db      	mvns	r3, r3
 8000db6:	4013      	ands	r3, r2
 8000db8:	620b      	str	r3, [r1, #32]
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800

08000dcc <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	887a      	ldrh	r2, [r7, #2]
 8000ddc:	819a      	strh	r2, [r3, #12]
}
 8000dde:	bf00      	nop
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	460b      	mov	r3, r1
 8000df6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	891b      	ldrh	r3, [r3, #8]
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	887b      	ldrh	r3, [r7, #2]
 8000e04:	4013      	ands	r3, r2
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d002      	beq.n	8000e12 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	73fb      	strb	r3, [r7, #15]
 8000e10:	e001      	b.n	8000e16 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000e12:	2300      	movs	r3, #0
 8000e14:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000e28:	4b37      	ldr	r3, [pc, #220]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b37      	ldr	r3, [pc, #220]	; (8000f0c <Audio_MAL_IRQHandler+0xe8>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4619      	mov	r1, r3
 8000e32:	4610      	mov	r0, r2
 8000e34:	f7ff fe28 	bl	8000a88 <DMA_GetFlagStatus>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d062      	beq.n	8000f04 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000e3e:	4b34      	ldr	r3, [pc, #208]	; (8000f10 <Audio_MAL_IRQHandler+0xec>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d04a      	beq.n	8000edc <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000e46:	bf00      	nop
 8000e48:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fe03 	bl	8000a58 <DMA_GetCmdStatus>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1f7      	bne.n	8000e48 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000e58:	4b2b      	ldr	r3, [pc, #172]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b2b      	ldr	r3, [pc, #172]	; (8000f0c <Audio_MAL_IRQHandler+0xe8>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	4610      	mov	r0, r2
 8000e64:	f7ff fe4c 	bl	8000b00 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000e68:	4b2a      	ldr	r3, [pc, #168]	; (8000f14 <Audio_MAL_IRQHandler+0xf0>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	; (8000f18 <Audio_MAL_IRQHandler+0xf4>)
 8000e70:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000e72:	4b27      	ldr	r3, [pc, #156]	; (8000f10 <Audio_MAL_IRQHandler+0xec>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	bf28      	it	cs
 8000e7e:	4613      	movcs	r3, r2
 8000e80:	4a25      	ldr	r2, [pc, #148]	; (8000f18 <Audio_MAL_IRQHandler+0xf4>)
 8000e82:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000e84:	4b20      	ldr	r3, [pc, #128]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4923      	ldr	r1, [pc, #140]	; (8000f18 <Audio_MAL_IRQHandler+0xf4>)
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fd70 	bl	8000970 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000e90:	4b1d      	ldr	r3, [pc, #116]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2101      	movs	r1, #1
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fdc2 	bl	8000a20 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <Audio_MAL_IRQHandler+0xf0>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <Audio_MAL_IRQHandler+0xec>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf28      	it	cs
 8000eac:	460b      	movcs	r3, r1
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	4a18      	ldr	r2, [pc, #96]	; (8000f14 <Audio_MAL_IRQHandler+0xf0>)
 8000eb4:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000eb6:	4b16      	ldr	r3, [pc, #88]	; (8000f10 <Audio_MAL_IRQHandler+0xec>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <Audio_MAL_IRQHandler+0xec>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	bf28      	it	cs
 8000ec6:	460b      	movcs	r3, r1
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	4a11      	ldr	r2, [pc, #68]	; (8000f10 <Audio_MAL_IRQHandler+0xec>)
 8000ecc:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fda3 	bl	8000a20 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000eda:	e013      	b.n	8000f04 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000edc:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff fd9c 	bl	8000a20 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000ee8:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <Audio_MAL_IRQHandler+0xe4>)
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <Audio_MAL_IRQHandler+0xe8>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4610      	mov	r0, r2
 8000ef4:	f7ff fe04 	bl	8000b00 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <Audio_MAL_IRQHandler+0xf0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2100      	movs	r1, #0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f996 	bl	8001230 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000008 	.word	0x20000008
 8000f0c:	2000000c 	.word	0x2000000c
 8000f10:	20000000 	.word	0x20000000
 8000f14:	200000a0 	.word	0x200000a0
 8000f18:	200000e0 	.word	0x200000e0

08000f1c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000f20:	f7ff ff80 	bl	8000e24 <Audio_MAL_IRQHandler>
}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000f2c:	f7ff ff7a 	bl	8000e24 <Audio_MAL_IRQHandler>
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000f38:	2102      	movs	r1, #2
 8000f3a:	480d      	ldr	r0, [pc, #52]	; (8000f70 <SPI3_IRQHandler+0x3c>)
 8000f3c:	f7ff ff56 	bl	8000dec <SPI_I2S_GetFlagStatus>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d011      	beq.n	8000f6a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <SPI3_IRQHandler+0x40>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d106      	bne.n	8000f5c <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000f4e:	f000 f97b 	bl	8001248 <EVAL_AUDIO_GetSampleCallBack>
 8000f52:	4603      	mov	r3, r0
 8000f54:	4619      	mov	r1, r3
 8000f56:	2004      	movs	r0, #4
 8000f58:	f7ff fcee 	bl	8000938 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000f5c:	f000 f974 	bl	8001248 <EVAL_AUDIO_GetSampleCallBack>
 8000f60:	4603      	mov	r3, r0
 8000f62:	4619      	mov	r1, r3
 8000f64:	4802      	ldr	r0, [pc, #8]	; (8000f70 <SPI3_IRQHandler+0x3c>)
 8000f66:	f7ff ff31 	bl	8000dcc <SPI_I2S_SendData>
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40003c00 	.word	0x40003c00
 8000f74:	20000004 	.word	0x20000004

08000f78 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08e      	sub	sp, #56	; 0x38
 8000f7c:	af00      	add	r7, sp, #0
			}
		}
	}
#else		// Antrieb

	uint32_t delay=0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t wert=0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t soll=0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t ist=0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t state=0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t cmd=0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t running=0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	CAN1_RX_FRAME_t myRXFrame; // Puffer fr RX-Daten

	//SystemInit(); // Quarz Einstellungen aktivieren

	// Init der LEDs
	UB_Led_Init();
 8000fa0:	f000 fb98 	bl	80016d4 <UB_Led_Init>

	// Init vom CAN-1 (an PB8+PB9)
	UB_CAN1_Init();
 8000fa4:	f000 f984 	bl	80012b0 <UB_CAN1_Init>

	while(1)
	{
		// state machine
		if(running==2) {
 8000fa8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	f040 80f5 	bne.w	800119c <main+0x224>
			switch(cmd) {
 8000fb2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d002      	beq.n	8000fc0 <main+0x48>
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d077      	beq.n	80010ae <main+0x136>
 8000fbe:	e0ed      	b.n	800119c <main+0x224>
				case 1:
					switch(state) {
 8000fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d00c      	beq.n	8000fe2 <main+0x6a>
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d052      	beq.n	8001072 <main+0xfa>
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d000      	beq.n	8000fd2 <main+0x5a>
								running=0;
								delay=0;
							}
							break;
					}
					break;
 8000fd0:	e0e4      	b.n	800119c <main+0x224>
		if(running==2) {
			switch(cmd) {
				case 1:
					switch(state) {
						case 0:
							soll = wert;
 8000fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
							state++;
 8000fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fda:	3301      	adds	r3, #1
 8000fdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
							break;
 8000fe0:	e064      	b.n	80010ac <main+0x134>
						case 1:
							if(ist<soll) {
 8000fe2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d235      	bcs.n	8001056 <main+0xde>
								if(delay++%2500000==0){
 8000fea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fec:	1c53      	adds	r3, r2, #1
 8000fee:	637b      	str	r3, [r7, #52]	; 0x34
 8000ff0:	4b8b      	ldr	r3, [pc, #556]	; (8001220 <main+0x2a8>)
 8000ff2:	fba3 1302 	umull	r1, r3, r3, r2
 8000ff6:	0d1b      	lsrs	r3, r3, #20
 8000ff8:	498a      	ldr	r1, [pc, #552]	; (8001224 <main+0x2ac>)
 8000ffa:	fb01 f303 	mul.w	r3, r1, r3
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	2b00      	cmp	r3, #0
 8001002:	d118      	bne.n	8001036 <main+0xbe>
									// send monitoring value
									myTXFrame.can_id = 0x300;		// 0x300 COBID for monitoring
 8001004:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001008:	617b      	str	r3, [r7, #20]
									myTXFrame.anz_bytes = 4;		// length
 800100a:	2304      	movs	r3, #4
 800100c:	763b      	strb	r3, [r7, #24]
									myTXFrame.data[0] = ist;		// first byte
 800100e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001010:	b2db      	uxtb	r3, r3
 8001012:	767b      	strb	r3, [r7, #25]
									myTXFrame.data[1] = ist >> 8;	// second byte
 8001014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001016:	0a1b      	lsrs	r3, r3, #8
 8001018:	b2db      	uxtb	r3, r3
 800101a:	76bb      	strb	r3, [r7, #26]
									myTXFrame.data[2] = ist >> 16;	// third byte
 800101c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800101e:	0c1b      	lsrs	r3, r3, #16
 8001020:	b2db      	uxtb	r3, r3
 8001022:	76fb      	strb	r3, [r7, #27]
									myTXFrame.data[3] = ist >> 24;	// fourth byte
 8001024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001026:	0e1b      	lsrs	r3, r3, #24
 8001028:	b2db      	uxtb	r3, r3
 800102a:	773b      	strb	r3, [r7, #28]
									state++;
 800102c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001030:	3301      	adds	r3, #1
 8001032:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
								}
								if(delay%7500==0) {
 8001036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001038:	4b7b      	ldr	r3, [pc, #492]	; (8001228 <main+0x2b0>)
 800103a:	fba3 1302 	umull	r1, r3, r3, r2
 800103e:	0adb      	lsrs	r3, r3, #11
 8001040:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001044:	fb01 f303 	mul.w	r3, r1, r3
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d12d      	bne.n	80010aa <main+0x132>
									ist++;
 800104e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001050:	3301      	adds	r3, #1
 8001052:	62bb      	str	r3, [r7, #40]	; 0x28
								myTXFrame.can_id = 0x310;	// 0x310 COBID for CMDs finished
								myTXFrame.anz_bytes = 1;	// length
								myTXFrame.data[0] = cmd;	// cmd
								state++;
							}
							break;
 8001054:	e029      	b.n	80010aa <main+0x132>
									ist++;
								}
							}
							else{
								// send cmd finished
								myTXFrame.can_id = 0x310;	// 0x310 COBID for CMDs finished
 8001056:	f44f 7344 	mov.w	r3, #784	; 0x310
 800105a:	617b      	str	r3, [r7, #20]
								myTXFrame.anz_bytes = 1;	// length
 800105c:	2301      	movs	r3, #1
 800105e:	763b      	strb	r3, [r7, #24]
								myTXFrame.data[0] = cmd;	// cmd
 8001060:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001064:	767b      	strb	r3, [r7, #25]
								state++;
 8001066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800106a:	3301      	adds	r3, #1
 800106c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
							}
							break;
 8001070:	e01b      	b.n	80010aa <main+0x132>
						case 2:
							UB_CAN1_send_std_data(myTXFrame);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001078:	f000 f92e 	bl	80012d8 <UB_CAN1_send_std_data>
							if(ist<soll) {
 800107c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800107e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001080:	429a      	cmp	r2, r3
 8001082:	d206      	bcs.n	8001092 <main+0x11a>
								state=1;
 8001084:	2301      	movs	r3, #1
 8001086:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
								delay++;
 800108a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800108c:	3301      	adds	r3, #1
 800108e:	637b      	str	r3, [r7, #52]	; 0x34
								state=0;
								cmd=0;
								running=0;
								delay=0;
							}
							break;
 8001090:	e00c      	b.n	80010ac <main+0x134>
							if(ist<soll) {
								state=1;
								delay++;
							}
							else {
								state=0;
 8001092:	2300      	movs	r3, #0
 8001094:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
								cmd=0;
 8001098:	2300      	movs	r3, #0
 800109a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
								running=0;
 800109e:	2300      	movs	r3, #0
 80010a0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
								delay=0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	637b      	str	r3, [r7, #52]	; 0x34
							}
							break;
 80010a8:	e000      	b.n	80010ac <main+0x134>
								myTXFrame.can_id = 0x310;	// 0x310 COBID for CMDs finished
								myTXFrame.anz_bytes = 1;	// length
								myTXFrame.data[0] = cmd;	// cmd
								state++;
							}
							break;
 80010aa:	bf00      	nop
								running=0;
								delay=0;
							}
							break;
					}
					break;
 80010ac:	e076      	b.n	800119c <main+0x224>
				case 2:
					switch(state) {
 80010ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d00c      	beq.n	80010d0 <main+0x158>
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d052      	beq.n	8001160 <main+0x1e8>
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d000      	beq.n	80010c0 <main+0x148>
								delay=0;
							}
							UB_CAN1_send_std_data(myTXFrame);
							break;
					}
					break;
 80010be:	e06c      	b.n	800119a <main+0x222>
					}
					break;
				case 2:
					switch(state) {
						case 0:
							soll = wert;
 80010c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010c2:	62fb      	str	r3, [r7, #44]	; 0x2c
							state++;
 80010c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010c8:	3301      	adds	r3, #1
 80010ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
							break;
 80010ce:	e064      	b.n	800119a <main+0x222>
						case 1:
							if(ist<soll) {
 80010d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d235      	bcs.n	8001144 <main+0x1cc>
								if(delay++%2500000==0){
 80010d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80010da:	1c53      	adds	r3, r2, #1
 80010dc:	637b      	str	r3, [r7, #52]	; 0x34
 80010de:	4b50      	ldr	r3, [pc, #320]	; (8001220 <main+0x2a8>)
 80010e0:	fba3 1302 	umull	r1, r3, r3, r2
 80010e4:	0d1b      	lsrs	r3, r3, #20
 80010e6:	494f      	ldr	r1, [pc, #316]	; (8001224 <main+0x2ac>)
 80010e8:	fb01 f303 	mul.w	r3, r1, r3
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d118      	bne.n	8001124 <main+0x1ac>
									// send monitoring value
									myTXFrame.can_id = 0x300;		// 0x300 COBID for monitoring
 80010f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010f6:	617b      	str	r3, [r7, #20]
									myTXFrame.anz_bytes = 4;		// length
 80010f8:	2304      	movs	r3, #4
 80010fa:	763b      	strb	r3, [r7, #24]
									myTXFrame.data[0] = ist;		// first byte
 80010fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	767b      	strb	r3, [r7, #25]
									myTXFrame.data[1] = ist >> 8;	// second byte
 8001102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001104:	0a1b      	lsrs	r3, r3, #8
 8001106:	b2db      	uxtb	r3, r3
 8001108:	76bb      	strb	r3, [r7, #26]
									myTXFrame.data[2] = ist >> 16;	// third byte
 800110a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800110c:	0c1b      	lsrs	r3, r3, #16
 800110e:	b2db      	uxtb	r3, r3
 8001110:	76fb      	strb	r3, [r7, #27]
									myTXFrame.data[3] = ist >> 24;	// fourth byte
 8001112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001114:	0e1b      	lsrs	r3, r3, #24
 8001116:	b2db      	uxtb	r3, r3
 8001118:	773b      	strb	r3, [r7, #28]
									state++;
 800111a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800111e:	3301      	adds	r3, #1
 8001120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
								}
								if(delay%5000==0) {
 8001124:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001126:	4b41      	ldr	r3, [pc, #260]	; (800122c <main+0x2b4>)
 8001128:	fba3 1302 	umull	r1, r3, r3, r2
 800112c:	0b1b      	lsrs	r3, r3, #12
 800112e:	f241 3188 	movw	r1, #5000	; 0x1388
 8001132:	fb01 f303 	mul.w	r3, r1, r3
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d12d      	bne.n	8001198 <main+0x220>
									ist++;
 800113c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800113e:	3301      	adds	r3, #1
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
								myTXFrame.can_id = 0x310;	// 0x310 COBID for CMDs finished
								myTXFrame.anz_bytes = 1;	// length
								myTXFrame.data[0] = cmd;	// cmd
								state++;
							}
							break;
 8001142:	e029      	b.n	8001198 <main+0x220>
									ist++;
								}
							}
							else{
								// send cmd finished
								myTXFrame.can_id = 0x310;	// 0x310 COBID for CMDs finished
 8001144:	f44f 7344 	mov.w	r3, #784	; 0x310
 8001148:	617b      	str	r3, [r7, #20]
								myTXFrame.anz_bytes = 1;	// length
 800114a:	2301      	movs	r3, #1
 800114c:	763b      	strb	r3, [r7, #24]
								myTXFrame.data[0] = cmd;	// cmd
 800114e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001152:	767b      	strb	r3, [r7, #25]
								state++;
 8001154:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001158:	3301      	adds	r3, #1
 800115a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
							}
							break;
 800115e:	e01b      	b.n	8001198 <main+0x220>
						case 2:
							if(ist<soll) {
 8001160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001164:	429a      	cmp	r2, r3
 8001166:	d206      	bcs.n	8001176 <main+0x1fe>
								state=1;
 8001168:	2301      	movs	r3, #1
 800116a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
								delay++;
 800116e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001170:	3301      	adds	r3, #1
 8001172:	637b      	str	r3, [r7, #52]	; 0x34
 8001174:	e00a      	b.n	800118c <main+0x214>
							}
							else {
								state=0;
 8001176:	2300      	movs	r3, #0
 8001178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
								cmd=0;
 800117c:	2300      	movs	r3, #0
 800117e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
								running=0;
 8001182:	2300      	movs	r3, #0
 8001184:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
								delay=0;
 8001188:	2300      	movs	r3, #0
 800118a:	637b      	str	r3, [r7, #52]	; 0x34
							}
							UB_CAN1_send_std_data(myTXFrame);
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001192:	f000 f8a1 	bl	80012d8 <UB_CAN1_send_std_data>
							break;
 8001196:	e000      	b.n	800119a <main+0x222>
								myTXFrame.can_id = 0x310;	// 0x310 COBID for CMDs finished
								myTXFrame.anz_bytes = 1;	// length
								myTXFrame.data[0] = cmd;	// cmd
								state++;
							}
							break;
 8001198:	bf00      	nop
								delay=0;
							}
							UB_CAN1_send_std_data(myTXFrame);
							break;
					}
					break;
 800119a:	bf00      	nop
			}
		}
		// receive
		if(UB_CAN1_receive(&myRXFrame)==CAN1_RX_READY) {
 800119c:	463b      	mov	r3, r7
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 f8fc 	bl	800139c <UB_CAN1_receive>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	f47f aefe 	bne.w	8000fa8 <main+0x30>
			// Received CMD
			if(myRXFrame.can_id==0x100) {
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80011b2:	d112      	bne.n	80011da <main+0x262>
				if(running==0){
 80011b4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10e      	bne.n	80011da <main+0x262>
					running=1;
 80011bc:	2301      	movs	r3, #1
 80011be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
					state=0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					delay=0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34
					soll=0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					ist=0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62bb      	str	r3, [r7, #40]	; 0x28
					cmd = myRXFrame.data[0];
 80011d4:	7a7b      	ldrb	r3, [r7, #9]
 80011d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				}
			}
			// Received value to CMD
			if(myRXFrame.can_id==0x110) {
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80011e0:	f47f aee2 	bne.w	8000fa8 <main+0x30>
				if(running==1){
 80011e4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	f47f aedd 	bne.w	8000fa8 <main+0x30>
					running=2;
 80011ee:	2302      	movs	r3, #2
 80011f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
					state=0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					delay=0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	637b      	str	r3, [r7, #52]	; 0x34
					soll=0;
 80011fe:	2300      	movs	r3, #0
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c
					ist=0;
 8001202:	2300      	movs	r3, #0
 8001204:	62bb      	str	r3, [r7, #40]	; 0x28
					wert = myRXFrame.data[0] | myRXFrame.data[1] << 8 | myRXFrame.data[2] << 16 | myRXFrame.data[3] << 24;
 8001206:	7a7b      	ldrb	r3, [r7, #9]
 8001208:	461a      	mov	r2, r3
 800120a:	7abb      	ldrb	r3, [r7, #10]
 800120c:	021b      	lsls	r3, r3, #8
 800120e:	431a      	orrs	r2, r3
 8001210:	7afb      	ldrb	r3, [r7, #11]
 8001212:	041b      	lsls	r3, r3, #16
 8001214:	431a      	orrs	r2, r3
 8001216:	7b3b      	ldrb	r3, [r7, #12]
 8001218:	061b      	lsls	r3, r3, #24
 800121a:	4313      	orrs	r3, r2
 800121c:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
		}
	}
 800121e:	e6c3      	b.n	8000fa8 <main+0x30>
 8001220:	6b5fca6b 	.word	0x6b5fca6b
 8001224:	002625a0 	.word	0x002625a0
 8001228:	45e7b273 	.word	0x45e7b273
 800122c:	d1b71759 	.word	0xd1b71759

08001230 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 800123a:	bf00      	nop
}
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 800124c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001294 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001260:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001262:	e003      	b.n	800126c <LoopCopyDataInit>

08001264 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001266:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001268:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800126a:	3104      	adds	r1, #4

0800126c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800126c:	480b      	ldr	r0, [pc, #44]	; (800129c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001270:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001272:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001274:	d3f6      	bcc.n	8001264 <CopyDataInit>
  ldr  r2, =_sbss
 8001276:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001278:	e002      	b.n	8001280 <LoopFillZerobss>

0800127a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800127a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800127c:	f842 3b04 	str.w	r3, [r2], #4

08001280 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001282:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001284:	d3f9      	bcc.n	800127a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001286:	f000 faf1 	bl	800186c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800128a:	f000 fba1 	bl	80019d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800128e:	f7ff fe73 	bl	8000f78 <main>
  bx  lr    
 8001292:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001294:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8001298:	08001a3c 	.word	0x08001a3c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800129c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012a0:	20000080 	.word	0x20000080
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80012a4:	20000080 	.word	0x20000080
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80012a8:	20000168 	.word	0x20000168

080012ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC_IRQHandler>
	...

080012b0 <UB_CAN1_Init>:

//--------------------------------------------------------------
// Init von CAN1
//--------------------------------------------------------------
void UB_CAN1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  static uint8_t init_ok=0;

  // initialisierung darf nur einmal gemacht werden
  if(init_ok!=0) {
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <UB_CAN1_Init+0x24>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <UB_CAN1_Init+0x20>
    return;
  }

  // init vom NVIC
  P1_init_NVIC();
 80012bc:	f000 f8a4 	bl	8001408 <P1_init_NVIC>

  // init der GPIO
  P1_init_GPIO();
 80012c0:	f000 f8b6 	bl	8001430 <P1_init_GPIO>

  // init vom CAN
  P1_init_CAN();
 80012c4:	f000 f8f8 	bl	80014b8 <P1_init_CAN>

  // init Mode speichern
  init_ok=1;
 80012c8:	4b02      	ldr	r3, [pc, #8]	; (80012d4 <UB_CAN1_Init+0x24>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	e000      	b.n	80012d2 <UB_CAN1_Init+0x22>
{
  static uint8_t init_ok=0;

  // initialisierung darf nur einmal gemacht werden
  if(init_ok!=0) {
    return;
 80012d0:	bf00      	nop
  // init vom CAN
  P1_init_CAN();

  // init Mode speichern
  init_ok=1;
}
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	2000009c 	.word	0x2000009c

080012d8 <UB_CAN1_send_std_data>:
// Return_wert :
//  -> ERROR   , Frame wurde nicht gesendet
//  -> SUCCESS , Frame wurde gesendet
//--------------------------------------------------------------
ErrorStatus UB_CAN1_send_std_data(CAN1_TX_FRAME_t tx_frame)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b087      	sub	sp, #28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	463c      	mov	r4, r7
 80012e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint8_t n;
  uint32_t timeout;

  if(tx_frame.can_id>0x7FF) {
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012ea:	d301      	bcc.n	80012f0 <UB_CAN1_send_std_data+0x18>
    return(ERROR);
 80012ec:	2300      	movs	r3, #0
 80012ee:	e04b      	b.n	8001388 <UB_CAN1_send_std_data+0xb0>
  }

  if(tx_frame.anz_bytes>8) {
 80012f0:	793b      	ldrb	r3, [r7, #4]
 80012f2:	2b08      	cmp	r3, #8
 80012f4:	d901      	bls.n	80012fa <UB_CAN1_send_std_data+0x22>
    return(ERROR);
 80012f6:	2300      	movs	r3, #0
 80012f8:	e046      	b.n	8001388 <UB_CAN1_send_std_data+0xb0>
  }

  // daten frame vorbereiten
  CAN1_TxMessage.StdId = tx_frame.can_id;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	4a24      	ldr	r2, [pc, #144]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 80012fe:	6013      	str	r3, [r2, #0]
  CAN1_TxMessage.ExtId = 0x00;
 8001300:	4b23      	ldr	r3, [pc, #140]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 8001302:	2200      	movs	r2, #0
 8001304:	605a      	str	r2, [r3, #4]
  CAN1_TxMessage.RTR = CAN_RTR_DATA;
 8001306:	4b22      	ldr	r3, [pc, #136]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 8001308:	2200      	movs	r2, #0
 800130a:	725a      	strb	r2, [r3, #9]
  CAN1_TxMessage.IDE = CAN_ID_STD;
 800130c:	4b20      	ldr	r3, [pc, #128]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 800130e:	2200      	movs	r2, #0
 8001310:	721a      	strb	r2, [r3, #8]
  CAN1_TxMessage.DLC = tx_frame.anz_bytes;
 8001312:	793a      	ldrb	r2, [r7, #4]
 8001314:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 8001316:	729a      	strb	r2, [r3, #10]

  for(n=0;n<tx_frame.anz_bytes;n++) {
 8001318:	2300      	movs	r3, #0
 800131a:	75fb      	strb	r3, [r7, #23]
 800131c:	e00d      	b.n	800133a <UB_CAN1_send_std_data+0x62>
    CAN1_TxMessage.Data[n] = tx_frame.data[n];
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	7dfa      	ldrb	r2, [r7, #23]
 8001322:	f107 0118 	add.w	r1, r7, #24
 8001326:	440a      	add	r2, r1
 8001328:	f812 1c13 	ldrb.w	r1, [r2, #-19]
 800132c:	4a18      	ldr	r2, [pc, #96]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 800132e:	4413      	add	r3, r2
 8001330:	460a      	mov	r2, r1
 8001332:	72da      	strb	r2, [r3, #11]
  CAN1_TxMessage.ExtId = 0x00;
  CAN1_TxMessage.RTR = CAN_RTR_DATA;
  CAN1_TxMessage.IDE = CAN_ID_STD;
  CAN1_TxMessage.DLC = tx_frame.anz_bytes;

  for(n=0;n<tx_frame.anz_bytes;n++) {
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	3301      	adds	r3, #1
 8001338:	75fb      	strb	r3, [r7, #23]
 800133a:	793b      	ldrb	r3, [r7, #4]
 800133c:	7dfa      	ldrb	r2, [r7, #23]
 800133e:	429a      	cmp	r2, r3
 8001340:	d3ed      	bcc.n	800131e <UB_CAN1_send_std_data+0x46>
    CAN1_TxMessage.Data[n] = tx_frame.data[n];
  }

  // warten bis ein Transmit Register frei ist
  timeout=0;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  while(!(CAN1->TSR & CAN_TSR_TME0 || CAN1->TSR & CAN_TSR_TME1 || CAN1->TSR & CAN_TSR_TME2)) {
 8001346:	e006      	b.n	8001356 <UB_CAN1_send_std_data+0x7e>
    timeout++;
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	3301      	adds	r3, #1
 800134c:	613b      	str	r3, [r7, #16]
    if(timeout>CAN1_TX_TIMEOUT)  break;
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	4a10      	ldr	r2, [pc, #64]	; (8001394 <UB_CAN1_send_std_data+0xbc>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d812      	bhi.n	800137c <UB_CAN1_send_std_data+0xa4>
    CAN1_TxMessage.Data[n] = tx_frame.data[n];
  }

  // warten bis ein Transmit Register frei ist
  timeout=0;
  while(!(CAN1->TSR & CAN_TSR_TME0 || CAN1->TSR & CAN_TSR_TME1 || CAN1->TSR & CAN_TSR_TME2)) {
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <UB_CAN1_send_std_data+0xc0>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10d      	bne.n	800137e <UB_CAN1_send_std_data+0xa6>
 8001362:	4b0d      	ldr	r3, [pc, #52]	; (8001398 <UB_CAN1_send_std_data+0xc0>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d107      	bne.n	800137e <UB_CAN1_send_std_data+0xa6>
 800136e:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <UB_CAN1_send_std_data+0xc0>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0e6      	beq.n	8001348 <UB_CAN1_send_std_data+0x70>
 800137a:	e000      	b.n	800137e <UB_CAN1_send_std_data+0xa6>
    timeout++;
    if(timeout>CAN1_TX_TIMEOUT)  break;
 800137c:	bf00      	nop
  }

  // daten frame senden
  CAN_Transmit(CAN1, &CAN1_TxMessage);
 800137e:	4904      	ldr	r1, [pc, #16]	; (8001390 <UB_CAN1_send_std_data+0xb8>)
 8001380:	4805      	ldr	r0, [pc, #20]	; (8001398 <UB_CAN1_send_std_data+0xc0>)
 8001382:	f7ff f935 	bl	80005f0 <CAN_Transmit>

  return(SUCCESS);
 8001386:	2301      	movs	r3, #1
}
 8001388:	4618      	mov	r0, r3
 800138a:	371c      	adds	r7, #28
 800138c:	46bd      	mov	sp, r7
 800138e:	bd90      	pop	{r4, r7, pc}
 8001390:	20000130 	.word	0x20000130
 8001394:	0007a120 	.word	0x0007a120
 8001398:	40006400 	.word	0x40006400

0800139c <UB_CAN1_receive>:
// can_id     = Message Identifier
// anz_bytes  = Anzahl der Daten
// data[]     = Daten die empfangen wurden (nur bei Data-Frame)
//--------------------------------------------------------------
CAN1_STATUS_t UB_CAN1_receive(CAN1_RX_FRAME_t *rx_frame)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  CAN1_STATUS_t ret_wert=CAN1_RX_EMPTY;
 80013a4:	2300      	movs	r3, #0
 80013a6:	73fb      	strb	r3, [r7, #15]
  uint8_t n;

  if(can1_buffer.status==CAN1_RX_READY) {
 80013a8:	4b16      	ldr	r3, [pc, #88]	; (8001404 <UB_CAN1_receive+0x68>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d122      	bne.n	80013f6 <UB_CAN1_receive+0x5a>
    // wenn Frame empfangen wurde -> inhalt kopieren
    rx_frame->frame_mode=can1_buffer.frame_mode;
 80013b0:	4b14      	ldr	r3, [pc, #80]	; (8001404 <UB_CAN1_receive+0x68>)
 80013b2:	785a      	ldrb	r2, [r3, #1]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	701a      	strb	r2, [r3, #0]
    rx_frame->can_id=can1_buffer.can_id;
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <UB_CAN1_receive+0x68>)
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	605a      	str	r2, [r3, #4]
    rx_frame->anz_bytes=can1_buffer.anz_bytes;
 80013c0:	4b10      	ldr	r3, [pc, #64]	; (8001404 <UB_CAN1_receive+0x68>)
 80013c2:	7a1a      	ldrb	r2, [r3, #8]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	721a      	strb	r2, [r3, #8]
    for(n=0;n<8;n++) {
 80013c8:	2300      	movs	r3, #0
 80013ca:	73bb      	strb	r3, [r7, #14]
 80013cc:	e00b      	b.n	80013e6 <UB_CAN1_receive+0x4a>
      rx_frame->data[n]=can1_buffer.data[n];
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	7bba      	ldrb	r2, [r7, #14]
 80013d2:	490c      	ldr	r1, [pc, #48]	; (8001404 <UB_CAN1_receive+0x68>)
 80013d4:	440a      	add	r2, r1
 80013d6:	7a51      	ldrb	r1, [r2, #9]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	4413      	add	r3, r2
 80013dc:	460a      	mov	r2, r1
 80013de:	725a      	strb	r2, [r3, #9]
  if(can1_buffer.status==CAN1_RX_READY) {
    // wenn Frame empfangen wurde -> inhalt kopieren
    rx_frame->frame_mode=can1_buffer.frame_mode;
    rx_frame->can_id=can1_buffer.can_id;
    rx_frame->anz_bytes=can1_buffer.anz_bytes;
    for(n=0;n<8;n++) {
 80013e0:	7bbb      	ldrb	r3, [r7, #14]
 80013e2:	3301      	adds	r3, #1
 80013e4:	73bb      	strb	r3, [r7, #14]
 80013e6:	7bbb      	ldrb	r3, [r7, #14]
 80013e8:	2b07      	cmp	r3, #7
 80013ea:	d9f0      	bls.n	80013ce <UB_CAN1_receive+0x32>
      rx_frame->data[n]=can1_buffer.data[n];
    }

    ret_wert=CAN1_RX_READY;
 80013ec:	2301      	movs	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
    can1_buffer.status=CAN1_RX_EMPTY;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <UB_CAN1_receive+0x68>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
  }

  return(ret_wert);
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	20000154 	.word	0x20000154

08001408 <P1_init_NVIC>:
//--------------------------------------------------------------
// interne Funktion
// init vom NVIC
//--------------------------------------------------------------
void P1_init_NVIC(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef  NVIC_InitStructure;

  NVIC_InitStructure.NVIC_IRQChannel = CAN1_RX0_IRQn;
 800140e:	2314      	movs	r3, #20
 8001410:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0;
 8001412:	2300      	movs	r3, #0
 8001414:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0;
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800141a:	2301      	movs	r3, #1
 800141c:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	4618      	mov	r0, r3
 8001422:	f7fe fed1 	bl	80001c8 <NVIC_Init>
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop

08001430 <P1_init_GPIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller GPIOs
//--------------------------------------------------------------
void P1_init_GPIO(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

  // Clock Enable der Pins
  RCC_AHB1PeriphClockCmd(CAN1DEV.TX.CLK, ENABLE);
 8001436:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <P1_init_GPIO+0x84>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2101      	movs	r1, #1
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fc65 	bl	8000d0c <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(CAN1DEV.RX.CLK, ENABLE);
 8001442:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <P1_init_GPIO+0x84>)
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	2101      	movs	r1, #1
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fc5f 	bl	8000d0c <RCC_AHB1PeriphClockCmd>

  // CAN Alternative-Funktions mit den IO-Pins verbinden
  GPIO_PinAFConfig(CAN1DEV.TX.PORT, CAN1DEV.TX.SOURCE, GPIO_AF_CAN1);
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <P1_init_GPIO+0x84>)
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <P1_init_GPIO+0x84>)
 8001454:	7b1b      	ldrb	r3, [r3, #12]
 8001456:	b29b      	uxth	r3, r3
 8001458:	2209      	movs	r2, #9
 800145a:	4619      	mov	r1, r3
 800145c:	f7ff fc0c 	bl	8000c78 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CAN1DEV.RX.PORT, CAN1DEV.RX.SOURCE, GPIO_AF_CAN1);
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <P1_init_GPIO+0x84>)
 8001462:	6918      	ldr	r0, [r3, #16]
 8001464:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <P1_init_GPIO+0x84>)
 8001466:	7f1b      	ldrb	r3, [r3, #28]
 8001468:	b29b      	uxth	r3, r3
 800146a:	2209      	movs	r2, #9
 800146c:	4619      	mov	r1, r3
 800146e:	f7ff fc03 	bl	8000c78 <GPIO_PinAFConfig>

  // CAN als Alternative-Funktion als Ausgang mit PullUp
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001472:	2302      	movs	r3, #2
 8001474:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001476:	2302      	movs	r3, #2
 8001478:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800147a:	2300      	movs	r3, #0
 800147c:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 800147e:	2301      	movs	r3, #1
 8001480:	71fb      	strb	r3, [r7, #7]

  // TX-Pin
  GPIO_InitStructure.GPIO_Pin = CAN1DEV.TX.PIN;
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <P1_init_GPIO+0x84>)
 8001484:	889b      	ldrh	r3, [r3, #4]
 8001486:	603b      	str	r3, [r7, #0]
  GPIO_Init(CAN1DEV.TX.PORT, &GPIO_InitStructure);
 8001488:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <P1_init_GPIO+0x84>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	463a      	mov	r2, r7
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fb63 	bl	8000b5c <GPIO_Init>
  // RX-Pin
  GPIO_InitStructure.GPIO_Pin = CAN1DEV.RX.PIN;
 8001496:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <P1_init_GPIO+0x84>)
 8001498:	8a9b      	ldrh	r3, [r3, #20]
 800149a:	603b      	str	r3, [r7, #0]
  GPIO_Init(CAN1DEV.RX.PORT, &GPIO_InitStructure);
 800149c:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <P1_init_GPIO+0x84>)
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	463a      	mov	r2, r7
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fb59 	bl	8000b5c <GPIO_Init>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000010 	.word	0x20000010

080014b8 <P1_init_CAN>:
//--------------------------------------------------------------
// interne Funktion
// init der CAN-Schnittstelle
//--------------------------------------------------------------
void P1_init_CAN(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af00      	add	r7, sp, #0
  CAN_InitTypeDef        CAN_InitStructure;
  CAN_FilterInitTypeDef  CAN_FilterInitStructure;
  uint8_t n;

  // CAN Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);
 80014be:	2101      	movs	r1, #1
 80014c0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80014c4:	f7ff fc42 	bl	8000d4c <RCC_APB1PeriphClockCmd>

  // CAN deinit
  CAN_DeInit(CAN1);
 80014c8:	483f      	ldr	r0, [pc, #252]	; (80015c8 <P1_init_CAN+0x110>)
 80014ca:	f7fe fedf 	bl	800028c <CAN_DeInit>

  // init CAN
  CAN_InitStructure.CAN_TTCM = DISABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	75bb      	strb	r3, [r7, #22]
  CAN_InitStructure.CAN_ABOM = DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	75fb      	strb	r3, [r7, #23]
  CAN_InitStructure.CAN_AWUM = DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	763b      	strb	r3, [r7, #24]
  CAN_InitStructure.CAN_NART = DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	767b      	strb	r3, [r7, #25]
  CAN_InitStructure.CAN_RFLM = DISABLE;
 80014de:	2300      	movs	r3, #0
 80014e0:	76bb      	strb	r3, [r7, #26]
  CAN_InitStructure.CAN_TXFP = DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	76fb      	strb	r3, [r7, #27]
  CAN_InitStructure.CAN_Mode = CAN_Mode_Normal;
 80014e6:	2300      	movs	r3, #0
 80014e8:	74bb      	strb	r3, [r7, #18]
  CAN_InitStructure.CAN_SJW = CAN_SJW_1tq;
 80014ea:	2300      	movs	r3, #0
 80014ec:	74fb      	strb	r3, [r7, #19]

  // CAN Baudrate
  CAN_InitStructure.CAN_BS1 = CAN_BS1_14tq;
 80014ee:	230d      	movs	r3, #13
 80014f0:	753b      	strb	r3, [r7, #20]
  CAN_InitStructure.CAN_BS2 = CAN_BS2_6tq;
 80014f2:	2305      	movs	r3, #5
 80014f4:	757b      	strb	r3, [r7, #21]
  CAN_InitStructure.CAN_Prescaler = CAN1_CLOCK_PRESCALER;
 80014f6:	2304      	movs	r3, #4
 80014f8:	823b      	strh	r3, [r7, #16]
  CAN_Init(CAN1, &CAN_InitStructure);
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	4619      	mov	r1, r3
 8001500:	4831      	ldr	r0, [pc, #196]	; (80015c8 <P1_init_CAN+0x110>)
 8001502:	f7fe fee7 	bl	80002d4 <CAN_Init>

  // CAN Filter (keine CAN-Frames filtern)
  CAN_FilterInitStructure.CAN_FilterNumber = 0; // erste Nr fuer CAN1
 8001506:	2300      	movs	r3, #0
 8001508:	72bb      	strb	r3, [r7, #10]
  CAN_FilterInitStructure.CAN_FilterMode = CAN_FilterMode_IdMask;
 800150a:	2300      	movs	r3, #0
 800150c:	72fb      	strb	r3, [r7, #11]
  CAN_FilterInitStructure.CAN_FilterScale = CAN_FilterScale_32bit;
 800150e:	2301      	movs	r3, #1
 8001510:	733b      	strb	r3, [r7, #12]
  CAN_FilterInitStructure.CAN_FilterIdHigh = 0x0000;
 8001512:	2300      	movs	r3, #0
 8001514:	803b      	strh	r3, [r7, #0]
  CAN_FilterInitStructure.CAN_FilterIdLow = 0x0000;
 8001516:	2300      	movs	r3, #0
 8001518:	807b      	strh	r3, [r7, #2]
  CAN_FilterInitStructure.CAN_FilterMaskIdHigh = 0x0000;
 800151a:	2300      	movs	r3, #0
 800151c:	80bb      	strh	r3, [r7, #4]
  CAN_FilterInitStructure.CAN_FilterMaskIdLow = 0x0000;
 800151e:	2300      	movs	r3, #0
 8001520:	80fb      	strh	r3, [r7, #6]
  CAN_FilterInitStructure.CAN_FilterFIFOAssignment = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	813b      	strh	r3, [r7, #8]
  CAN_FilterInitStructure.CAN_FilterActivation = ENABLE;
 8001526:	2301      	movs	r3, #1
 8001528:	737b      	strb	r3, [r7, #13]
  CAN_FilterInit(&CAN_FilterInitStructure);
 800152a:	463b      	mov	r3, r7
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe ffa3 	bl	8000478 <CAN_FilterInit>

  // Init TX-Massage
  CAN1_TxMessage.StdId = 0x00;
 8001532:	4b26      	ldr	r3, [pc, #152]	; (80015cc <P1_init_CAN+0x114>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
  CAN1_TxMessage.ExtId = 0x00;
 8001538:	4b24      	ldr	r3, [pc, #144]	; (80015cc <P1_init_CAN+0x114>)
 800153a:	2200      	movs	r2, #0
 800153c:	605a      	str	r2, [r3, #4]
  CAN1_TxMessage.RTR = CAN_RTR_DATA;
 800153e:	4b23      	ldr	r3, [pc, #140]	; (80015cc <P1_init_CAN+0x114>)
 8001540:	2200      	movs	r2, #0
 8001542:	725a      	strb	r2, [r3, #9]
  CAN1_TxMessage.IDE = CAN_ID_STD;
 8001544:	4b21      	ldr	r3, [pc, #132]	; (80015cc <P1_init_CAN+0x114>)
 8001546:	2200      	movs	r2, #0
 8001548:	721a      	strb	r2, [r3, #8]
  CAN1_TxMessage.DLC = 0;
 800154a:	4b20      	ldr	r3, [pc, #128]	; (80015cc <P1_init_CAN+0x114>)
 800154c:	2200      	movs	r2, #0
 800154e:	729a      	strb	r2, [r3, #10]

  // Init RX-Massage
  CAN1_RxMessage.StdId = 0x00;
 8001550:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <P1_init_CAN+0x118>)
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
  CAN1_RxMessage.ExtId = 0x00;
 8001556:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <P1_init_CAN+0x118>)
 8001558:	2200      	movs	r2, #0
 800155a:	605a      	str	r2, [r3, #4]
  CAN1_RxMessage.IDE = CAN_ID_STD;
 800155c:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <P1_init_CAN+0x118>)
 800155e:	2200      	movs	r2, #0
 8001560:	721a      	strb	r2, [r3, #8]
  CAN1_RxMessage.DLC = 0;
 8001562:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <P1_init_CAN+0x118>)
 8001564:	2200      	movs	r2, #0
 8001566:	729a      	strb	r2, [r3, #10]
  CAN1_RxMessage.FMI = 0;
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <P1_init_CAN+0x118>)
 800156a:	2200      	movs	r2, #0
 800156c:	74da      	strb	r2, [r3, #19]

  // Init RX-Buffer
  can1_buffer.status=CAN1_RX_EMPTY;
 800156e:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <P1_init_CAN+0x11c>)
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]
  can1_buffer.frame_mode=CAN1_STD_DATA;
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <P1_init_CAN+0x11c>)
 8001576:	2200      	movs	r2, #0
 8001578:	705a      	strb	r2, [r3, #1]
  can1_buffer.can_id=0x00;
 800157a:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <P1_init_CAN+0x11c>)
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
  can1_buffer.anz_bytes=0;
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <P1_init_CAN+0x11c>)
 8001582:	2200      	movs	r2, #0
 8001584:	721a      	strb	r2, [r3, #8]

  for(n=0;n<8;n++) {
 8001586:	2300      	movs	r3, #0
 8001588:	77fb      	strb	r3, [r7, #31]
 800158a:	e011      	b.n	80015b0 <P1_init_CAN+0xf8>
    CAN1_RxMessage.Data[n] = 0x00;
 800158c:	7ffb      	ldrb	r3, [r7, #31]
 800158e:	4a10      	ldr	r2, [pc, #64]	; (80015d0 <P1_init_CAN+0x118>)
 8001590:	4413      	add	r3, r2
 8001592:	2200      	movs	r2, #0
 8001594:	72da      	strb	r2, [r3, #11]
    CAN1_TxMessage.Data[n] = 0x00;
 8001596:	7ffb      	ldrb	r3, [r7, #31]
 8001598:	4a0c      	ldr	r2, [pc, #48]	; (80015cc <P1_init_CAN+0x114>)
 800159a:	4413      	add	r3, r2
 800159c:	2200      	movs	r2, #0
 800159e:	72da      	strb	r2, [r3, #11]
    can1_buffer.data[n] = 0x00;
 80015a0:	7ffb      	ldrb	r3, [r7, #31]
 80015a2:	4a0c      	ldr	r2, [pc, #48]	; (80015d4 <P1_init_CAN+0x11c>)
 80015a4:	4413      	add	r3, r2
 80015a6:	2200      	movs	r2, #0
 80015a8:	725a      	strb	r2, [r3, #9]
  can1_buffer.status=CAN1_RX_EMPTY;
  can1_buffer.frame_mode=CAN1_STD_DATA;
  can1_buffer.can_id=0x00;
  can1_buffer.anz_bytes=0;

  for(n=0;n<8;n++) {
 80015aa:	7ffb      	ldrb	r3, [r7, #31]
 80015ac:	3301      	adds	r3, #1
 80015ae:	77fb      	strb	r3, [r7, #31]
 80015b0:	7ffb      	ldrb	r3, [r7, #31]
 80015b2:	2b07      	cmp	r3, #7
 80015b4:	d9ea      	bls.n	800158c <P1_init_CAN+0xd4>
    CAN1_TxMessage.Data[n] = 0x00;
    can1_buffer.data[n] = 0x00;
  }

  // Enable Interrupt
  CAN_ITConfig(CAN1, CAN_IT_FMP0, ENABLE);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2102      	movs	r1, #2
 80015ba:	4803      	ldr	r0, [pc, #12]	; (80015c8 <P1_init_CAN+0x110>)
 80015bc:	f7ff f99e 	bl	80008fc <CAN_ITConfig>
}
 80015c0:	bf00      	nop
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40006400 	.word	0x40006400
 80015cc:	20000130 	.word	0x20000130
 80015d0:	2000011c 	.word	0x2000011c
 80015d4:	20000154 	.word	0x20000154

080015d8 <P1_receive>:
//--------------------------------------------------------------
// interne Funktion
// kopiert empfangenen Frame in Frame_Buffer
//--------------------------------------------------------------
void P1_receive(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
  uint8_t n;

  if(can1_buffer.status==CAN1_RX_EMPTY) {
 80015de:	4b33      	ldr	r3, [pc, #204]	; (80016ac <P1_receive+0xd4>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d15c      	bne.n	80016a0 <P1_receive+0xc8>
    can1_buffer.anz_bytes=CAN1_RxMessage.DLC;
 80015e6:	4b32      	ldr	r3, [pc, #200]	; (80016b0 <P1_receive+0xd8>)
 80015e8:	7a9a      	ldrb	r2, [r3, #10]
 80015ea:	4b30      	ldr	r3, [pc, #192]	; (80016ac <P1_receive+0xd4>)
 80015ec:	721a      	strb	r2, [r3, #8]
    if(CAN1_RxMessage.RTR==CAN_RTR_DATA) {
 80015ee:	4b30      	ldr	r3, [pc, #192]	; (80016b0 <P1_receive+0xd8>)
 80015f0:	7a5b      	ldrb	r3, [r3, #9]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d130      	bne.n	8001658 <P1_receive+0x80>
      if(CAN1_RxMessage.IDE==CAN_ID_STD) {
 80015f6:	4b2e      	ldr	r3, [pc, #184]	; (80016b0 <P1_receive+0xd8>)
 80015f8:	7a1b      	ldrb	r3, [r3, #8]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d107      	bne.n	800160e <P1_receive+0x36>
        can1_buffer.can_id=CAN1_RxMessage.StdId;
 80015fe:	4b2c      	ldr	r3, [pc, #176]	; (80016b0 <P1_receive+0xd8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a2a      	ldr	r2, [pc, #168]	; (80016ac <P1_receive+0xd4>)
 8001604:	6053      	str	r3, [r2, #4]
        can1_buffer.frame_mode=CAN1_STD_DATA;
 8001606:	4b29      	ldr	r3, [pc, #164]	; (80016ac <P1_receive+0xd4>)
 8001608:	2200      	movs	r2, #0
 800160a:	705a      	strb	r2, [r3, #1]
 800160c:	e006      	b.n	800161c <P1_receive+0x44>
      }
      else {
        can1_buffer.can_id=CAN1_RxMessage.ExtId;
 800160e:	4b28      	ldr	r3, [pc, #160]	; (80016b0 <P1_receive+0xd8>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	4a26      	ldr	r2, [pc, #152]	; (80016ac <P1_receive+0xd4>)
 8001614:	6053      	str	r3, [r2, #4]
        can1_buffer.frame_mode=CAN1_EXT_DATA;
 8001616:	4b25      	ldr	r3, [pc, #148]	; (80016ac <P1_receive+0xd4>)
 8001618:	2202      	movs	r2, #2
 800161a:	705a      	strb	r2, [r3, #1]
      }
      for(n=0;n<8;n++) {
 800161c:	2300      	movs	r3, #0
 800161e:	71fb      	strb	r3, [r7, #7]
 8001620:	e016      	b.n	8001650 <P1_receive+0x78>
        if(n<can1_buffer.anz_bytes) {
 8001622:	4b22      	ldr	r3, [pc, #136]	; (80016ac <P1_receive+0xd4>)
 8001624:	7a1b      	ldrb	r3, [r3, #8]
 8001626:	79fa      	ldrb	r2, [r7, #7]
 8001628:	429a      	cmp	r2, r3
 800162a:	d209      	bcs.n	8001640 <P1_receive+0x68>
          can1_buffer.data[n]=CAN1_RxMessage.Data[n];
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	79fa      	ldrb	r2, [r7, #7]
 8001630:	491f      	ldr	r1, [pc, #124]	; (80016b0 <P1_receive+0xd8>)
 8001632:	440a      	add	r2, r1
 8001634:	7ad1      	ldrb	r1, [r2, #11]
 8001636:	4a1d      	ldr	r2, [pc, #116]	; (80016ac <P1_receive+0xd4>)
 8001638:	4413      	add	r3, r2
 800163a:	460a      	mov	r2, r1
 800163c:	725a      	strb	r2, [r3, #9]
 800163e:	e004      	b.n	800164a <P1_receive+0x72>
        }
        else {
          can1_buffer.data[n]=0x00;
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	4a1a      	ldr	r2, [pc, #104]	; (80016ac <P1_receive+0xd4>)
 8001644:	4413      	add	r3, r2
 8001646:	2200      	movs	r2, #0
 8001648:	725a      	strb	r2, [r3, #9]
      }
      else {
        can1_buffer.can_id=CAN1_RxMessage.ExtId;
        can1_buffer.frame_mode=CAN1_EXT_DATA;
      }
      for(n=0;n<8;n++) {
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	3301      	adds	r3, #1
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b07      	cmp	r3, #7
 8001654:	d9e5      	bls.n	8001622 <P1_receive+0x4a>
 8001656:	e020      	b.n	800169a <P1_receive+0xc2>
          can1_buffer.data[n]=0x00;
        }
      }
    }
    else {
      if(CAN1_RxMessage.IDE==CAN_ID_STD) {  
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <P1_receive+0xd8>)
 800165a:	7a1b      	ldrb	r3, [r3, #8]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d107      	bne.n	8001670 <P1_receive+0x98>
        can1_buffer.can_id=CAN1_RxMessage.StdId;
 8001660:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <P1_receive+0xd8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a11      	ldr	r2, [pc, #68]	; (80016ac <P1_receive+0xd4>)
 8001666:	6053      	str	r3, [r2, #4]
        can1_buffer.frame_mode=CAN1_STD_REMOTE;
 8001668:	4b10      	ldr	r3, [pc, #64]	; (80016ac <P1_receive+0xd4>)
 800166a:	2201      	movs	r2, #1
 800166c:	705a      	strb	r2, [r3, #1]
 800166e:	e006      	b.n	800167e <P1_receive+0xa6>
      }
      else {
        can1_buffer.can_id=CAN1_RxMessage.ExtId;
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <P1_receive+0xd8>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	4a0d      	ldr	r2, [pc, #52]	; (80016ac <P1_receive+0xd4>)
 8001676:	6053      	str	r3, [r2, #4]
        can1_buffer.frame_mode=CAN1_EXT_REMOTE;
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <P1_receive+0xd4>)
 800167a:	2203      	movs	r2, #3
 800167c:	705a      	strb	r2, [r3, #1]
      }
      for(n=0;n<8;n++) {
 800167e:	2300      	movs	r3, #0
 8001680:	71fb      	strb	r3, [r7, #7]
 8001682:	e007      	b.n	8001694 <P1_receive+0xbc>
        can1_buffer.data[n]=0x00;
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	4a09      	ldr	r2, [pc, #36]	; (80016ac <P1_receive+0xd4>)
 8001688:	4413      	add	r3, r2
 800168a:	2200      	movs	r2, #0
 800168c:	725a      	strb	r2, [r3, #9]
      }
      else {
        can1_buffer.can_id=CAN1_RxMessage.ExtId;
        can1_buffer.frame_mode=CAN1_EXT_REMOTE;
      }
      for(n=0;n<8;n++) {
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	3301      	adds	r3, #1
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	2b07      	cmp	r3, #7
 8001698:	d9f4      	bls.n	8001684 <P1_receive+0xac>
        can1_buffer.data[n]=0x00;
      }
    }

    can1_buffer.status=CAN1_RX_READY;
 800169a:	4b04      	ldr	r3, [pc, #16]	; (80016ac <P1_receive+0xd4>)
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]
  }
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	20000154 	.word	0x20000154
 80016b0:	2000011c 	.word	0x2000011c

080016b4 <CAN1_RX0_IRQHandler>:
//--------------------------------------------------------------
// ISR-Funktion von CAN1-RX
// wird aufgerufen, wenn ein Frame per CAN empfangen wurde
//--------------------------------------------------------------
void CAN1_RX0_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  CAN_Receive(CAN1, CAN_FIFO0, &CAN1_RxMessage);
 80016b8:	4a04      	ldr	r2, [pc, #16]	; (80016cc <CAN1_RX0_IRQHandler+0x18>)
 80016ba:	2100      	movs	r1, #0
 80016bc:	4804      	ldr	r0, [pc, #16]	; (80016d0 <CAN1_RX0_IRQHandler+0x1c>)
 80016be:	f7ff f863 	bl	8000788 <CAN_Receive>

  P1_receive();
 80016c2:	f7ff ff89 	bl	80015d8 <P1_receive>
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	2000011c 	.word	0x2000011c
 80016d0:	40006400 	.word	0x40006400

080016d4 <UB_Led_Init>:

//--------------------------------------------------------------
// Init aller LEDs
//--------------------------------------------------------------
void UB_Led_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  LED_NAME_t led_name;
  
  for(led_name=0;led_name<LED_ANZ;led_name++) {
 80016da:	2300      	movs	r3, #0
 80016dc:	73fb      	strb	r3, [r7, #15]
 80016de:	e043      	b.n	8001768 <UB_Led_Init+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LED[led_name].LED_CLK, ENABLE);
 80016e0:	7bfa      	ldrb	r2, [r7, #15]
 80016e2:	4925      	ldr	r1, [pc, #148]	; (8001778 <UB_Led_Init+0xa4>)
 80016e4:	4613      	mov	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	4413      	add	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	440b      	add	r3, r1
 80016ee:	330c      	adds	r3, #12
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2101      	movs	r1, #1
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fb09 	bl	8000d0c <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LED[led_name].LED_PIN;
 80016fa:	7bfa      	ldrb	r2, [r7, #15]
 80016fc:	491e      	ldr	r1, [pc, #120]	; (8001778 <UB_Led_Init+0xa4>)
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	3308      	adds	r3, #8
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800170e:	2301      	movs	r3, #1
 8001710:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001712:	2300      	movs	r3, #0
 8001714:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001716:	2301      	movs	r3, #1
 8001718:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800171a:	2302      	movs	r3, #2
 800171c:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LED[led_name].LED_PORT, &GPIO_InitStructure);
 800171e:	7bfa      	ldrb	r2, [r7, #15]
 8001720:	4915      	ldr	r1, [pc, #84]	; (8001778 <UB_Led_Init+0xa4>)
 8001722:	4613      	mov	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	440b      	add	r3, r1
 800172c:	3304      	adds	r3, #4
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	1d3a      	adds	r2, r7, #4
 8001732:	4611      	mov	r1, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff fa11 	bl	8000b5c <GPIO_Init>

    // Default Wert einstellen
    if(LED[led_name].LED_INIT==LED_OFF) {
 800173a:	7bfa      	ldrb	r2, [r7, #15]
 800173c:	490e      	ldr	r1, [pc, #56]	; (8001778 <UB_Led_Init+0xa4>)
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	440b      	add	r3, r1
 8001748:	3310      	adds	r3, #16
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d104      	bne.n	800175a <UB_Led_Init+0x86>
    	 UB_Led_Off(led_name);
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f812 	bl	800177c <UB_Led_Off>
 8001758:	e003      	b.n	8001762 <UB_Led_Init+0x8e>
    }
    else {
    	UB_Led_On(led_name);
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	4618      	mov	r0, r3
 800175e:	f000 f82d 	bl	80017bc <UB_Led_On>
void UB_Led_Init(void)
{
  GPIO_InitTypeDef  GPIO_InitStructure;
  LED_NAME_t led_name;
  
  for(led_name=0;led_name<LED_ANZ;led_name++) {
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	3301      	adds	r3, #1
 8001766:	73fb      	strb	r3, [r7, #15]
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	2b03      	cmp	r3, #3
 800176c:	d9b8      	bls.n	80016e0 <UB_Led_Init+0xc>
    }
    else {
    	UB_Led_On(led_name);
    }
  }
}
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000030 	.word	0x20000030

0800177c <UB_Led_Off>:

//--------------------------------------------------------------
// LED ausschalten
//--------------------------------------------------------------
void UB_Led_Off(LED_NAME_t led_name)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
  LED[led_name].LED_PORT->BSRRH = LED[led_name].LED_PIN;
 8001786:	79fa      	ldrb	r2, [r7, #7]
 8001788:	490b      	ldr	r1, [pc, #44]	; (80017b8 <UB_Led_Off+0x3c>)
 800178a:	4613      	mov	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4413      	add	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	440b      	add	r3, r1
 8001794:	3304      	adds	r3, #4
 8001796:	6819      	ldr	r1, [r3, #0]
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	4807      	ldr	r0, [pc, #28]	; (80017b8 <UB_Led_Off+0x3c>)
 800179c:	4613      	mov	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4413      	add	r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	4403      	add	r3, r0
 80017a6:	3308      	adds	r3, #8
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	834b      	strh	r3, [r1, #26]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	20000030 	.word	0x20000030

080017bc <UB_Led_On>:

//--------------------------------------------------------------
// LED einschalten
//--------------------------------------------------------------
void UB_Led_On(LED_NAME_t led_name)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  LED[led_name].LED_PORT->BSRRL = LED[led_name].LED_PIN;
 80017c6:	79fa      	ldrb	r2, [r7, #7]
 80017c8:	490b      	ldr	r1, [pc, #44]	; (80017f8 <UB_Led_On+0x3c>)
 80017ca:	4613      	mov	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	440b      	add	r3, r1
 80017d4:	3304      	adds	r3, #4
 80017d6:	6819      	ldr	r1, [r3, #0]
 80017d8:	79fa      	ldrb	r2, [r7, #7]
 80017da:	4807      	ldr	r0, [pc, #28]	; (80017f8 <UB_Led_On+0x3c>)
 80017dc:	4613      	mov	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4403      	add	r3, r0
 80017e6:	3308      	adds	r3, #8
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	830b      	strh	r3, [r1, #24]
} 
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	20000030 	.word	0x20000030

080017fc <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop

0800180c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001810:	e7fe      	b.n	8001810 <HardFault_Handler+0x4>
 8001812:	bf00      	nop

08001814 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001818:	e7fe      	b.n	8001818 <MemManage_Handler+0x4>
 800181a:	bf00      	nop

0800181c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001820:	e7fe      	b.n	8001820 <BusFault_Handler+0x4>
 8001822:	bf00      	nop

08001824 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001828:	e7fe      	b.n	8001828 <UsageFault_Handler+0x4>
 800182a:	bf00      	nop

0800182c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop

0800183c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop

0800184c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop

0800185c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop

0800186c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001870:	4a16      	ldr	r2, [pc, #88]	; (80018cc <SystemInit+0x60>)
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <SystemInit+0x60>)
 8001874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001878:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800187c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001880:	4a13      	ldr	r2, [pc, #76]	; (80018d0 <SystemInit+0x64>)
 8001882:	4b13      	ldr	r3, [pc, #76]	; (80018d0 <SystemInit+0x64>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800188c:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <SystemInit+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001892:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <SystemInit+0x64>)
 8001894:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <SystemInit+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800189c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018a2:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <SystemInit+0x64>)
 80018a4:	4a0b      	ldr	r2, [pc, #44]	; (80018d4 <SystemInit+0x68>)
 80018a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80018a8:	4a09      	ldr	r2, [pc, #36]	; (80018d0 <SystemInit+0x64>)
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <SystemInit+0x64>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80018b4:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <SystemInit+0x64>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80018ba:	f000 f80d 	bl	80018d8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018be:	4b03      	ldr	r3, [pc, #12]	; (80018cc <SystemInit+0x60>)
 80018c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018c4:	609a      	str	r2, [r3, #8]
#endif
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	e000ed00 	.word	0xe000ed00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	24003010 	.word	0x24003010

080018d8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	2300      	movs	r3, #0
 80018e4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80018e6:	4a36      	ldr	r2, [pc, #216]	; (80019c0 <SetSysClock+0xe8>)
 80018e8:	4b35      	ldr	r3, [pc, #212]	; (80019c0 <SetSysClock+0xe8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80018f2:	4b33      	ldr	r3, [pc, #204]	; (80019c0 <SetSysClock+0xe8>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3301      	adds	r3, #1
 8001900:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d103      	bne.n	8001910 <SetSysClock+0x38>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800190e:	d1f0      	bne.n	80018f2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001910:	4b2b      	ldr	r3, [pc, #172]	; (80019c0 <SetSysClock+0xe8>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d002      	beq.n	8001922 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800191c:	2301      	movs	r3, #1
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	e001      	b.n	8001926 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001922:	2300      	movs	r3, #0
 8001924:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d142      	bne.n	80019b2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800192c:	4a24      	ldr	r2, [pc, #144]	; (80019c0 <SetSysClock+0xe8>)
 800192e:	4b24      	ldr	r3, [pc, #144]	; (80019c0 <SetSysClock+0xe8>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001936:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001938:	4a22      	ldr	r2, [pc, #136]	; (80019c4 <SetSysClock+0xec>)
 800193a:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <SetSysClock+0xec>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001942:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001944:	4a1e      	ldr	r2, [pc, #120]	; (80019c0 <SetSysClock+0xe8>)
 8001946:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <SetSysClock+0xe8>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800194c:	4a1c      	ldr	r2, [pc, #112]	; (80019c0 <SetSysClock+0xe8>)
 800194e:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <SetSysClock+0xe8>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001956:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001958:	4a19      	ldr	r2, [pc, #100]	; (80019c0 <SetSysClock+0xe8>)
 800195a:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <SetSysClock+0xe8>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001962:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001964:	4b16      	ldr	r3, [pc, #88]	; (80019c0 <SetSysClock+0xe8>)
 8001966:	4a18      	ldr	r2, [pc, #96]	; (80019c8 <SetSysClock+0xf0>)
 8001968:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800196a:	4a15      	ldr	r2, [pc, #84]	; (80019c0 <SetSysClock+0xe8>)
 800196c:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <SetSysClock+0xe8>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001974:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001976:	bf00      	nop
 8001978:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <SetSysClock+0xe8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f9      	beq.n	8001978 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <SetSysClock+0xf4>)
 8001986:	f240 6205 	movw	r2, #1541	; 0x605
 800198a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800198c:	4a0c      	ldr	r2, [pc, #48]	; (80019c0 <SetSysClock+0xe8>)
 800198e:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <SetSysClock+0xe8>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f023 0303 	bic.w	r3, r3, #3
 8001996:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001998:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <SetSysClock+0xe8>)
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <SetSysClock+0xe8>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f043 0302 	orr.w	r3, r3, #2
 80019a2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80019a4:	bf00      	nop
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <SetSysClock+0xe8>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
 80019ae:	2b08      	cmp	r3, #8
 80019b0:	d1f9      	bne.n	80019a6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40007000 	.word	0x40007000
 80019c8:	07405408 	.word	0x07405408
 80019cc:	40023c00 	.word	0x40023c00

080019d0 <__libc_init_array>:
 80019d0:	b570      	push	{r4, r5, r6, lr}
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <__libc_init_array+0x3c>)
 80019d4:	4c0e      	ldr	r4, [pc, #56]	; (8001a10 <__libc_init_array+0x40>)
 80019d6:	1ae4      	subs	r4, r4, r3
 80019d8:	10a4      	asrs	r4, r4, #2
 80019da:	2500      	movs	r5, #0
 80019dc:	461e      	mov	r6, r3
 80019de:	42a5      	cmp	r5, r4
 80019e0:	d004      	beq.n	80019ec <__libc_init_array+0x1c>
 80019e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019e6:	4798      	blx	r3
 80019e8:	3501      	adds	r5, #1
 80019ea:	e7f8      	b.n	80019de <__libc_init_array+0xe>
 80019ec:	f000 f816 	bl	8001a1c <_init>
 80019f0:	4c08      	ldr	r4, [pc, #32]	; (8001a14 <__libc_init_array+0x44>)
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <__libc_init_array+0x48>)
 80019f4:	1ae4      	subs	r4, r4, r3
 80019f6:	10a4      	asrs	r4, r4, #2
 80019f8:	2500      	movs	r5, #0
 80019fa:	461e      	mov	r6, r3
 80019fc:	42a5      	cmp	r5, r4
 80019fe:	d004      	beq.n	8001a0a <__libc_init_array+0x3a>
 8001a00:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a04:	4798      	blx	r3
 8001a06:	3501      	adds	r5, #1
 8001a08:	e7f8      	b.n	80019fc <__libc_init_array+0x2c>
 8001a0a:	bd70      	pop	{r4, r5, r6, pc}
 8001a0c:	08001a34 	.word	0x08001a34
 8001a10:	08001a34 	.word	0x08001a34
 8001a14:	08001a38 	.word	0x08001a38
 8001a18:	08001a34 	.word	0x08001a34

08001a1c <_init>:
 8001a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a1e:	bf00      	nop
 8001a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a22:	bc08      	pop	{r3}
 8001a24:	469e      	mov	lr, r3
 8001a26:	4770      	bx	lr

08001a28 <_fini>:
 8001a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a2a:	bf00      	nop
 8001a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a2e:	bc08      	pop	{r3}
 8001a30:	469e      	mov	lr, r3
 8001a32:	4770      	bx	lr
