

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply2_Loop_Row_proc'
================================================================
* Date:           Thu Oct 29 22:12:23 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_RowCaching  |   64|   64|         2|          1|          1|    64|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     37|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      30|     57|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_109_p2  |     +    |      0|  0|   7|           7|           1|
    |k_fu_170_p2                    |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_159_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_1_i_dup_fu_129_p2          |     +    |      0|  0|   4|           4|           1|
    |i_0_i_i_mid2_fu_135_p3         |  Select  |      0|  0|   4|           1|           4|
    |k_0_i_i_mid2_fu_121_p3         |  Select  |      0|  0|   4|           1|           1|
    |exitcond2_i_i_fu_115_p2        |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_103_p2     |   icmp   |      0|  0|   3|           7|           8|
    |ap_sig_bdd_79                  |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  37|          37|          30|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |i_0_i_i_phi_fu_84_p4   |   4|          2|    4|          8|
    |i_0_i_i_reg_80         |   4|          2|    4|          8|
    |indvar_flatten_reg_69  |   7|          2|    7|         14|
    |k_0_i_i_reg_91         |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  20|         12|   20|         42|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |  1|   0|    1|          0|
    |exitcond_flatten_reg_180  |  1|   0|    1|          0|
    |i_0_i_i_mid2_reg_194      |  4|   0|    4|          0|
    |i_0_i_i_reg_80            |  4|   0|    4|          0|
    |indvar_flatten_reg_69     |  7|   0|    7|          0|
    |k_0_i_i_mid2_reg_189      |  4|   0|    4|          0|
    |k_0_i_i_reg_91            |  4|   0|    4|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 30|   0|   30|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|A_address0             | out |    6|  ap_memory |                    A                    |     array    |
|A_ce0                  | out |    1|  ap_memory |                    A                    |     array    |
|A_q0                   |  in |   32|  ap_memory |                    A                    |     array    |
|A_cached_row_address0  | out |    3|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_ce0       | out |    1|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_we0       | out |    1|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_d0        | out |   32|  ap_memory |               A_cached_row              |     array    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

