
*** Running vivado
    with args -log instruction_buffer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instruction_buffer.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source instruction_buffer.tcl -notrace
Command: synth_design -top instruction_buffer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2852 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 331.133 ; gain = 100.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_buffer' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:29]
WARNING: [Synth 8-614] signal 'Instruction_In' is read in the process but is not in the sensitivity list [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:33]
WARNING: [Synth 8-614] signal 'PC_In' is read in the process but is not in the sensitivity list [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'instruction_buffer' (1#1) [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.309 ; gain = 154.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.309 ; gain = 154.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.309 ; gain = 154.063
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst_buf_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_buf_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[0]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[1]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[2]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[3]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[4]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[5]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[6]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[7]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[8]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[9]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[10]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[11]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[12]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[13]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[14]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[15]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[16]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[17]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[18]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[19]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[20]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[21]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[22]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[23]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[24]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[25]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[26]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[27]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[28]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[29]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[30]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'inst_buf_reg[31]' [C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.309 ; gain = 154.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instruction_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 544.184 ; gain = 313.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 544.184 ; gain = 313.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT6  |   248|
|3     |MUXF7 |    96|
|4     |FDRE  |    24|
|5     |LD    |   768|
|6     |IBUF  |    31|
|7     |OBUF  |    24|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1192|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 544.828 ; gain = 314.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'instruction_buffer' is not ideal for floorplanning, since the cellview 'instruction_buffer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 768 instances were transformed.
  LD => LDCE: 768 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 627.359 ; gain = 401.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wilmer Suarez/Desktop/ESE_345_PROJECT/Multimedia_Unit_Project/Multimedia_Unit_Project.runs/synth_1/instruction_buffer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file instruction_buffer_utilization_synth.rpt -pb instruction_buffer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 627.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 19:53:04 2017...
