
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012040                       # Number of seconds simulated (Second)
simTicks                                  12040138000                       # Number of ticks simulated (Tick)
finalTick                                 21386738000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     33.43                       # Real time elapsed on the host (Second)
hostTickRate                                360174821                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9646224                       # Number of bytes of host memory used (Byte)
simInsts                                      6464554                       # Number of instructions simulated (Count)
simOps                                       12337784                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   193383                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     369077                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          776689                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.216903                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.330795                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      772299     99.43%     99.43% |        3202      0.41%     99.85% |         812      0.10%     99.95% |         299      0.04%     99.99% |          59      0.01%    100.00% |           8      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            776689                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      1048587                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000038                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000026                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.006478                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     1048549    100.00%    100.00% |          36      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1048587                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      1048587                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        9.482767                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.679181                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      27.062641                       (Unspecified)
system.caches.m_latencyHistSeqr          |     1033243     98.54%     98.54% |        5742      0.55%     99.08% |        3210      0.31%     99.39% |        4846      0.46%     99.85% |        1040      0.10%     99.95% |         387      0.04%     99.99% |           2      0.00%     99.99% |          56      0.01%     99.99% |          61      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1048587                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples       917508                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |      917508    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total       917508                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       131079                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.859222                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.197987                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.773932                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      115735     88.29%     88.29% |        5742      4.38%     92.67% |        3210      2.45%     95.12% |        4846      3.70%     98.82% |        1040      0.79%     99.61% |         387      0.30%     99.91% |           2      0.00%     99.91% |          56      0.04%     99.95% |          61      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       131079                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       388360                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.046586                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.524715                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      384609     99.03%     99.03% |        1120      0.29%     99.32% |         808      0.21%     99.53% |        1054      0.27%     99.80% |         738      0.19%     99.99% |          13      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        388360                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       388329                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.387234                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.791315                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      384708     99.07%     99.07% |        2443      0.63%     99.70% |         802      0.21%     99.90% |         299      0.08%     99.98% |          59      0.02%    100.00% |           8      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        388329                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1513885      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        257710      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         211537      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          388360      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       388329      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       388329      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        249128      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       107911      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        31322      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1264757      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       149799      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       180215      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       388329      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       388329      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       357038      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        31322      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        388361      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        388329      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       388361      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       388329      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       388361      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       388329      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       388361      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       388329      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       131079                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.859222                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.197987                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.773932                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      115735     88.29%     88.29% |        5742      4.38%     92.67% |        3210      2.45%     95.12% |        4846      3.70%     98.82% |        1040      0.79%     99.61% |         387      0.30%     99.91% |           2      0.00%     99.91% |          56      0.04%     99.95% |          61      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       131079                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       388359                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1048579                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     9.482208                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.679144                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    27.061293                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1033240     98.54%     98.54% |        5739      0.55%     99.08% |        3209      0.31%     99.39% |        4845      0.46%     99.85% |        1040      0.10%     99.95% |         387      0.04%     99.99% |           2      0.00%     99.99% |          56      0.01%     99.99% |          61      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1048579                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       917506                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      917506    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       917506                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       131073                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.857339                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.196775                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.772077                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      115734     88.30%     88.30% |        5739      4.38%     92.68% |        3209      2.45%     95.12% |        4845      3.70%     98.82% |        1040      0.79%     99.61% |         387      0.30%     99.91% |           2      0.00%     99.91% |          56      0.04%     99.95% |          61      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       131073                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean          206                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean   206.000000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean          206                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean   206.000000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    65.142857                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    23.379033                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    60.664181                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |           2     28.57%     28.57% |           1     14.29%     42.86% |           3     42.86%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    90.800000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.481616                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    51.382877                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       131073                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.857339                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.196775                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.772077                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      115734     88.30%     88.30% |        5739      4.38%     92.68% |        3209      2.45%     95.12% |        4845      3.70%     98.82% |        1040      0.79%     99.61% |         387      0.30%     99.91% |           2      0.00%     99.91% |          56      0.04%     99.95% |          61      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       131073                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean          206                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   206.000000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    90.800000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.481616                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    51.382877                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            5                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       776689                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.216903                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.330795                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7       772299     99.43%     99.43% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3202      0.41%     99.85% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          812      0.10%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          299      0.04%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           59      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47            8      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            7      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       776689                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1594771                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       388361                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      1983132                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.018157                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5092.827667                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.146572                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1190.329119                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.072633                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999719                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.018159                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5014.018968                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.018157                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.958853                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.036316                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10314.342327                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.036354                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.160286                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.018159                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996774                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.041787                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996820                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        776722                       (Unspecified)
system.caches.network.msg_byte.Control        6213776                       (Unspecified)
system.caches.network.msg_count.Data           776658                       (Unspecified)
system.caches.network.msg_byte.Data          55919376                       (Unspecified)
system.caches.network.msg_count.Response_Data       776722                       (Unspecified)
system.caches.network.msg_byte.Response_Data     55923984                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       776658                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      6213264                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.021774                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7825.845019                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.010887                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.010887                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.443441                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       388361                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      3106888                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       388329                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     27959688                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       388361                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     27961992                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       388329                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      3106632                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.018157                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4092.869188                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.018159                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4014.022569                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.144000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7314.344291                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.443430                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       388361                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     27961992                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       388329                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      3106632                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.443451                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       388361                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      3106888                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       388329                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     27959688                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.443453                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       388361                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      3106888                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       388329                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     27959688                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       388361                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     27961992                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       388329                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      3106632                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.036316                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9314.343076                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.021673                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2092.951950                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.018582                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2014.029489                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.443459                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       388361                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      3106888                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       388329                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     27959688                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.443447                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       388361                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     27961992                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       388329                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      3106632                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         12040138                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388728                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388722                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  111                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                42                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            12040024                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.696736                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.286711                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8413700     69.88%     69.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1354407     11.25%     81.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    961178      7.98%     89.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    393213      3.27%     92.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    655352      5.44%     97.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    262142      2.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         6      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12040024                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      24    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340111     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048592     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388722                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.696730                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  24                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28817499                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388840                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388719                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388740                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             13                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388729                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048595                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          15                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388725                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048593                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         4                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048605                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           12                       # Number of stores executed (Count)
system.cpu.numRate                           0.696730                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388725                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388719                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7165331                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8519766                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.696729                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.841024                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             114                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.870586                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.870586                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.348361                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.348361                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388733                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340109                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242888                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194312                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145805                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            15                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048609                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048581                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048589                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              16                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               16                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               3                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12040008                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.696729                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.255748                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10991428     91.29%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      8.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12040008                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349796                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10641620                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        51                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048586                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388752                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                303                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194388                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048609                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048590                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12039716                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      10                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                         7                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12040024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.696745                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.255770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10991413     91.29%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        9      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        1      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        0      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        0      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        0      0.00%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048601      8.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12040024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.087093                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.348367                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      18                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     13                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.482157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.061251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 917505     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               115734     11.04%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5721      0.55%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                148      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1424      0.14%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                579      0.06%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                591      0.06%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                374      0.04%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                550      0.05%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                619      0.06%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3765      0.36%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                290      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                235      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                202      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              819      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048593                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       7                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699318                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9898890                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        48                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1441765                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388745                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                436901                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534426                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777454                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388755                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       88                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388434                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19380059                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777373                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    262159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000011916750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8189                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8189                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               387909                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              123116                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       131080                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      131080                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     131080                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    131080                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 131080                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                131080                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   131073                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    8189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8189                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.008426                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.008168                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.092737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16              8118     99.13%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                70      0.85%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8189                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.008426                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.007992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.122274                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8147     99.49%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                15      0.18%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                27      0.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  8389120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               8389120                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               696762777.96815944                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               696762777.96815944                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    12040096000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       45926.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      8389120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      8389952                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 696762777.968159437180                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 696831880.166157484055                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       131080                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       131080                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   4008612750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 296719236500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30581.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2263649.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      8389120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         8389120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      8389120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      8389120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       131080                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           131080                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       131080                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          131080                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    696762778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          696762778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    696762778                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         696762778                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1393525556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1393525556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                131080                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               131093                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        15744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         16402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        15708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1550862750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              655400000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          4008612750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11831.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30581.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               121601                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              122554                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        18024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   930.996893                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   861.728390                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   236.576088                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          292      1.62%      1.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          344      1.91%      3.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          682      3.78%      7.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          387      2.15%      9.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          262      1.45%     10.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          396      2.20%     13.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          298      1.65%     14.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          356      1.98%     16.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        15007     83.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        18024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                8389120                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             8389952                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               696.762778                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               696.831880                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    10.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.44                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         96311460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         51175575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       702204720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      513480960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 950233440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4479521130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    852270240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7645197525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    634.975905                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2110916000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    401960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   9530088250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         32608380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         17324175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       234177720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      171158580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 950233440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1857804990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3060017760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     6323325045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    525.187090                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7919202750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    401960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3721767500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21386738000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.020927                       # Number of seconds simulated (Second)
simTicks                                  20927414000                       # Number of ticks simulated (Tick)
finalTick                                 42852175000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.42                       # Real time elapsed on the host (Second)
hostTickRate                                450843657                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9656464                       # Number of bytes of host memory used (Byte)
simInsts                                     10786630                       # Number of instructions simulated (Count)
simOps                                       20914099                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   232378                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     450555                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         2098351                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.162828                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.160424                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     2089462     99.58%     99.58% |        6469      0.31%     99.88% |        1642      0.08%     99.96% |         611      0.03%     99.99% |         126      0.01%    100.00% |          18      0.00%    100.00% |          16      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           2098351                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2097219                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000074                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000044                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.012638                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2097104     99.99%     99.99% |          95      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2097219                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2097217                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       13.720430                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       2.176443                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      32.305946                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2049425     97.72%     97.72% |       19452      0.93%     98.65% |        9227      0.44%     99.09% |       14877      0.71%     99.80% |        2546      0.12%     99.92% |        1304      0.06%     99.98% |          10      0.00%     99.98% |         145      0.01%     99.99% |         231      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2097217                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      1703856                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     1703856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1703856                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       393361                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.819387                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.199107                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.750521                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      345569     87.85%     87.85% |       19452      4.95%     92.80% |        9227      2.35%     95.14% |       14877      3.78%     98.92% |        2546      0.65%     99.57% |        1304      0.33%     99.90% |          10      0.00%     99.90% |         145      0.04%     99.94% |         231      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       393361                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1049206                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.035047                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.455891                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1041594     99.27%     99.27% |        2262      0.22%     99.49% |        1644      0.16%     99.65% |        2142      0.20%     99.85% |        1496      0.14%     99.99% |          28      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |          18      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1049206                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1049145                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.290616                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.566122                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1041820     99.30%     99.30% |        4925      0.47%     99.77% |        1622      0.15%     99.93% |         611      0.06%     99.98% |         126      0.01%    100.00% |          18      0.00%    100.00% |          16      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1049145                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2570270      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        262755      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         233319      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          660846      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       660816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       660816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        514019      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       110891      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        35938      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2056251      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       151864      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       197381      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       660816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       660816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       624908      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        35938      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        660848      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        660816      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       660846      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       660816      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       660848      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       660816      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       660846      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       660816      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       393361                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.819387                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.199107                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.750521                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      345569     87.85%     87.85% |       19452      4.95%     92.80% |        9227      2.35%     95.14% |       14877      3.78%     98.92% |        2546      0.65%     99.57% |        1304      0.33%     99.90% |          10      0.00%     99.90% |         145      0.04%     99.94% |         231      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       393361                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1049204                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2097159                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    13.720056                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     2.176420                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    32.304988                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2049380     97.72%     97.72% |       19442      0.93%     98.65% |        9226      0.44%     99.09% |       14876      0.71%     99.80% |        2545      0.12%     99.92% |        1304      0.06%     99.98% |          10      0.00%     99.98% |         145      0.01%     99.99% |         231      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2097159                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1703813                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     1703813    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1703813                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393346                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.818104                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.198330                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.748892                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      345567     87.85%     87.85% |       19442      4.94%     92.80% |        9226      2.35%     95.14% |       14876      3.78%     98.92% |        2545      0.65%     99.57% |        1304      0.33%     99.90% |          10      0.00%     99.90% |         145      0.04%     99.94% |         231      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393346                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean   138.500000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean   120.938001                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    95.459415                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean   138.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean   120.938001                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    95.459415                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           56                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    23.267857                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     2.788844                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    51.341102                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          44     78.57%     78.57% |           1      1.79%     80.36% |           8     14.29%     94.64% |           1      1.79%     96.43% |           0      0.00%     96.43% |           1      1.79%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           1      1.79%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           56                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           43                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          43    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           43                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    96.923077                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.937449                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    66.537535                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           1      7.69%      7.69% |           1      7.69%     15.38% |           8     61.54%     76.92% |           1      7.69%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           13                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393346                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.818104                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.198330                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.748892                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      345567     87.85%     87.85% |       19442      4.94%     92.80% |        9226      2.35%     95.14% |       14876      3.78%     98.92% |        2545      0.65%     99.57% |        1304      0.33%     99.90% |          10      0.00%     99.90% |         145      0.04%     99.94% |         231      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393346                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean   138.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   120.938001                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    95.459415                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    96.923077                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.937449                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    66.537535                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           1      7.69%      7.69% |           1      7.69%     15.38% |           8     61.54%     76.92% |           1      7.69%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           13                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1321662                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.131050                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.046152                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      1317163     99.66%     99.66% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3267      0.25%     99.91% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          830      0.06%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          312      0.02%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           67      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1321662                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2405496                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       660848                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3066344                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015421                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5047.465735                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.098809                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1097.275833                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.061685                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999860                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015422                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5007.147432                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015421                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.979464                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.030842                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10061.122755                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.030862                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.082026                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015422                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998390                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.035369                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998413                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1321696                       (Unspecified)
system.caches.network.msg_byte.Control       10573568                       (Unspecified)
system.caches.network.msg_count.Data          1321632                       (Unspecified)
system.caches.network.msg_byte.Data          95157504                       (Unspecified)
system.caches.network.msg_count.Response_Data      1321692                       (Unspecified)
system.caches.network.msg_byte.Response_Data     95161824                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1321632                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     10573056                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.025066                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7799.475607                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012533                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.013523                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012533                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  21465437000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.266496                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       660848                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      5286784                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       660816                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     47578752                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       660846                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     47580912                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       660816                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      5286528                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015421                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4047.486458                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015422                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4007.149229                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.110378                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7061.123805                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.266474                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       660846                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     47580912                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       660816                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      5286528                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.266517                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       660848                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      5286784                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       660816                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     47578752                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.266496                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       660848                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      5286784                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       660816                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     47578752                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       660846                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     47580912                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       660816                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      5286528                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.030842                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9061.123152                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.017224                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2047.527763                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015639                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2007.152682                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.266517                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       660848                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      5286784                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       660816                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     47578752                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.266474                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       660846                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     47580912                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       660816                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      5286528                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  42852175000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         20927414                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388788                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        6                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388763                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  162                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined               108                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20926992                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.400859                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.983211                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16819778     80.37%     80.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2010174      9.61%     89.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    873712      4.18%     94.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    436942      2.09%     96.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    611627      2.92%     99.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    174729      0.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20926992                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      17    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            4      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340154     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048589     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           16      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388763                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.400850                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  17                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37704542                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388956                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388739                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388776                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            15                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             13                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388794                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048595                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          22                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         6                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              15                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       16                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388745                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048588                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        25                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048600                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           12                       # Number of stores executed (Count)
system.cpu.numRate                           0.400850                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388743                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388739                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6990450                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8301172                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.400849                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.842104                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              10                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             422                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.989474                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.989474                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.200422                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.200422                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388775                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340130                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242907                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194350                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145796                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            22                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048637                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048578                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                15                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048592                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              25                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               25                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts             114                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                15                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20926964                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.400852                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.745318                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19878384     94.99%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      5.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20926964                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349903                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              19528450                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        82                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048542                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     15                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048584                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388838                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                418                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194446                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048637                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048599                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20926559                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      30                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        56                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     7                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20926992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.400869                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.745345                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19878339     94.99%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       26      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        7      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        8      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        0      0.00%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048604      5.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20926992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050108                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.200428                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           4                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      17                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     18                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.957845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.317875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 786305     74.99%     74.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               229832     21.92%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                13531      1.29%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  121      0.01%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 42      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 28      0.00%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                159      0.02%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2860      0.27%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                969      0.09%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1137      0.11%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                582      0.06%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                934      0.09%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                960      0.09%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               8307      0.79%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 79      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 33      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                407      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                309      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1972      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048588                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21465437000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      56                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21465437000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21465437000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     15                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699422                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                18741998                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        78                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1485479                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388799                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                524366                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534503                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777566                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388839                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      169                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388376                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         28267126                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777553                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    524566.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000009832500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         16366                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         16366                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               775089                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              246417                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       262284                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      262284                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     262284                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    262284                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 262284                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                262284                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   262274                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     270                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   16412                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   16385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        16366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.025724                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.024607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.194669                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                19      0.12%      0.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             15993     97.72%     97.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               268      1.64%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                86      0.53%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          16366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        16366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.025724                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.023961                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.250166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             16166     98.78%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                65      0.40%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                49      0.30%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                86      0.53%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          16366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 16786176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              16786176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               802114202.93018532                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               802114202.93018532                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20927483000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       39894.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     16786112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     16785728                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 802111144.740578174591                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 802092795.602935075760                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       262284                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       262284                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   8004490250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 515909944250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30518.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1966989.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     16786048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        16786048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     16786176                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     16786176                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       262282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           262282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       262284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          262284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    802108087                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          802108087                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    802114203                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         802114203                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1604222289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1604222289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                262283                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               262277                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         24066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          8194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        17024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         24049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          8194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         16392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        17025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               3086684000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1311415000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          8004490250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11768.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30518.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               243267                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              245156                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        36140                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   928.947427                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   855.261923                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   239.632873                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          718      1.99%      1.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          885      2.45%      4.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          913      2.53%      6.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          735      2.03%      9.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          800      2.21%     11.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          680      1.88%     13.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          779      2.16%     15.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          746      2.06%     17.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        29884     82.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        36140                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               16786112                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            16785728                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               802.111145                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               802.092796                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21465437000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        129069780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         68590830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       932898120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      682024320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1652152320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5124812430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3722873760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    12312421560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    588.339370                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9570364000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    698880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  10660218000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        129162600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         68647755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       940466520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      687562740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1652152320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5788733610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3161731680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    12428457225                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    593.884042                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8097070250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    698880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12132317500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21465437000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.038599                       # Number of seconds simulated (Second)
simTicks                                  38599269000                       # Number of ticks simulated (Tick)
finalTick                                 82762047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     71.87                       # Real time elapsed on the host (Second)
hostTickRate                                537046661                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9660560                       # Number of bytes of host memory used (Byte)
simInsts                                     15194008                       # Number of instructions simulated (Count)
simOps                                       29596443                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   211400                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     411786                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         4508396                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.114712                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.977517                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     4494967     99.70%     99.70% |        9763      0.22%     99.92% |        2484      0.06%     99.97% |         925      0.02%     99.99% |         193      0.00%    100.00% |          28      0.00%    100.00% |          25      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           4508396                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3145808                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000076                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000044                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.012992                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     3145646     99.99%     99.99% |         117      0.00%    100.00% |          33      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3145808                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3145806                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       20.750899                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       3.351730                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      38.262180                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3033382     96.43%     96.43% |       46666      1.48%     97.91% |       20990      0.67%     98.58% |       35554      1.13%     99.71% |        5441      0.17%     99.88% |        3130      0.10%     99.98% |          10      0.00%     99.98% |         285      0.01%     99.99% |         348      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3145806                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228080                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228080    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228080                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       917726                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.702665                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.172953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.093439                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      805302     87.75%     87.75% |       46666      5.08%     92.83% |       20990      2.29%     95.12% |       35554      3.87%     99.00% |        5441      0.59%     99.59% |        3130      0.34%     99.93% |          10      0.00%     99.93% |         285      0.03%     99.96% |         348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       917726                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      2254244                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.024689                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.383017                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     2242727     99.49%     99.49% |        3418      0.15%     99.64% |        2491      0.11%     99.75% |        3241      0.14%     99.89% |        2262      0.10%    100.00% |          43      0.00%    100.00% |          26      0.00%    100.00% |           6      0.00%    100.00% |          27      0.00%    100.00% |           3      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       2254244                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      2254152                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.204739                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.322196                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     2243090     99.51%     99.51% |        7426      0.33%     99.84% |        2454      0.11%     99.95% |         925      0.04%     99.99% |         193      0.01%    100.00% |          28      0.00%    100.00% |          25      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       2254152                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3622975      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        265685      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         269123      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1205038      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1205007      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1205007      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1039685      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       112819      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        52535      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2583290      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       152866      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       216588      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1205007      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1205007      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      1152503      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        52535      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1205039      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1205007      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1205038      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1205007      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1205039      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1205007      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1205038      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1205007      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       917726                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.702665                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.172953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.093439                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      805302     87.75%     87.75% |       46666      5.08%     92.83% |       20990      2.29%     95.12% |       35554      3.87%     99.00% |        5441      0.59%     99.59% |        3130      0.34%     99.93% |          10      0.00%     99.93% |         285      0.03%     99.96% |         348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       917726                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      2254241                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3145729                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    20.750518                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     3.351692                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    38.261552                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3033328     96.43%     96.43% |       46648      1.48%     97.91% |       20987      0.67%     98.58% |       35553      1.13%     99.71% |        5440      0.17%     99.88% |        3130      0.10%     99.98% |          10      0.00%     99.98% |         285      0.01%     99.99% |         348      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3145729                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228032                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228032    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228032                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       917697                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.701841                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.172381                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.092734                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      805296     87.75%     87.75% |       46648      5.08%     92.83% |       20987      2.29%     95.12% |       35553      3.87%     99.00% |        5440      0.59%     99.59% |        3130      0.34%     99.93% |          10      0.00%     99.93% |         285      0.03%     99.96% |         348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       917697                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean          116                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean   101.265452                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    77.942286                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean          116                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean   101.265452                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    77.942286                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           74                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    33.094595                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     4.709939                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    54.047206                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          49     66.22%     66.22% |           5      6.76%     72.97% |          15     20.27%     93.24% |           1      1.35%     94.59% |           1      1.35%     95.95% |           2      2.70%     98.65% |           0      0.00%     98.65% |           0      0.00%     98.65% |           1      1.35%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           74                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           48                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          48    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           48                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    92.346154                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.319920                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    53.858290                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           1      3.85%      3.85% |           5     19.23%     23.08% |          15     57.69%     80.77% |           1      3.85%     84.62% |           1      3.85%     88.46% |           2      7.69%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       917697                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.701841                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.172381                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.092734                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      805296     87.75%     87.75% |       46648      5.08%     92.83% |       20987      2.29%     95.12% |       35553      3.87%     99.00% |        5440      0.59%     99.59% |        3130      0.34%     99.93% |          10      0.00%     99.93% |         285      0.03%     99.96% |         348      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       917697                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean          116                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   101.265452                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    77.942286                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    92.346154                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.319920                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    53.858290                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           1      3.85%      3.85% |           5     19.23%     23.08% |          15     57.69%     80.77% |           1      3.85%     84.62% |           1      3.85%     88.46% |           2      7.69%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2410045                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.072819                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.781857                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2405505     99.81%     99.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3294      0.14%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          842      0.03%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          314      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           67      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2410045                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2952744                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1205039                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4157783                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014560                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5024.912603                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.064417                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1050.719782                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.058240                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999928                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014560                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5003.734912                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014560                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.989367                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029120                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9927.431338                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029130                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.042568                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014560                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999166                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033317                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999178                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2410078                       (Unspecified)
system.caches.network.msg_byte.Control       19280624                       (Unspecified)
system.caches.network.msg_count.Data          2410014                       (Unspecified)
system.caches.network.msg_byte.Data         173521008                       (Unspecified)
system.caches.network.msg_count.Response_Data      2410076                       (Unspecified)
system.caches.network.msg_byte.Response_Data    173525472                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2410014                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     19280112                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.027170                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7782.648941                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013585                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001399                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013585                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  39909872000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.792425                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1205039                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      9640312                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1205007                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     86760504                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1205038                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     86762736                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1205007                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      9640056                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014560                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4024.923332                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014560                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4003.735843                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.096652                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6927.431846                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.792423                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1205038                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     86762736                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1205007                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      9640056                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.792427                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1205039                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      9640312                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1205007                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     86760504                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.792427                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1205039                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      9640312                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1205007                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     86760504                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1205038                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     86762736                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1205007                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      9640056                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029120                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8927.431532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015506                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2024.944719                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014674                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2003.737631                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.792432                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1205039                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      9640312                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1205007                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     86760504                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.792423                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1205038                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     86762736                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1205007                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      9640056                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  82762047000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         38599269                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388609                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388619                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  119                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                19                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            38598651                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.217329                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.671435                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  33530539     86.87%     86.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3320520      8.60%     95.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    699017      1.81%     97.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    524292      1.36%     98.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    524256      1.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         8      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        10      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              38598651                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       2    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           26      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7339985     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048587     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           21      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388619                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.217326                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   2                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000000                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 55375891                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388729                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388615                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388595                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             7                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             12                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388610                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048576                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          21                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               7                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        8                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388618                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048587                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048608                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048577                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           21                       # Number of stores executed (Count)
system.cpu.numRate                           0.217326                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388619                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388615                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6640890                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7864197                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.217326                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.844446                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             618                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.202763                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.202763                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.108663                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.108663                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388641                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7339993                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242779                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194236                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145769                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048576                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            21                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048586                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048554                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 8                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048565                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048563                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              16                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               15                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              12                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 7                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     38598632                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.217330                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.300540                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        37550053     97.28%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      2.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     38598632                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349933                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37200122                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        45                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048544                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      7                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048562                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388623                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                435                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194326                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048586                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048565                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      38598208                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      16                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        22                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     6                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           38598651                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.217331                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.300541                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 37550056     97.28%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        6      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        1      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        3      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                       10      0.00%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048570      2.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             38598651                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027166                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.108663                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      16                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     12                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             36.811057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            44.811234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 524230     49.99%     49.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               459726     43.84%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                27058      2.58%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  121      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 24      0.00%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 62      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                195      0.02%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5574      0.53%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1914      0.18%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2549      0.24%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1216      0.12%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1583      0.15%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2203      0.21%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              17010      1.62%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                103      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 29      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 20      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1258      0.12%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3700      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048587                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      21                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4162                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39909872000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      22                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39909872000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  39909872000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      7                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699449                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                36326296                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        57                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1572842                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388612                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                699092                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534225                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777168                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388624                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       87                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388303                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         45938692                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777266                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1048731.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000009126750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         32739                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         32739                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1549418                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              492154                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       524366                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      524366                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     524366                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    524366                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 524366                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                524366                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524349                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     230                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   33046                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   32746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   32738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   32738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   32738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   32738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   32740                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   32739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        32739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.016677                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.016170                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.129956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 8      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             32177     98.28%     98.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               554      1.69%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          32739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        32739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.016677                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.015795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.174501                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             32423     99.03%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                86      0.26%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               230      0.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          32739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 33559424                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              33559424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               869431594.67605460                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               869431594.67605460                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    38599266000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       36805.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     33559424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     33559680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 869431594.676054596901                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 869438226.926007390022                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       524366                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       524366                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  15905806000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 952070083250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30333.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1815659.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     33559424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        33559424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     33559424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     33559424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       524366                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           524366                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       524366                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          524366                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    869431595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          869431595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    869431595                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         869431595                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1738863189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1738863189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                524366                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               524370                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         32831                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         32772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         32772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         32833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         32775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6073943500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2621830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15905806000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11583.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30333.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               486816                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              490441                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.53                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        71480                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   938.978847                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   872.239500                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   228.102959                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1169      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1578      2.21%      3.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1644      2.30%      6.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1417      1.98%      8.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1211      1.69%      9.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1569      2.20%     12.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1152      1.61%     13.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1251      1.75%     15.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        60489     84.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        71480                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               33559424                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            33559680                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               869.431595                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               869.438227                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.58                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.79                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39909872000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        256611600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        136373325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1872986220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1369373040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3047385120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9677229150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6675439200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    23035397655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    596.783262                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  17137534750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1289080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20178207250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        254005500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        134999535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1871793840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1368423000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3047385120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9695424690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6658240800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    23030272485                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    596.650483                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  17096035000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1289080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20215950000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  39909872000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.073933                       # Number of seconds simulated (Second)
simTicks                                  73932751000                       # Number of ticks simulated (Tick)
finalTick                                161386374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    121.96                       # Real time elapsed on the host (Second)
hostTickRate                                606220476                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9666704                       # Number of bytes of host memory used (Byte)
simInsts                                     19798071                       # Number of instructions simulated (Count)
simOps                                       38541000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   162336                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     316021                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         9153412                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.075927                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.797248                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     9135404     99.80%     99.80% |       13080      0.14%     99.95% |        3340      0.04%     99.98% |        1241      0.01%    100.00% |         260      0.00%    100.00% |          38      0.00%    100.00% |          34      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           9153412                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      4194481                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000145                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000070                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.024535                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     4194187     99.99%     99.99% |         239      0.01%    100.00% |          32      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4194481                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      4194476                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       32.690128                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.981772                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      44.225336                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3951853     94.22%     94.22% |      102633      2.45%     96.66% |       45562      1.09%     97.75% |       75715      1.81%     99.55% |       11348      0.27%     99.82% |        5971      0.14%     99.97% |          10      0.00%     99.97% |         700      0.02%     99.98% |         684      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4194476                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228136                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228136    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228136                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1966340                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.599440                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.138733                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    41.769781                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1723717     87.66%     87.66% |      102633      5.22%     92.88% |       45562      2.32%     95.20% |       75715      3.85%     99.05% |       11348      0.58%     99.63% |        5971      0.30%     99.93% |          10      0.00%     99.93% |         700      0.04%     99.97% |         684      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1966340                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      4576767                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016341                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.311796                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     4561289     99.66%     99.66% |        4590      0.10%     99.76% |        3355      0.07%     99.84% |        4356      0.10%     99.93% |        3035      0.07%    100.00% |          58      0.00%    100.00% |          36      0.00%    100.00% |           8      0.00%    100.00% |          36      0.00%    100.00% |           4      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       4576767                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      4576645                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.135514                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.080234                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     4561814     99.68%     99.68% |        9943      0.22%     99.89% |        3300      0.07%     99.97% |        1241      0.03%     99.99% |         260      0.01%    100.00% |          38      0.00%    100.00% |          34      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       4576645                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4675529      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        268548      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         337673      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         2322523      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      2322494      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      2322493      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       2089552      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       114690      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       118284      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2585977      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       153858      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       219389      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      2322494      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      2322493      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      2204239      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       118284      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       2322526      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       2322494      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      2322523      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      2322494      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      2322526      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      2322494      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      2322523      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      2322494      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1966340                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.599440                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.138733                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    41.769781                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1723717     87.66%     87.66% |      102633      5.22%     92.88% |       45562      2.32%     95.20% |       75715      3.85%     99.05% |       11348      0.58%     99.63% |        5971      0.30%     99.93% |          10      0.00%     99.93% |         700      0.04%     99.97% |         684      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1966340                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      4576763                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4194319                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    32.690030                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     6.981861                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    44.224724                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3951733     94.22%     94.22% |      102607      2.45%     96.66% |       45556      1.09%     97.75% |       75712      1.81%     99.55% |       11346      0.27%     99.82% |        5971      0.14%     99.97% |          10      0.00%     99.97% |         700      0.02%     99.98% |         684      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4194319                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228036                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228036    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228036                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      1966283                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.598661                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.138241                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.768865                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     1723697     87.66%     87.66% |      102607      5.22%     92.88% |       45556      2.32%     95.20% |       75712      3.85%     99.05% |       11346      0.58%     99.63% |        5971      0.30%     99.93% |          10      0.00%     99.93% |         700      0.04%     99.97% |         684      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      1966283                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          153                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    33.764706                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     4.627196                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    57.404127                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         101     66.01%     66.01% |          18     11.76%     77.78% |          23     15.03%     92.81% |           1      0.65%     93.46% |           1      0.65%     94.12% |           5      3.27%     97.39% |           1      0.65%     98.04% |           1      0.65%     98.69% |           1      0.65%     99.35% |           1      0.65%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          153                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          100                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          100                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           53                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    95.584906                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    83.298035                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    60.601293                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           1      1.89%      1.89% |          18     33.96%     35.85% |          23     43.40%     79.25% |           1      1.89%     81.13% |           1      1.89%     83.02% |           5      9.43%     92.45% |           1      1.89%     94.34% |           1      1.89%     96.23% |           1      1.89%     98.11% |           1      1.89%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           53                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      1966283                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.598661                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.138241                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.768865                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     1723697     87.66%     87.66% |      102607      5.22%     92.88% |       45556      2.32%     95.20% |       75712      3.85%     99.05% |       11346      0.58%     99.63% |        5971      0.30%     99.93% |          10      0.00%     99.93% |         700      0.04%     99.97% |         684      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      1966283                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           53                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    95.584906                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    83.298035                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    60.601293                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           1      1.89%      1.89% |          18     33.96%     35.85% |          23     43.40%     79.25% |           1      1.89%     81.13% |           1      1.89%     83.02% |           5      9.43%     92.45% |           1      1.89%     94.34% |           1      1.89%     96.23% |           1      1.89%     98.11% |           1      1.89%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           53                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      4645016                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.038282                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.567629                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      4640437     99.90%     99.90% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3317      0.07%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          856      0.02%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          316      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           67      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      4645016                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2959224                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      2322526                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      5281750                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.943441                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.040025                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1026.194126                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057564                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999963                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.938794                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.994547                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028782                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9852.466913                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028787                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.021879                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999572                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032888                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       4645052                       (Unspecified)
system.caches.network.msg_byte.Control       37160416                       (Unspecified)
system.caches.network.msg_count.Data          4644988                       (Unspecified)
system.caches.network.msg_byte.Data         334439136                       (Unspecified)
system.caches.network.msg_count.Response_Data      4645046                       (Unspecified)
system.caches.network.msg_byte.Response_Data    334443312                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      4644987                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     37159896                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028367                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7773.105102                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014183                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001298                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014183                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.001055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  78624327000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.091685                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      2322526                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     18580208                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      2322494                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    167219568                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      2322523                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    167221656                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      2322493                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     18579944                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014391                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4012.948962                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014391                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.939272                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.091133                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6852.467229                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.091676                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      2322523                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    167221656                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      2322493                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     18579944                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.091695                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      2322526                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     18580208                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      2322494                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    167219568                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.091686                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      2322526                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     18580208                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      2322494                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    167219568                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      2322523                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    167221656                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      2322494                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     18579952                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028782                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8852.467030                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014883                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2012.959948                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014450                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.940189                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.091695                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      2322526                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     18580208                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      2322494                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    167219568                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.091676                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      2322523                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    167221656                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      2322494                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     18579952                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 161386374000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         73932751                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388825                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388814                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   57                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 8                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            73931147                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.113468                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.472786                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  68338727     92.44%     92.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194257      5.67%     98.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349555      0.47%     98.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699034      0.95%     99.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349543      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        14      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        16      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              73931147                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           25      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340166     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048607     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           10      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388814                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.113465                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 90708781                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388878                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388803                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        10                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388793                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            5                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            25                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388828                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        6                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048608                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          12                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              24                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       25                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388818                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048608                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         3                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048618                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048601                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           10                       # Number of stores executed (Count)
system.cpu.numRate                           0.113466                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388816                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388807                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291572                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340194                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.113465                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              32                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1604                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.626904                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.626904                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.056731                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.056731                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388858                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340168                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           7                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          4                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242924                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194369                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145824                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048608                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            12                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048645                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048582                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                27                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048582                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048579                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                      12                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              27                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               21                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              37                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                25                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     73931119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.113465                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.945964                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        72882539     98.58%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     73931119                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350034                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              72532447                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        87                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     25                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048573                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388918                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                887                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194522                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048645                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048597                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      73930233                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      54                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        99                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    22                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           73931147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.113471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.945981                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 72882473     98.58%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       25      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        8      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       16      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       11      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        9      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048601      1.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             73931147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014184                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.056734                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           7                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       6                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      2                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             70.507665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            41.482260                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      2      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   11      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               918388     87.58%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                55875      5.33%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   34      0.00%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    6      0.00%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 37      0.00%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 69      0.01%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                483      0.05%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              11785      1.12%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3563      0.34%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4806      0.46%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2903      0.28%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3702      0.35%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               3321      0.32%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              34094      3.25%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1976      0.19%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7521      0.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048608                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      10                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     16422                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78624327000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      99                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78624327000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  78624327000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     25                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699555                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                71483902                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        77                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747588                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388823                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048551                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534539                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777623                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388872                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       87                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388515                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         81271204                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777510                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097220.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000012252500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65521                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65521                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097599                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984483                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048617                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048617                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048617                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048617                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048617                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048617                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048569                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65618                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65697                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65521                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.004075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.003814                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.081003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65237     99.57%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               281      0.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65521                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65521                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.004289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.004161                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.065348                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65240     99.57%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               281      0.43%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65521                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67111488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67111488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               907736924.33005762                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               907736924.33005762                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    73932765000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35252.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67111488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 907726536.511538624763                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 907736924.330057621002                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048617                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048617                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  31696733500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1824144777500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30227.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1739572.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67111296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67111296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67111488                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67111488                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048617                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048617                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    907734327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          907734327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    907736924                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         907736924                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1815471252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1815471252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048605                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048617                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12035389750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243025000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         31696733500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11477.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30227.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               973716                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              981509                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.60                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       142000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   945.231775                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   880.853993                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   220.823436                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2539      1.79%      1.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2824      1.99%      3.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2400      1.69%      5.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2874      2.02%      7.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2466      1.74%      9.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2154      1.52%     10.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2475      1.74%     12.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3068      2.16%     14.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       121200     85.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       142000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110720                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67111488                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               907.726537                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               907.736924                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  78624327000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        507061380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        269490540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744287400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737545480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5836621440.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  18652060980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12685472640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44432539860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    600.985886                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  32584060250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2468960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  38885706250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        507025680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        269486745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743530560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736819900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5836621440.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  18705411270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  12639434400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44438329995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    601.064202                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  32468076500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2468960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  38998795500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  78624327000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072901                       # Number of seconds simulated (Second)
simTicks                                  72900798000                       # Number of ticks simulated (Tick)
finalTick                                243434251000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     89.25                       # Real time elapsed on the host (Second)
hostTickRate                                816803050                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9678992                       # Number of bytes of host memory used (Byte)
simInsts                                     24795830                       # Number of instructions simulated (Count)
simOps                                       48010630                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   277820                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     537925                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        16164439                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.054147                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.674182                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    16141812     99.86%     99.86% |       16418      0.10%     99.96% |        4210      0.03%     99.99% |        1560      0.01%    100.00% |         329      0.00%    100.00% |          48      0.00%    100.00% |          43      0.00%    100.00% |          14      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          16164439                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      5243168                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000152                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000078                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.023232                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     5242733     99.99%     99.99% |         372      0.01%    100.00% |          40      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5243168                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      5243163                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       39.656401                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      10.832104                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      45.239191                       (Unspecified)
system.caches.m_latencyHistSeqr          |     4874344     92.97%     92.97% |      153935      2.94%     95.90% |       90921      1.73%     97.64% |       95886      1.83%     99.46% |       17111      0.33%     99.79% |        9562      0.18%     99.97% |          10      0.00%     99.97% |         705      0.01%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5243163                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228210                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228210                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      3014953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.225530                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.011587                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.478929                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     2646134     87.77%     87.77% |      153935      5.11%     92.87% |       90921      3.02%     95.89% |       95886      3.18%     99.07% |       17111      0.57%     99.64% |        9562      0.32%     99.95% |          10      0.00%     99.95% |         705      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      3014953                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      8082296                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.011647                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.263286                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     8062805     99.76%     99.76% |        5782      0.07%     99.83% |        4232      0.05%     99.88% |        5485      0.07%     99.95% |        3813      0.05%    100.00% |          73      0.00%    100.00% |          46      0.00%    100.00% |          10      0.00%    100.00% |          45      0.00%    100.00% |           5      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       8082296                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      8082143                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.096646                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.914395                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     8063508     99.77%     99.77% |       12476      0.15%     99.92% |        4160      0.05%     99.98% |        1560      0.02%     99.99% |         329      0.00%    100.00% |          48      0.00%    100.00% |          43      0.00%    100.00% |          14      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       8082143                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5728085      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        271422      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         471775      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         3505529      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      3505498      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      3505498      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       3139416      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       116548      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       249566      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2588669      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       154874      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       222209      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      3505498      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      3505498      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      3255963      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       249566      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       3505530      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       3505498      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      3505529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      3505498      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      3505530      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      3505498      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      3505529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      3505498      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      3014953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.225530                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.011587                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.478929                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     2646134     87.77%     87.77% |      153935      5.11%     92.87% |       90921      3.02%     95.89% |       95886      3.18%     99.07% |       17111      0.57%     99.64% |        9562      0.32%     99.95% |          10      0.00%     99.95% |         705      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      3014953                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      8082291                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5242915                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    39.656800                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    10.832588                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    45.238688                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4874148     92.97%     92.97% |      153898      2.94%     95.90% |       90912      1.73%     97.64% |       95882      1.83%     99.46% |       17109      0.33%     99.79% |        9562      0.18%     99.97% |          10      0.00%     99.97% |         705      0.01%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5242915                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228043                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228043    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228043                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      3014872                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.224850                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.011153                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.478190                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     2646105     87.77%     87.77% |      153898      5.10%     92.87% |       90912      3.02%     95.89% |       95882      3.18%     99.07% |       17109      0.57%     99.64% |        9562      0.32%     99.95% |          10      0.00%     99.95% |         705      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      3014872                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    75.600000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    31.315286                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    78.713404                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     40.00%     40.00% |           0      0.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          243                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    30.308642                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     4.038211                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.530861                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         169     69.55%     69.55% |          25     10.29%     79.84% |          31     12.76%     92.59% |           4      1.65%     94.24% |           3      1.23%     95.47% |           6      2.47%     97.94% |           1      0.41%     98.35% |           2      0.82%     99.18% |           1      0.41%     99.59% |           1      0.41%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          243                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          166                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          166                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           77                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    93.493506                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    81.853677                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    56.598917                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           3      3.90%      3.90% |          25     32.47%     36.36% |          31     40.26%     76.62% |           4      5.19%     81.82% |           3      3.90%     85.71% |           6      7.79%     93.51% |           1      1.30%     94.81% |           2      2.60%     97.40% |           1      1.30%     98.70% |           1      1.30%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           77                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      3014872                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.224850                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.011153                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.478190                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     2646105     87.77%     87.77% |      153898      5.10%     92.87% |       90912      3.02%     95.89% |       95882      3.18%     99.07% |       17109      0.57%     99.64% |        9562      0.32%     99.95% |          10      0.00%     99.95% |         705      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      3014872                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           77                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    93.493506                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    81.853677                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    56.598917                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           3      3.90%      3.90% |          25     32.47%     36.36% |          31     40.26%     76.62% |           4      5.19%     81.82% |           3      3.90%     85.71% |           6      7.79%     93.51% |           1      1.30%     94.81% |           2      2.60%     97.40% |           1      1.30%     98.70% |           1      1.30%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           77                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      7011027                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.025711                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.465485                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      7006408     99.93%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3338      0.05%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          870      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          319      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           69      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      7011027                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2965752                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      3505530                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6471282                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014400                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5008.699162                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.031439                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1017.429556                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057601                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999975                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014400                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.294756                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014400                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.996385                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028800                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9824.733899                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028804                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.014604                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014400                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999717                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032819                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999721                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       7011060                       (Unspecified)
system.caches.network.msg_byte.Control       56088480                       (Unspecified)
system.caches.network.msg_count.Data          7010996                       (Unspecified)
system.caches.network.msg_byte.Data         504791712                       (Unspecified)
system.caches.network.msg_count.Response_Data      7011058                       (Unspecified)
system.caches.network.msg_byte.Response_Data    504796176                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      7010996                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     56087968                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028768                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7769.857595                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014384                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.002058                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014384                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  82047877000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.192058                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      3505530                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     28044240                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      3505498                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    252395856                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      3505529                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    252398088                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      3505498                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     28043984                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014400                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4008.702810                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014400                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.295072                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.089589                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6824.734072                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.192055                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      3505529                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    252398088                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      3505498                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     28043984                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.192061                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      3505530                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     28044240                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      3505498                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    252395856                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.192058                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      3505530                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     28044240                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      3505498                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    252395856                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      3505529                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    252398088                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      3505498                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     28043984                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028800                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8824.733965                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014731                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2008.710081                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014440                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.295680                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.192061                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      3505530                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     28044240                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      3505498                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    252395856                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.192055                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      3505529                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    252398088                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      3505498                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     28043984                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 243434251000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72900798                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388625                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388632                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   12                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 5                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            72899452                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.115071                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.475914                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  67307072     92.33%     92.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194270      5.75%     98.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349531      0.48%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699030      0.96%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349539      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72899452                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340003     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048601     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.115069                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89676703                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388631                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388619                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388613                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             8                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388626                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048582                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               7                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        8                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388631                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048602                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         2                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048611                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048573                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.115069                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388631                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388626                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291462                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340039                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.115069                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857143                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1346                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.380867                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.380867                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.057535                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.057535                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388682                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340026                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242797                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194251                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145767                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048582                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048635                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048574                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 9                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048581                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048579                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                      10                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               10                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 8                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72899444                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.115071                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.952537                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71850865     98.56%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72899444                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349908                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              71500939                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        40                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048557                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      8                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048567                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388709                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                862                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194533                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048635                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048605                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72898581                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      18                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        91                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     6                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72899452                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.115077                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.952552                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71850778     98.56%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       16      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        8      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       11      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       26      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       10      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        8      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048593      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72899452                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014384                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.057538                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             69.523577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.930041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    7      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               922399     87.97%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                51147      4.88%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  127      0.01%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.00%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1035      0.10%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              23509      2.24%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2810      0.27%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               9220      0.88%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               4372      0.42%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6855      0.65%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2757      0.26%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              14907      1.42%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 18      0.00%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 34      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1663      0.16%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7700      0.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048602                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     32791                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82047877000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      91                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82047877000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  82047877000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      8                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699427                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                70452395                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        36                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747586                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388626                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048551                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534286                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777268                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388670                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       13                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388514                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80239496                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777263                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097213.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000008878750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65537                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65537                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3098963                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983086                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048614                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048614                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048614                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048614                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       8                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048614                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048614                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048564                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65541                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65540                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65539                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65537                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.000168                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.000116                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.041155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65524     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                10      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65537                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65537                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.000229                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000211                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.026203                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65527     99.98%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65537                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67111296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67111296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               920583832.29220617                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               920583832.29220617                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72900772000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34760.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110848                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 920576809.049470186234                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 920577686.954812169075                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048614                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  30681018250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1806826305750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29258.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1723061.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67111296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67111296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67111296                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67111296                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048614                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048614                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    920583832                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          920583832                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    920583832                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         920583832                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1841167665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1841167665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048606                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048607                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11019655750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243030000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         30681018250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10508.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29258.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               963057                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              988382                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             91.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            94.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       145773                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   920.760470                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   863.089518                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   232.308808                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          730      0.50%      0.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4411      3.03%      3.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3930      2.70%      6.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1479      1.01%      7.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         9079      6.23%     13.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3884      2.66%     16.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3480      2.39%     18.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2305      1.58%     20.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       116475     79.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       145773                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110784                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110848                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               920.576809                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               920.577687                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82047877000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        521991120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        277422090                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744315960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737488060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5754874320.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19431507480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  11633034720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44100633750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    604.940343                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  29929118000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2434380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  40543818000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        519192240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        275942040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743544840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736825120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5754874320.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  19436613540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  11627424960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44094417060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    604.855067                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  29917356750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2434380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  40552168250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  82047877000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071657                       # Number of seconds simulated (Second)
simTicks                                  71656658000                       # Number of ticks simulated (Tick)
finalTick                                332951763000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     58.88                       # Real time elapsed on the host (Second)
hostTickRate                               1216900008                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9704592                       # Number of bytes of host memory used (Byte)
simInsts                                     30580995                       # Number of instructions simulated (Count)
simOps                                       58530375                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   519337                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     993983                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        25803505                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.040995                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.587066                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    25776212     99.89%     99.89% |       19792      0.08%     99.97% |        5087      0.02%     99.99% |        1881      0.01%    100.00% |         400      0.00%    100.00% |          58      0.00%    100.00% |          52      0.00%    100.00% |          17      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          25803505                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      6291873                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000160                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000085                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.022460                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     6291285     99.99%     99.99% |         516      0.01%    100.00% |          49      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6291873                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      6291869                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       44.102682                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      14.506275                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      44.684995                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5774034     91.77%     91.77% |      229367      3.65%     95.42% |      153311      2.44%     97.85% |       97876      1.56%     99.41% |       24097      0.38%     99.79% |       10702      0.17%     99.96% |         816      0.01%     99.97% |         977      0.02%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6291869                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228299                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228299    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228299                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      4063570                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.738466                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.879144                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.913619                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     3545735     87.26%     87.26% |      229367      5.64%     92.90% |      153311      3.77%     96.67% |       97876      2.41%     99.08% |       24097      0.59%     99.68% |       10702      0.26%     99.94% |         816      0.02%     99.96% |         977      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      4063570                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     12901845                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.008816                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.229083                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    12878288     99.82%     99.82% |        6988      0.05%     99.87% |        5121      0.04%     99.91% |        6630      0.05%     99.96% |        4602      0.04%    100.00% |          88      0.00%    100.00% |          56      0.00%    100.00% |          12      0.00%    100.00% |          54      0.00%    100.00% |           6      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      12901845                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     12901660                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.073174                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.796710                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    12879185     99.83%     99.83% |       15034      0.12%     99.94% |        5027      0.04%     99.98% |        1881      0.01%    100.00% |         400      0.00%    100.00% |          58      0.00%    100.00% |          52      0.00%    100.00% |          17      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      12901660                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6780664      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        274324      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         736966      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         4819549      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      4819517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      4819517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       4189261      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       118366      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       511922      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2591403      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       155958      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       225044      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      4819517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      4819517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      4307627      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       511922      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       4819549      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       4819517      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      4819549      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      4819517      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      4819549      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      4819517      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      4819549      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      4819517      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      4063570                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.738466                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.879144                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.913619                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     3545735     87.26%     87.26% |      229367      5.64%     92.90% |      153311      3.77%     96.67% |       97876      2.41%     99.08% |       24097      0.59%     99.68% |       10702      0.26%     99.94% |         816      0.02%     99.96% |         977      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      4063570                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     12901839                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6291510                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    44.103606                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    14.507414                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    44.684472                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5773744     91.77%     91.77% |      229317      3.64%     95.42% |      153298      2.44%     97.85% |       97872      1.56%     99.41% |       24095      0.38%     99.79% |       10702      0.17%     99.96% |         816      0.01%     99.97% |         977      0.02%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6291510                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228046                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228046                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      4063464                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.737830                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.878723                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.912990                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     3545698     87.26%     87.26% |      229317      5.64%     92.90% |      153298      3.77%     96.67% |       97872      2.41%     99.08% |       24095      0.59%     99.68% |       10702      0.26%     99.94% |         816      0.02%     99.96% |         977      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      4063464                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    63.166667                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    17.638581                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    76.708322                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           3     50.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          353                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    27.303116                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     3.566956                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    49.987912                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         255     72.24%     72.24% |          32      9.07%     81.30% |          41     11.61%     92.92% |           7      1.98%     94.90% |           6      1.70%     96.60% |           7      1.98%     98.58% |           1      0.28%     98.87% |           2      0.57%     99.43% |           1      0.28%     99.72% |           1      0.28%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          353                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          251                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         251    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          251                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          102                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    92.029412                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    81.542360                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    52.519766                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           4      3.92%      3.92% |          32     31.37%     35.29% |          41     40.20%     75.49% |           7      6.86%     82.35% |           6      5.88%     88.24% |           7      6.86%     95.10% |           1      0.98%     96.08% |           2      1.96%     98.04% |           1      0.98%     99.02% |           1      0.98%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          102                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      4063464                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.737830                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.878723                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.912990                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     3545698     87.26%     87.26% |      229317      5.64%     92.90% |      153298      3.77%     96.67% |       97872      2.41%     99.08% |       24095      0.59%     99.68% |       10702      0.26%     99.94% |         816      0.02%     99.96% |         977      0.02%     99.98% |         689      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      4063464                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          102                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    92.029412                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    81.542360                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    52.519766                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           4      3.92%      3.92% |          32     31.37%     35.29% |          41     40.20%     75.49% |           7      6.86%     82.35% |           6      5.88%     88.24% |           7      6.86%     95.10% |           1      0.98%     96.08% |           2      1.96%     98.04% |           1      0.98%     99.02% |           1      0.98%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          102                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      9639066                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.018940                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.399514                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      9634400     99.95%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3374      0.04%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          877      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          321      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           71      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      9639066                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2972405                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      4819549                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7791954                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5006.449331                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.026966                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1012.793361                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057901                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999982                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.957658                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.997357                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028950                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9808.925688                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028953                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.010701                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999793                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032927                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999796                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       9639098                       (Unspecified)
system.caches.network.msg_byte.Control       77112784                       (Unspecified)
system.caches.network.msg_count.Data          9639034                       (Unspecified)
system.caches.network.msg_byte.Data         694010448                       (Unspecified)
system.caches.network.msg_count.Response_Data      9639098                       (Unspecified)
system.caches.network.msg_byte.Response_Data    694015056                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      9639034                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     77112272                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029268                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7765.863404                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014634                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.003963                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014634                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.001005                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  89517512000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.316951                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      4819549                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     38556392                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      4819517                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    347005224                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      4819549                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    347007528                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      4819517                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     38556136                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014475                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4006.451998                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014475                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.957890                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.089192                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6808.925814                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.316954                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      4819549                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    347007528                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      4819517                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     38556136                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.316947                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      4819549                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     38556392                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      4819517                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    347005224                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.316951                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      4819549                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     38556392                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      4819517                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    347005224                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      4819549                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    347007528                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      4819517                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     38556136                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028950                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8808.925736                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014720                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2006.457314                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014505                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.958334                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.316947                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      4819549                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     38556392                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      4819517                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    347005224                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.316954                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      4819549                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    347007528                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      4819517                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     38556136                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 332951763000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71656658                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388616                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388636                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    6                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            71655308                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117069                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.479783                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66062920     92.20%     92.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194273      5.85%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349538      0.49%     98.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699030      0.98%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349540      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         5      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71655308                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340009     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048603     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388636                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.117067                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 88432566                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388616                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388626                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388621                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            10                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388617                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048582                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               9                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       10                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388635                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048603                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048612                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048577                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.117067                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388636                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388633                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291462                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340042                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.117067                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857143                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1350                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.084242                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.084242                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058533                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058533                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388707                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340034                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242831                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194261                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145770                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048582                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048662                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048583                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                11                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048582                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999990                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                      12                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              32                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                10                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71655298                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117069                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.960650                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70606719     98.54%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71655298                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349853                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70256839                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        48                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048558                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     10                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048572                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388771                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                899                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194603                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048662                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048615                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71654398                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      22                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                       110                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           71655308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117077                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.960672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70606603     98.54%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       19      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       14      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       32      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       18      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                       11      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        8      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048599      1.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71655308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014635                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058538                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.337077                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.974803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               899590     85.79%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                75313      7.18%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   12      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   28      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 56      0.01%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6526      0.62%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1783      0.17%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              48877      4.66%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2937      0.28%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1354      0.13%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                740      0.07%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                238      0.02%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                238      0.02%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1675      0.16%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2524      0.24%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6679      0.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048603                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     65552                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89517512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                     110                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89517512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  89517512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     10                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699378                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69208299                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        36                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747585                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388629                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048550                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534297                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777291                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388680                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       12                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388578                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78995350                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777264                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097228.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000016689750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65531                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65531                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097350                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984292                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048616                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048616                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048616                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048616                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048616                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048616                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048567                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       35                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65599                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65530                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.001679                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.001626                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.041675                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65417     99.83%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               112      0.17%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65531                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.001694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.001643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.041122                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65420     99.83%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               111      0.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65531                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67111424                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67111424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               936569271.76257646                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               936569271.76257646                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71656611000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34167.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67111296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110848                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 936567485.466598272324                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 936561233.430674433708                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048616                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29439559250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1771403031000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28074.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1689277.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67111488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67111488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67111424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67111424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048617                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048617                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048616                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048616                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    936570165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          936570165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    936569272                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         936569272                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1873139437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1873139437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048614                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048607                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9778046750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29439559250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9324.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28074.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               954329                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              997498                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             91.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            95.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       145391                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   923.176593                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   862.979769                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   232.330334                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1338      0.92%      0.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2755      1.89%      2.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         5568      3.83%      6.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3312      2.28%      8.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4836      3.33%     12.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4663      3.21%     15.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3358      2.31%     17.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2752      1.89%     19.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       116809     80.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       145391                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67111296                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110848                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               936.567485                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               936.561233                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  89517512000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        516871740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        274701075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744080340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737321020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5656531920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  20214186450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10495164000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    43638856545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    608.999328                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  26999993500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2392780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  42267738250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        521512740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        277171620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743559120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736825120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5656531920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  22028983230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   8966508480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    43931092230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    613.077604                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  23008498000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2392780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  46258178000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  89517512000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071698                       # Number of seconds simulated (Second)
simTicks                                  71698190000                       # Number of ticks simulated (Tick)
finalTick                                440199168000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     58.99                       # Real time elapsed on the host (Second)
hostTickRate                               1215491739                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9754768                       # Number of bytes of host memory used (Byte)
simInsts                                     37941090                       # Number of instructions simulated (Count)
simOps                                       71150507                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   643210                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1206205                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        38594923                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.032199                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.520466                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    38562921     99.92%     99.92% |       23199      0.06%     99.98% |        5971      0.02%     99.99% |        2205      0.01%    100.00% |         471      0.00%    100.00% |          68      0.00%    100.00% |          61      0.00%    100.00% |          20      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          38594923                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      7340499                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000154                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000083                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.021628                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     7339840     99.99%     99.99% |         579      0.01%    100.00% |          57      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7340499                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      7340495                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       47.284651                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      17.869470                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      44.093721                       (Unspecified)
system.caches.m_latencyHistSeqr          |     6682030     91.03%     91.03% |      296238      4.04%     95.07% |      217861      2.97%     98.03% |       97877      1.33%     99.37% |       28340      0.39%     99.75% |       14764      0.20%     99.95% |        1206      0.02%     99.97% |        1490      0.02%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7340495                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228313                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228313                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      5112182                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.459341                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.789326                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.091045                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     4453717     87.12%     87.12% |      296238      5.79%     92.91% |      217861      4.26%     97.18% |       97877      1.91%     99.09% |       28340      0.55%     99.64% |       14764      0.29%     99.93% |        1206      0.02%     99.96% |        1490      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      5112182                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     19297570                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.006924                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.202995                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    19269888     99.86%     99.86% |        8214      0.04%     99.90% |        6027      0.03%     99.93% |        7791      0.04%     99.97% |        5397      0.03%    100.00% |         103      0.00%    100.00% |          66      0.00%    100.00% |          14      0.00%    100.00% |          63      0.00%    100.00% |           7      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      19297570                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     19297353                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.057475                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.706603                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    19271001     99.86%     99.86% |       17619      0.09%     99.95% |        5901      0.03%     99.99% |        2205      0.01%    100.00% |         471      0.00%    100.00% |          68      0.00%    100.00% |          61      0.00%    100.00% |          20      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      19297353                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7833232      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        277259      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1264331      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6395725      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6395694      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6395693      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5239117      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       120190      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1036419      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2594115      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       157069      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       227912      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6395694      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6395693      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5359306      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1036419      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6395725      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6395693      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6395725      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6395693      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6395725      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6395693      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6395725      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6395693      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      5112182                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.459341                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.789326                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.091045                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     4453717     87.12%     87.12% |      296238      5.79%     92.91% |      217861      4.26%     97.18% |       97877      1.91%     99.09% |       28340      0.55%     99.64% |       14764      0.29%     99.93% |        1206      0.02%     99.96% |        1490      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      5112182                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     19297563                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7340104                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    47.285531                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    17.870841                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    44.093140                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6681725     91.03%     91.03% |      296174      4.04%     95.07% |      217845      2.97%     98.03% |       97873      1.33%     99.37% |       28338      0.39%     99.75% |       14764      0.20%     99.95% |        1206      0.02%     99.97% |        1490      0.02%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7340104                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228050                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228050    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228050                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      5112054                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.458729                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.788904                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.090509                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     4453675     87.12%     87.12% |      296174      5.79%     92.91% |      217845      4.26%     97.18% |       97873      1.91%     99.09% |       28338      0.55%     99.64% |       14764      0.29%     99.93% |        1206      0.02%     99.96% |        1490      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      5112054                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    54.285714                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    11.705701                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    73.861840                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           4     57.14%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          384                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    30.338542                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     4.155851                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    50.916867                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         264     68.75%     68.75% |          37      9.64%     78.39% |          52     13.54%     91.93% |          10      2.60%     94.53% |           8      2.08%     96.61% |           8      2.08%     98.70% |           1      0.26%     98.96% |           2      0.52%     99.48% |           1      0.26%     99.74% |           1      0.26%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          384                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          260                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          260                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          124                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    91.854839                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.385383                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    49.377868                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           4      3.23%      3.23% |          37     29.84%     33.06% |          52     41.94%     75.00% |          10      8.06%     83.06% |           8      6.45%     89.52% |           8      6.45%     95.97% |           1      0.81%     96.77% |           2      1.61%     98.39% |           1      0.81%     99.19% |           1      0.81%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          124                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      5112054                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.458729                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.788904                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.090509                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     4453675     87.12%     87.12% |      296174      5.79%     92.91% |      217845      4.26%     97.18% |       97873      1.91%     99.09% |       28338      0.55%     99.64% |       14764      0.29%     99.93% |        1206      0.02%     99.96% |        1490      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      5112054                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    94.250000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    74.079063                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    77.085991                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          124                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    91.854839                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.385383                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    49.377868                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           4      3.23%      3.23% |          37     29.84%     33.06% |          52     41.94%     75.00% |          10      8.06%     83.06% |           8      6.45%     89.52% |           8      6.45%     95.97% |           1      0.81%     96.77% |           2      1.61%     98.39% |           1      0.81%     99.19% |           1      0.81%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          124                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     12791418                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.014457                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.348739                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7     12786709     99.96%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3407      0.03%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          884      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          324      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           71      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     12791418                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2979096                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6395726                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9374822                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014529                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5004.948247                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.024002                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1009.715402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.058117                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014529                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.731830                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014529                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998001                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029058                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9798.337131                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029060                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008149                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014529                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999843                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033012                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999846                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      12791450                       (Unspecified)
system.caches.network.msg_byte.Control      102331600                       (Unspecified)
system.caches.network.msg_count.Data         12791386                       (Unspecified)
system.caches.network.msg_byte.Data         920979792                       (Unspecified)
system.caches.network.msg_count.Response_Data     12791450                       (Unspecified)
system.caches.network.msg_byte.Response_Data    920984400                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     12791386                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    102331088                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029251                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7766.005530                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014625                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.005272                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014625                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 107247405000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.312679                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6395725                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     51165800                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6395693                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    460489896                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6395725                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    460492200                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6395693                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     51165544                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014529                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4004.950264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014529                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.732005                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.088953                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6798.337227                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.312681                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6395725                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    460492200                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6395693                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     51165544                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.312677                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6395725                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     51165800                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6395693                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    460489896                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.312680                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6395725                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     51165800                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6395693                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    460489896                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6395725                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    460492200                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6395693                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     51165544                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029058                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8798.337168                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014717                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2004.954285                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014552                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.732341                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.312680                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6395725                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     51165800                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6395693                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    460489896                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.312681                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6395725                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    460492200                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6395693                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     51165544                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 440199168000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71698190                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388626                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388631                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    4                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            71696919                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117001                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.479652                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66104533     92.20%     92.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194268      5.85%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349541      0.49%     98.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699042      0.97%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349523      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         9      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71696919                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340005     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048602     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388631                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.116999                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 88474163                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388624                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388616                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388616                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             2                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388627                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048583                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        2                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388626                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048601                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048610                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048573                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.116999                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388627                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388623                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291439                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340017                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.116999                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857142                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1271                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.094144                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.094144                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058500                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058500                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388682                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340027                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242806                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194249                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145766                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048583                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048594                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048569                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048571                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048567                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999996                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               9                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                4                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 2                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71696917                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117001                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.960375                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70648338     98.54%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71696917                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349817                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70298512                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        25                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048563                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      2                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048563                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388643                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                739                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194359                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048594                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048576                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71696177                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       6                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        32                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           71696919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117002                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.960377                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70648313     98.54%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        3      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        7      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        7      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048575      1.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71696919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014625                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058500                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.376685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.698462                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                      1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               907971     86.59%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                66577      6.35%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  178      0.02%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 72      0.01%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4743      0.45%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              10322      0.98%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              18282      1.74%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              26931      2.57%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4044      0.39%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                123      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                101      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                737      0.07%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             8471      0.81%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048601                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131083                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107247405000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      32                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107247405000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 107247405000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      2                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699341                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69249941                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        28                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747607                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388627                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048572                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534291                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777285                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388676                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        6                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388500                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79036967                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777256                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000046869750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65533                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65533                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097163                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984499                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048612                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048612                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048612                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048612                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048612                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048612                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048564                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       28                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65558                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65584                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65533                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.001251                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.001214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.035352                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65451     99.87%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                82      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65533                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.001251                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.001214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.035352                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65451     99.87%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                82      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67111168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67111168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               936023182.73306489                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               936023182.73306489                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71698073000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34187.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67111040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 936020504.841196179390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 936021397.471819043159                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048612                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29480185000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1774555177250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28113.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1692289.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67111168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67111168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67111168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67111168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048612                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048612                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048612                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048612                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    936023183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          936023183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    936023183                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         936023183                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1872046365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1872046365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048609                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048610                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65549                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9818766250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5243045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29480185000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9363.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28113.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               971493                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              976989                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       148733                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   902.427410                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   794.844787                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   273.155678                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         6822      4.59%      4.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3079      2.07%      6.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3015      2.03%      8.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3357      2.26%     10.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4079      2.74%     13.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2728      1.83%     15.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2885      1.94%     17.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         9245      6.22%     23.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113523     76.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       148733                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110976                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67111040                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               936.020505                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               936.021397                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107247405000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        531837180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        282662985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743637660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737013040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5659605120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  27173852250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4649187840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44777796075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    624.531750                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  11754528000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2394080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  57550432500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        530187840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        281786340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743509140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736814680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5659605120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  27585451530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4302377760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44839732410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    625.395598                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  10848182750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2394080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  58456256750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 107247405000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071862                       # Number of seconds simulated (Second)
simTicks                                  71861596000                       # Number of ticks simulated (Tick)
finalTick                                440362574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     59.21                       # Real time elapsed on the host (Second)
hostTickRate                               1213680917                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9757840                       # Number of bytes of host memory used (Byte)
simInsts                                     37962880                       # Number of instructions simulated (Count)
simOps                                       71192572                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   641160                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1202380                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        51394992                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.027843                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.484041                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    51358207     99.93%     99.93% |       26653      0.05%     99.98% |        6873      0.01%     99.99% |        2536      0.00%    100.00% |         544      0.00%    100.00% |          78      0.00%    100.00% |          70      0.00%    100.00% |          23      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          51394992                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      8403215                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.003213                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.001531                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.112165                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     8390978     99.85%     99.85% |        9138      0.11%     99.96% |        2035      0.02%     99.99% |         509      0.01%     99.99% |         269      0.00%    100.00% |         169      0.00%    100.00% |          58      0.00%    100.00% |          29      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8403215                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      8403267                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       49.628055                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      20.833755                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.503581                       (Unspecified)
system.caches.m_latencyHistSeqr          |     7602102     90.47%     90.47% |      364683      4.34%     94.81% |      282818      3.37%     98.17% |       97923      1.17%     99.34% |       32603      0.39%     99.72% |       18843      0.22%     99.95% |        1603      0.02%     99.97% |        2003      0.02%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8403267                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2238148                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.003165                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000236                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.550307                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     2238082    100.00%    100.00% |          24      0.00%    100.00% |          19      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2238148                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      6165119                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.280546                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.731811                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.544041                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     5363996     87.01%     87.01% |      364657      5.91%     92.92% |      282804      4.59%     97.51% |       97921      1.59%     99.10% |       32603      0.53%     99.62% |       18843      0.31%     99.93% |        1603      0.03%     99.96% |        2003      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      6165119                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     25697620                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.005985                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.188704                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    25665737     99.88%     99.88% |        9469      0.04%     99.91% |        6951      0.03%     99.94% |        8967      0.03%     99.97% |        6206      0.02%    100.00% |         118      0.00%    100.00% |          76      0.00%    100.00% |          16      0.00%    100.00% |          72      0.00%    100.00% |           8      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      25697620                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     25697372                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.049701                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.657289                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    25667083     99.88%     99.88% |       20237      0.08%     99.96% |        6793      0.03%     99.99% |        2536      0.01%    100.00% |         544      0.00%    100.00% |          78      0.00%    100.00% |          70      0.00%    100.00% |          23      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      25697372                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7839147      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        281475      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1268346      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6400050      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6400019      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6400019      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5240953      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       122340      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1036758      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2598194      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       159135      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       231588      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6400019      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6400019      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5363292      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1036758      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6400051      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6400019      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6400050      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6400019      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6400051      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6400019      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6400050      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6400019      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      6165119                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.280546                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.731811                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.544041                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     5363996     87.01%     87.01% |      364657      5.91%     92.92% |      282804      4.59%     97.51% |       97921      1.59%     99.10% |       32603      0.53%     99.62% |       18843      0.31%     99.93% |        1603      0.03%     99.96% |        2003      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      6165119                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     25697612                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8394613                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    49.654866                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    20.870911                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.497214                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7594593     90.47%     90.47% |      363802      4.33%     94.80% |      282607      3.37%     98.17% |       97902      1.17%     99.34% |       32588      0.39%     99.72% |       18831      0.22%     99.95% |        1598      0.02%     99.97% |        2003      0.02%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8394613                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2232133                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.001089                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000091                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.305063                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2232112    100.00%    100.00% |           8      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2232133                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      6162480                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.277918                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.731064                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    37.540437                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     5362473     87.02%     87.02% |      363795      5.90%     92.92% |      282601      4.59%     97.51% |       97902      1.59%     99.10% |       32588      0.53%     99.62% |       18831      0.31%     99.93% |        1598      0.03%     99.96% |        2003      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      6162480                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples         3844                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     7.416753                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.431962                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    26.374731                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |        3685     95.86%     95.86% |         113      2.94%     98.80% |          36      0.94%     99.74% |           4      0.10%     99.84% |           3      0.08%     99.92% |           1      0.03%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total         3844                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples         3547                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.345362                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.036254                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     5.380081                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |        3536     99.69%     99.69% |           7      0.20%     99.89% |           0      0.00%     99.89% |           1      0.03%     99.92% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total         3547                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          297                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    79.925926                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    68.151351                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    54.475458                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         142     47.81%     47.81% |         112     37.71%     85.52% |          33     11.11%     96.63% |           4      1.35%     97.98% |           3      1.01%     98.99% |           1      0.34%     99.33% |           2      0.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          297                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples         4631                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    36.510041                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     8.012768                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    46.431996                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |        3692     79.72%     79.72% |         738     15.94%     95.66% |         163      3.52%     99.18% |          15      0.32%     99.50% |          11      0.24%     99.74% |           9      0.19%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total         4631                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples         2335                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.546467                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.042574                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     6.518864                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |        2320     99.36%     99.36% |           8      0.34%     99.70% |           3      0.13%     99.83% |           3      0.13%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total         2335                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2296                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.067509                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    63.753280                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.397838                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1364     59.41%     59.41% |         732     31.88%     91.29% |         162      7.06%     98.34% |          15      0.65%     99.00% |          11      0.48%     99.48% |           9      0.39%     99.87% |           3      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2296                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          175                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean    38.988571                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     5.645795                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    63.047327                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         128     73.14%     73.14% |          30     17.14%     90.29% |          12      6.86%     97.14% |           2      1.14%     98.29% |           1      0.57%     98.86% |           2      1.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          175                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples          129                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean    17.682171                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     2.184367                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    42.503673                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |         110     85.27%     85.27% |           1      0.78%     86.05% |          10      7.75%     93.80% |           2      1.55%     95.35% |           3      2.33%     97.67% |           1      0.78%     98.45% |           2      1.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total          129                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           46                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    98.739130                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    80.953682                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    72.666188                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |          17     36.96%     36.96% |          18     39.13%     76.09% |           8     17.39%     93.48% |           0      0.00%     93.48% |           1      2.17%     95.65% |           2      4.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           46                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      6162480                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.277918                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.731064                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    37.540437                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     5362473     87.02%     87.02% |      363795      5.90%     92.92% |      282601      4.59%     97.51% |       97902      1.59%     99.10% |       32588      0.53%     99.62% |       18831      0.31%     99.93% |        1598      0.03%     99.96% |        2003      0.03%     99.99% |         689      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      6162480                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          297                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    79.925926                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    68.151351                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    54.475458                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         142     47.81%     47.81% |         112     37.71%     85.52% |          33     11.11%     96.63% |           4      1.35%     97.98% |           3      1.01%     98.99% |           1      0.34%     99.33% |           2      0.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          297                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2296                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.067509                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    63.753280                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.397838                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1364     59.41%     59.41% |         732     31.88%     91.29% |         162      7.06%     98.34% |          15      0.65%     99.00% |          11      0.48%     99.48% |           9      0.39%     99.87% |           3      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2296                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           46                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    98.739130                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    80.953682                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    72.666188                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |          17     36.96%     36.96% |          18     39.13%     76.09% |           8     17.39%     93.48% |           0      0.00%     93.48% |           1      2.17%     95.65% |           2      4.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           46                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     12800069                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.014708                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.351771                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7     12795286     99.96%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         3454      0.03%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          902      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          331      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           73      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     12800069                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2988917                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6400051                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9388968                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014534                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5005.024115                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.024059                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1009.885813                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.058134                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014534                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.741793                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014534                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998002                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029067                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9798.576922                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029069                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008255                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014534                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999843                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033023                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999846                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      12800102                       (Unspecified)
system.caches.network.msg_byte.Control      102400816                       (Unspecified)
system.caches.network.msg_count.Data         12800038                       (Unspecified)
system.caches.network.msg_byte.Data         921602736                       (Unspecified)
system.caches.network.msg_count.Response_Data     12800100                       (Unspecified)
system.caches.network.msg_byte.Response_Data    921607200                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     12800038                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    102400304                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029305                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7767.548469                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014652                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.481425                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014652                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.062718                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 107410811000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.326147                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6400051                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     51200408                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6400019                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    460801368                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6400050                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    460803600                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6400019                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     51200152                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014534                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4005.026131                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014534                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.741968                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.088998                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6798.577018                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.326146                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6400050                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    460803600                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6400019                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     51200152                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.326148                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6400051                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     51200408                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6400019                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    460801368                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.326149                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6400051                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     51200408                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6400019                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    460801368                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6400050                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    460803600                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6400019                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     51200152                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029067                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8798.576959                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014724                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2005.030150                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014557                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.742304                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.326151                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6400051                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     51200408                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6400019                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    460801368                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.326146                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6400050                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    460803600                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6400019                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     51200152                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 440362574000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71861596                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8443067                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       48                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8439628                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     57                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12602                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             17186                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            71784336                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117569                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.482154                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66174202     92.18%     92.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4199397      5.85%     98.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    353615      0.49%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    701748      0.98%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    351950      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1579      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1112      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       474      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       259      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71784336                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     177     48.90%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     48.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.28%     49.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     49.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     49.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     49.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     49.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     49.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.55%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     49.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     69     19.06%     68.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    40     11.05%     79.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                54     14.92%     94.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               19      5.25%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1348      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7376091     87.40%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           19      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           102      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           71      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           64      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           44      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          104      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          100      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          165      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           51      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            2      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1056544     12.52%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         4061      0.05%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          538      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          318      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8439628                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.117443                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 362                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000043                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 88660956                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8454279                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8437052                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      3056                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1486                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1275                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8437077                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1565                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           420                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4392                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          823                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8443115                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       21                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1057299                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        4775                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        42                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            91                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          691                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 48                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             316                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      397                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8439277                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1057011                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       352                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1061353                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1053525                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         4342                       # Number of stores executed (Count)
system.cpu.numRate                           0.117438                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8438542                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8438327                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6324541                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7392813                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.117425                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855499                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2219                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           77260                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4216103                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8430690                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.044554                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.044554                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058670                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058670                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8463680                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7378586                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1439                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        840                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5264505                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4207522                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3169261                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       36                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1057299                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          4775                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          209                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          119                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1054957                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1052797                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               378                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1051147                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1050818                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999687                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     593                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             736                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                411                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              325                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12489                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               354                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71782370                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117448                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.961353                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70721703     98.52%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            3400      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2089      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2527      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             662      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             591      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             441      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             374      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1050583      1.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71782370                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4216103                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8430690                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1059083                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1055241                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1052911                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1202                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8429255                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   510                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          931      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7369986     87.42%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           94      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           65      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           44      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           93      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          156      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           51      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1054921     12.51%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         3564      0.04%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          320      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          278      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8430690                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1050583                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   419211                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70307145                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      8505                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1049055                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    420                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1050798                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    87                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8445075                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   405                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              72699                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4225089                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1054957                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1051822                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71710447                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1014                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           513                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      4327                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   261                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           71784336                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.962731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70726250     98.53%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      391      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      585      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      587      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      999      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      695      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      472      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      643      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1053714      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71784336                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014680                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058795                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         532                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2082                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  48                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    933                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     43                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1055241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.130076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.904048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   4275      0.41%      0.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   26      0.00%      0.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   71      0.01%      0.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  453      0.04%      0.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   62      0.01%      0.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               908248     86.07%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  304      0.03%     86.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                66822      6.33%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  545      0.05%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  176      0.02%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 82      0.01%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                132      0.01%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 31      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4789      0.45%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              10370      0.98%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              18339      1.74%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              26957      2.55%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4065      0.39%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                138      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                114      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  6      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  6      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                738      0.07%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             8485      0.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1055241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1056747                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    4346                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131158                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107410811000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    4401                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       168                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107410811000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 107410811000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    420                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   769042                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69255833                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            945                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      8610                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1749486                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8444228                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048645                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    637                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    247                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    796                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11594501                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16916494                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8473924                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1521                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11578895                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    15852                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  38                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8391026                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79174654                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16888159                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4216103                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8430690                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2104598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000046869750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65777                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65777                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3106890                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              988203                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1052938                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1052938                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1052938                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1052938                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     881                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    397                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1052938                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1052938                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1050409                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1134                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      366                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      105                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65790                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65804                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65820                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65798                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65853                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65804                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65794                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65777                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.994314                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.992144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.220976                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  7      0.01%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  4      0.01%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  9      0.01%      0.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 9      0.01%      0.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                14      0.02%      0.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                17      0.03%      0.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                16      0.02%      0.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                31      0.05%      0.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                42      0.06%      0.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65503     99.58%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               102      0.16%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                13      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65777                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65777                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.001703                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.001633                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.049291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65679     99.85%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                91      0.14%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65777                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    56384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67388032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67388032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               937747500.06943905                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               937747500.06943905                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71861519000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34124.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67331648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67362816                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 936962880.701953768730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 937396603.326205015182                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1052938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1052938                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29633177750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1778696053750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28143.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1689269.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67387968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67387968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67388032                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67388032                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1052937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1052937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1052938                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1052938                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    937746609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          937746609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    937747500                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         937747500                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1875494110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1875494110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1052057                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1052544                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         66234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65719                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65845                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65635                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65782                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         66331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65841                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65773                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65675                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9907109000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5260285000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29633177750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9416.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28166.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               973622                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              980192                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       150780                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   893.301711                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   777.664503                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   283.465772                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         7516      4.98%      4.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3726      2.47%      7.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3344      2.22%      9.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3502      2.32%     12.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4151      2.75%     14.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2773      1.84%     16.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2915      1.93%     18.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         9263      6.14%     24.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113590     75.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       150780                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67331648                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67362816                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               936.962881                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               937.396603                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107410811000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        540997800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        287524380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3758810160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2750021280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5672512560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  27247552110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4649872800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44907291090                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    624.913634                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  11755690500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2399540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  57707216000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        535664220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        284693310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3752955360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2744341920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5672512560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  27659198130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4303023360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44952388860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    625.541198                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  10849255000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2399540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  58613130500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 107410811000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
