[2025-09-15 15:39:51] START suite=spec trace=401.bzip2-38B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/401.bzip2-38B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2147268 heartbeat IPC: 4.657 cumulative IPC: 4.657 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4559693 cumulative IPC: 4.386 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4559693 cumulative IPC: 4.386 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4559694 heartbeat IPC: 4.145 cumulative IPC: 5 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12314469 heartbeat IPC: 1.29 cumulative IPC: 1.29 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 19168788 heartbeat IPC: 1.459 cumulative IPC: 1.369 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 23655817 heartbeat IPC: 2.229 cumulative IPC: 1.571 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 28818978 heartbeat IPC: 1.937 cumulative IPC: 1.649 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 34001886 heartbeat IPC: 1.929 cumulative IPC: 1.698 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 38055539 heartbeat IPC: 2.467 cumulative IPC: 1.791 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 43307942 heartbeat IPC: 1.904 cumulative IPC: 1.807 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 49256349 heartbeat IPC: 1.681 cumulative IPC: 1.79 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 55620416 heartbeat IPC: 1.571 cumulative IPC: 1.763 (Simulation time: 00 hr 09 min 40 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 57373708 cumulative IPC: 1.743 (Simulation time: 00 hr 10 min 29 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 57373708 cumulative IPC: 1.743 (Simulation time: 00 hr 10 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/401.bzip2-38B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.743 instructions: 100000000 cycles: 57373708
CPU 0 Branch Prediction Accuracy: 92.21% MPKI: 9.627 Average ROB Occupancy at Mispredict: 45.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00041
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.625
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00085


====Backend Stall Breakdown====
ROB_STALL: 2047859
LQ_STALL: 1257936
SQ_STALL: 5788704


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 6.954929

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 2047858

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 294447

cpu0->cpu0_STLB TOTAL        ACCESS:     447525 HIT:     447023 MISS:        502 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     447525 HIT:     447023 MISS:        502 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 578.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1090147 HIT:     778439 MISS:     311708 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     462421 HIT:     286145 MISS:     176276 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     248035 HIT:     113589 MISS:     134446 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     379090 HIT:     378684 MISS:        406 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        601 HIT:         21 MISS:        580 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9695857 HIT:    9695600 MISS:        257 MSHR_MERGE:         46
cpu0->cpu0_L1I LOAD         ACCESS:    9695857 HIT:    9695600 MISS:        257 MSHR_MERGE:         46
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 135.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   34638068 HIT:   32881906 MISS:    1756162 MSHR_MERGE:    1045266
cpu0->cpu0_L1D LOAD         ACCESS:   19733981 HIT:   18857477 MISS:     876504 MSHR_MERGE:     414276
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14903079 HIT:   14024024 MISS:     879055 MSHR_MERGE:     630988
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1008 HIT:        405 MISS:        603 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 44.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7871587 HIT:    7871572 MISS:         15 MSHR_MERGE:          8
cpu0->cpu0_ITLB LOAD         ACCESS:    7871587 HIT:    7871572 MISS:         15 MSHR_MERGE:          8
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 599.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31972220 HIT:   31449716 MISS:     522504 MSHR_MERGE:      74986
cpu0->cpu0_DTLB LOAD         ACCESS:   31972220 HIT:   31449716 MISS:     522504 MSHR_MERGE:      74986
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.645 cycles
cpu0->LLC TOTAL        ACCESS:     491769 HIT:     375444 MISS:     116325 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     176270 HIT:     137544 MISS:      38726 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     134445 HIT:      57968 MISS:      76477 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     180474 HIT:     179931 MISS:        543 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        580 HIT:          1 MISS:        579 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7690
  ROW_BUFFER_MISS:     107857
  AVG DBUS CONGESTED CYCLE: 5.386
Channel 0 WQ ROW_BUFFER_HIT:      14924
  ROW_BUFFER_MISS:      60343
  FULL:          0
Channel 0 REFRESHES ISSUED:       4782
[2025-09-15 15:50:21] END   suite=spec trace=401.bzip2-38B (rc=0)
