/*
 * Copyright (C) 2014 Variscite, Ltd. All Rights Reserved
 * Donio Ron: ron.d@variscite.com
 *
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 *
 */

#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 15 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 28 0>;
			enable-active-high;
		};

		reg_audio: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "tlv320aic3x-supply";
			enable-active-high;
		};

		reg_3p3v: regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		touch_3v3_regulator: touch_3v3_regulator {
			compatible = "regulator-fixed";
			regulator-name = "touch_3v3_supply";
			regulator-always-on;
			status = "okay";
		};

	};

	wlcore {
		compatible = "wlcore";
		gpio = <177>;   /* The wl8 driver expects gpio to be an integer, so gpio6_17 is (6-1)*32+17=207
		        	   irq property must not be set as driver derives irq number from gpio if no irq set
	 			   use edge irqs for suspend/resume */
		platform-quirks = <1>;
		/* if a 12xx card is there, configure the clock to WL12XX_REFCLOCK_38_XTAL */
		board-ref-clock = <4>;
	};

	wlan_en_reg: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "wlan-en-regulator";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;

		/* WLAN_EN GPIO for this board - Bank5, pin13 */
		gpio = <&gpio7 8 0>;

		/* WLAN card specific delay */
		startup-delay-us = <70000>;
		enable-active-high;
	};


#if 0
	/* Keys may interfere with touch */
	gpio-keys {
		compatible = "gpio-keys";

		enter {
			label = "Enter";
			gpios = <&gpio5 11 1>;
			linux,code = <28>; /* KEY_HOME */
			gpio-key,wakeup;
		};

		left {
			label = "Left";
			gpios = <&gpio4 26 1>;
			linux,code = <105>; /* KEY_BACK */
			gpio-key,wakeup;
		};

		right {
			label = "Right";
			gpios = <&gpio4 25 1>;
			linux,code = <106 >; /* KEY_BACK */
			gpio-key,wakeup;
		};


	};
#endif

	sound {
		compatible = "fsl,imx6q-var-som-tlv320aic3x", "fsl,imx-audio-tlv320aic3x";
		model = "tlv320aic3x-audio";
		cpu-dai = <&ssi2>;
		audio-codec = <&codec>;
		audio-routing =
			/* Headphone connected to HPLOUT, HPROUT */
			"Headphone Jack",       "HPLOUT",
			"Headphone Jack",       "HPROUT",
			"Line In Jack",		"LINE1L",
			"Line In Jack",		"LINE1R";
		mux-int-port = <2>;
		mux-ext-port = <3>;
	};
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	/* Capacitive Display */
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

#if 0
	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "okay";
	};
#endif
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm2 0 50000>;
		brightness-levels = <0 4 8 16 32 64 128 248>;
		default-brightness-level = <7>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};



	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	wlan {
		compatible = "ti,wilink8";
		interrupt-parent = <&gpio6>;
		interrupts = <17 0>;
		clocks = <&refclock>;
		clock-names = "refclock";

		refclock: refclock {
			compatible = "ti,wilink-clock";
			#clock-cells = <0>;
			clock-frequency = <38400000>;
		};
	};

	wlan_bt_rfkill {
		compatible = "net,rfkill-gpio";
		name = "wlan_bt_rfkill";
		type = <2>;     /* bluetooth */
		gpios = <&gpio6 18 0>;
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_2>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};


&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_4>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 0>;
	fsl,magic-packet;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
	
	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		clocks = <&clks 200>;
		clock-names = "csi_mclk";
		pwn-gpios = <&gpio3 13 1>;
		rst-gpios = <&gpio4 10 0>;
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";



	codec: tlv320aic3x@1b {
		compatible = "ti,tlv320aic3x";
		reg = <0x1b>;
		clocks = <&clks 201>;
		clock-names = "clko_clk";
		IOVDD-supply = <&reg_audio>;
		DVDD-supply = <&reg_audio>;
		AVDD-supply = <&reg_audio>;
		DRVDD-supply = <&reg_audio>;
		gpio-reset = <&gpio4 5 1>;
		gpio-cfg = <
			0x0000 /* 0:Default */
			0x0000 /* 1:Default */
			0x0013 /* 2:FN_DMICCLK */
			0x0000 /* 3:Default */
			0x8014 /* 4:FN_DMICCDAT */
			0x0000 /* 5:Default */
		>;
       	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_3>;
	status = "okay";


	ft5x06_ts@38 {
			compatible = "focaltech,5x06";
			reg = <0x38>;
			focaltech,family-id = <0x54>;
			interrupt-parent = <&gpio1>;
			interrupts = <4 0>;
			vdd-supply = <&touch_3v3_regulator>;
			vcc_i2c-supply = <&touch_3v3_regulator>;
			focaltech,irq-gpio = <&gpio1 4 0x00>;
			focaltech,display-coords = <0 0 800 480>;
			focaltech,name = "ft6x06";
			focaltech,no-force-update;
			focaltech,group-id = <1>;
			focaltech,hard-reset-delay-ms = <20>;
			focaltech,soft-reset-delay-ms = <150>;
			focaltech,num-max-touches = <2>;
			focaltech,fw-name = "ft_8610_qrd_fw.bin";
			focaltech,fw-delay-aa-ms = <100>;
			focaltech,fw-delay-55-ms = <30>;
			focaltech,fw-upgrade-id1 = <0x79>;
			focaltech,fw-upgrade-id2 = <0x08>;
			focaltech,fw-delay-readid-ms = <10>;
			focaltech,fw-delay-era-flsh-ms = <2000>;
			focaltech,fw-auto-cal;
			focaltech,mirror_h;
			focaltech,mirror_v;
		};

        /* DS1307 RTC module */
        rtc@0x68 {
                 compatible = "dallas,ds1307";
                 reg = <0x68>;
        };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-var-som-mx6 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* PMIC INT */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12			0x80000000
				/* Wifi Slow Clock */
				MX6QDL_PAD_ENET_RXD0__OSC32K_32K_OUT		0x000b0			/* WIFI Slow clock */
				/* Audio Clock */
				MX6QDL_PAD_GPIO_0__CCM_CLKO1 			0x130b0			/* Audio Codec Clock */
				/* Camera Clock */
				MX6QDL_PAD_GPIO_3__CCM_CLKO2			0x130b0			/* Camera MCLK */
                               MX6QDL_PAD_KEY_ROW0__GPIO4_IO07                 0xb0b1
                               MX6QDL_PAD_KEY_COL1__GPIO4_IO08                 0xb0b1

			>;
		};

		pinctrl_audmux_2: audmux {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  	0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  	0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  	0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 	0x130b0
			>;
		};

		pinctrl_enet_4: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       	0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         	0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       	0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       	0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       	0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       	0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       	0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       	0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       	0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       	0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       	0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       	0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 	0x1b0b0
			>;
		};

		pinctrl_enet_irq: enetirqgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
//				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1_2: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 		0x4001b8b1
			>;
		};

		pinctrl_i2c2_2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 		0x4001b8b1
			>;
		};

		pinctrl_i2c3_3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};

		pinctrl_pwm1_1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT 	0x1b0b1
			>;
		};
		/* Linux Console */
		pinctrl_uart1_1: uart1grp-1 { /* RX/TX only */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};

		/* Variscite Bluetooth */
		pinctrl_uart2_3: uart2grp-3 { /* RTS/CTS only mode */
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA  	0x1b0b1
				MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA  	0x1b0b1
				MX6QDL_PAD_EIM_D28__UART2_CTS_B	    	0x1b0b1
				MX6QDL_PAD_EIM_D29__UART2_RTS_B	    	0x1b0b1
			>;
		};

                pinctrl_uart2_4: uart2grp-4 { /* RTS/CTS only mode */
                        fsl,pins = <
                                MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA  0x1b0b1
                                MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA  0x1b0b1
                                MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b1
                                MX6QDL_PAD_SD4_DAT5__UART2_RTS_B    0x1b0b1
                        >;
                };

		/* Variscite Uart2 support */
		pinctrl_uart3_2: uart3grp-2 {	/* RX/TX RTS/CTS */
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 	0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 	0x1b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B   	0x1b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B   	0x1b0b1
			>;
		};

		pinctrl_usbotg_var: usbotggrp-3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04 		0x17059
			>;
		};

                pinctrl_usbotg_2: usbotggrp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
                        >;
                };


		pinctrl_usdhc1_1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD    		0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK    		0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 		0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 		0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 		0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 		0x17071
			>;
		};

                pinctrl_usdhc1_2_100mhz: usdhc1grp-2-100mhz {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__SD1_CMD     0x170B9
                                MX6QDL_PAD_SD1_CLK__SD1_CLK     0x100B9
                                MX6QDL_PAD_SD1_DAT0__SD1_DATA0  0x170B9
                                MX6QDL_PAD_SD1_DAT1__SD1_DATA1  0x170B9
                                MX6QDL_PAD_SD1_DAT2__SD1_DATA2  0x170B9
                                MX6QDL_PAD_SD1_DAT3__SD1_DATA3  0x170B9
                                MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x130B9   // reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08  0x130B9   // this is for wl_irq which driver will configure as an input with a pull down
                                MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 0x130B9   // used for BT_EN
                        >;
                };
                pinctrl_usdhc1_2_200mhz: usdhc1grp-2-200mhz {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__SD1_CMD     0x170F9
                                MX6QDL_PAD_SD1_CLK__SD1_CLK     0x100F9
                                MX6QDL_PAD_SD1_DAT0__SD1_DATA0  0x170F9
                                MX6QDL_PAD_SD1_DAT1__SD1_DATA1  0x170F9
                                MX6QDL_PAD_SD1_DAT2__SD1_DATA2  0x170F9
                                MX6QDL_PAD_SD1_DAT3__SD1_DATA3  0x170F9
                                MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x130F9   // reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08  0x130F9   // this is for wl_irq which driver will configure as an input with a pull down
                                MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 0x130F9   // used for BT_EN
                        >;
                };
		pinctrl_usdhc2_2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 		0x17059
			>;
		};

		pinctrl_usdhc3_2: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 		0x17059
                                MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 	0x13059   // reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08  	0x13059   // this is for wl_irq which driver will configure as an input with a pull down
                                MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x13059   // used for BT_EN 
			>;
		};
		pinctrl_usdhc3_2_100mhz: usdhc3grp-100mhz {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD     	0x170B9
				MX6QDL_PAD_SD3_CLK__SD3_CLK     	0x100B9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0  	0x170B9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1  	0x170B9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2  	0x170B9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3  	0x170B9
                                MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 	0x130B9   // reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08  	0x130B9   // this is for wl_irq which driver will configure as an input with a pull down
                                MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x130B9   // used for BT_EN 
			>;
		};
		pinctrl_usdhc3_2_200mhz: usdhc3grp-200mhz {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD     	0x170F9
				MX6QDL_PAD_SD3_CLK__SD3_CLK     	0x100F9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0  	0x170F9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1  	0x170F9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2  	0x170F9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3  	0x170F9
                                MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 	0x130F9   // reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08  	0x130F9   // this is for wl_irq which driver will configure as an input with a pull down
                                MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x130F9   // used for BT_EN 
			>;
		};
                pinctrl_usdhc3_3: usdhc3grp-3 {
                        fsl,pins = <
                                MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
                                MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
                                MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
                                MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
                                MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
                                MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
                        >;
                };
  

		pinctrl_gpmi_nand_v1: gpmi-nand-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE		0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE		0xb0b1
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B	0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00	0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01	0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02	0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03	0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04	0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05	0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06	0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07	0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B		0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B		0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	0xb0b1
			>;
		};

		pinctrl_ecspi3_1: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
			>;
		};

		pinctrl_flexcan1_3: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX   0x80000000
				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX   0x80000000
			>;
		};

	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&gpc {
	/* use ldo-bypass, u-boot will check it and configure */
	fsl,ldo-bypass = <1>;
	fsl,wdog-reset = <1>;
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";

/* Resistive Display */
		display-timings {
			native-mode = <&timingr0>;
			timingr0: hsd100pxn1 {
				clock-frequency = <30000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <28>;
				hfront-porch = <17>;
				vback-porch = <13>;
				vfront-porch = <20>;
				hsync-len = <20>;
				vsync-len = <13>;
			};
		};
		
/* Capacitive Display */
		display-timings-alternate {
			native-mode = <&timing0c>;
			timing0c: hsd100pxn1 {
				clock-frequency = <32000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <39>;
				hfront-porch = <39>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <47>;
				vsync-len = <2>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		crtc = "ipu1-di1";
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <35714000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <28>;
				hfront-porch = <17>;
				vback-porch = <13>;
				vfront-porch = <20>;
				hsync-len = <20>;
				vsync-len = <13>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};



&pcie {
	reset-gpio    = <&gpio4 11 0>;		/* gpio pin number of power good signal */
	wake-up-gpio  = <&gpio4 31 1>;		/* gpio pin number of incoming wakeup signal */
 	disable-gpio  = <&gpio5 5 0>;		/* gpio pin number of outgoing rfkill/endpoint disable signal */
	status = "okay";
};


&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_1>;
	status = "okay";
};


&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

/* Console Uart */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};


/* Bluetooth Uart */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_4>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* ttymxc2 UART */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_3>;
	status = "okay";
};

&gpmi { /* nand flash 0.5 GB partition table */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_v1>;
	status = "okay";

	partition@0 {
		label = "spl";
		reg = <0x00000000 0x00200000>;
	};

	partition@1 {
		label = "bootloader";
		reg = <0x00200000 0x00200000>;
	};


	partition@2 {
		label = "kernel";
		reg = <0x00400000 0x00600000>;
	};

	partition@3 {
		label = "rootfs";
		reg = <0x00a00000 0x3f600000>;
	};
/* Overlaped partition used to flash Android */
	partition@4 {
		label = "android_boot";
		reg = <0x00400000 0x01000000>;
	};
	partition@5 {
		label = "android_recovery";
		reg = <0x01400000 0x01c00000>;
	};
	partition@6 {
		label = "android_rootfs";
		reg = <0x03000000 0x3d000000>;
	};
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_2>;
	disable-over-current;
	/* dr_mode: One of "host", "peripheral" or "otg". Defaults to "otg" */
	dr_mode = "host" ;	/* Use "host" if you would like to use the USB0 type A connector (host mode only on VAR-SOM-SOLO) */
	status = "okay";
};

&usdhc1 {	/* uSDHC1, TiWi wl1271 7 Wilink8 WL18xx*/
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1_1>;
	pinctrl-1 = <&pinctrl_usdhc1_2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_2_200mhz>;
//	pinctrl-names = "default";
//	pinctrl-0 = <&pinctrl_usdhc1_1>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&wlan_en_reg>;        
	non-removable;
	cap-power-off-card;
	status = "okay";
};

&usdhc2 {	/* uSDHC2, MMC/SD card */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	cd-gpios = <&gpio1 6 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};


&usdhc3 {	/* uSDHC3, eMMC */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_3>;
	non-removable;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};


&wdog1 {
	status = "disabled";
};

&wdog2 {
	status = "okay";
};
