`timescale 1 ps / 1 ps

module integration_tb;

    // Testbench signals
    logic clk, rst;
    logic [31:0] ir_data;
    logic data_ready;
    logic [2:0] state_control;
    logic GPIO_5;
    logic [17:0] LEDR;
    logic done;

    // Instantiate the IR controller
    ir_controller ir_ctrl (
        .clk(clk),
        .rst_n(~rst),  // Active-low reset
        .ir_data(ir_data),
        .data_ready(data_ready),
        .state_control(state_control)
    );

    // Instantiate the json_to_uart_top module
    json_to_uart_top uart_top (
        .clk(clk),
        .rst(rst),
        .state_control(state_control),
        .GPIO_5(GPIO_5),
        .LEDR(LEDR),
        .done(done)
    );

    // Clock generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10 ps clock period
    end

    // Test procedure
    initial begin
        // Reset the system
        rst = 1;
        #10 rst = 0;

        // Test the LEFT arrow (Turn Left)
        ir_data = 32'h00000014;  // Left arrow keycode
        data_ready = 1;
        #10 data_ready = 0;
        #10 $display("State: %b (Expected: 001)", state_control);

        // Test the RIGHT arrow (Turn Right)
        ir_data = 32'h00000018;  // Right arrow keycode
        data_ready = 1;
        #10 data_ready = 0;
        #10 $display("State: %b (Expected: 010)", state_control);

        // Test Volume Up (Increase Speed)
        ir_data = 32'h0000001B;  // Volume up keycode
        data_ready = 1;
        #10 data_ready = 0;
        #10 $display("State: %b (Expected: 011)", state_control);

        // Test Volume Down (Decrease Speed)
        ir_data = 32'h0000001F;  // Volume down keycode
        data_ready = 1;
        #10 data_ready = 0;
        #10 $display("State: %b (Expected: 100)", state_control);

        // Test Mute button (STOP)
        ir_data = 32'h00000012;  // Mute keycode
        data_ready = 1;
        #10 data_ready = 0;
        #10 $display("State: %b (Expected: 000)", state_control);

        $stop; // End the simulation
    end

endmodule
