;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, #10
	SUB -207, <-120
	SUB -207, <-120
	CMP <0, @2
	DJN 210, 80
	JMZ 0, #10
	SLT 100, 51
	SUB #72, @200
	SUB 12, @10
	SLT 311, 293
	ADD -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	SLT #0, -1
	ADD 3, 10
	CMP @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	ADD -207, <-120
	SUB -227, <-120
	ADD -207, <-120
	SUB #10, 5
	SUB @-127, 100
	DJN -1, @-20
	CMP -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB @121, 103
	SUB -207, <-120
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	DAT #210, #60
	DJN 100, 51
	DAT #210, #60
	MOV -7, <-20
	SPL 0, <501
	MOV -1, <-70
	MOV -7, <-20
	DAT #210, #60
	DJN -1, @-20
	CMP 12, @10
	SUB @-127, 100
