{
  "0": {
    "1": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "XaN8S",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[0]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "1polx",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(NULL,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(NULL,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(NULL,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(NULL,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(NULL,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(NULL,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(NULL,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(NULL,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[0]": {
        "val": "q#ppl",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "q#ppl",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "U;",
        "sym": "Transition(&a,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "1ONcwpdSDr1ONcwpdSDr",
        "sym": "NO_SYMBOL"
      }
    },
    "2": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Y5@QU",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[0]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "1polx",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,NULL)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg1": {
        "val": "#2)~_",
        "sym": "Transition(NULL,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[0]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[0]": {
        "val": "1polx",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "1polx",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "U;",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "#2)~_",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl0pdSDr1ONcwpdSDr",
        "sym": "Interaction(&a,NULL,NULL,NULL)"
      }
    },
    "3": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "YykiW",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "1polx",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[0]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[0]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Z~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemData": {
        "val": "!v",
        "sym": "Transition(NULL,a0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemRdBuf": {
        "val": "#sC1|",
        "sym": "Transition(NULL,a0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*pdSDrz#jl0pdSDr",
        "sym": "Interaction(&b,NULL,&a,NULL)"
      }
    },
    "4": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ZUF!Y",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "ALU_output": {
        "val": "#2)}4",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "#2)}4",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "!v",
        "sym": "Transition(a0,NULL)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "#sC1|",
        "sym": "Transition(NULL,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "bN",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "bN",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "HD_MemData": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "HD_MemRdBuf": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl0pdSDrupa;*pdSDr",
        "sym": "Interaction(&a,NULL,&b,NULL)"
      }
    },
    "5": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Z~*`a",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "ALU_output": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "MF",
        "sym": "Transition(NULL,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Transition(NULL,&a)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "!T",
        "sym": "Transition(NULL,a0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Transition(&a,NULL)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "!T",
        "sym": "Transition(NULL,a0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Prev_ALU_output": {
        "val": "#2)}4",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "#2)}4",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Z~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "HD_MemData": {
        "val": "3;",
        "sym": "Transition(b0,a1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "HD_MemRdBuf": {
        "val": "3;",
        "sym": "Transition(b0,a1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*pdSDrz#jl0pdSDr",
        "sym": "Interaction(&b,NULL,&a,NULL)"
      }
    },
    "6": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "asdDc",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "NB",
        "sym": "Transition(a1,NULL)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "NB",
        "sym": "Transition(NULL,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "Vjln?",
        "sym": "Transition(NULL,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[2]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "h5",
        "sym": "Transition(b0,a0)"
      },
      "Prev_ALU_output": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "ejf",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "ejf",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "HD_MemData": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "HD_MemRdBuf": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mOupa;*pdSDr",
        "sym": "Interaction(&table,a0,&b,NULL)"
      }
    },
    "7": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(loga0)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(logb0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "bO8Ve",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "ALU_output": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "m$HYD",
        "sym": "Full(loga0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(loga0,logb0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,loga0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,logb0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": ";{",
        "sym": "Transition(NULL,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,loga0)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb0)"
      },
      "PrevDecodePort[2]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_DecodePort[2]": {
        "val": "gdYGP",
        "sym": "Transition(b0,loga0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(loga0,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Z~",
        "sym": "Transition(loga0,logb0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(loga0,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Z~",
        "sym": "Transition(logb0,loga0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "^dA5q",
        "sym": "Transition(logb0,b0)"
      },
      "Prev_ALU_output": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "h5",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "h5",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "HD_MemData": {
        "val": "bh3w#",
        "sym": "Transition(b1,loga0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "HD_MemRdBuf": {
        "val": "WB",
        "sym": "Transition(b1,loga0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eL;wH)2mk;e!T",
        "sym": "Interaction(&table,b0,&table,a0)"
      }
    },
    "8": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(logb0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "bO8Ve",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "DecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Hy;2X",
        "sym": "Transition(loga0,logb0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_PipeReg1": {
        "val": "j{pE5",
        "sym": "Transition(&table,loga0)"
      },
      "HD_PipeReg2": {
        "val": "as",
        "sym": "Transition(b0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[0]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[2]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "7ass1",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Py",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Qy%~z",
        "sym": "Transition(b1,logb0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Qy%~z",
        "sym": "Transition(b1,logb0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "WB",
        "sym": "Transition(b1,loga0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "BOd@D",
        "sym": "Transition(b1,loga0)"
      },
      "Prev_ALU_output": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "m$HYD",
        "sym": "Full(loga0)"
      },
      "HD_MemData": {
        "val": "p<+n{",
        "sym": "Transition(loga0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "HD_MemRdBuf": {
        "val": "u>",
        "sym": "Transition(loga0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4QoHUIzs2mk;eL;",
        "sym": "Interaction(loga0,logb0,&table,b0)"
      }
    },
    "9": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[1]": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "b^!ng",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "y#",
        "sym": "Full(loga0+logb0)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "u>",
        "sym": "Transition(loga0,logb0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_Reg[1]": {
        "val": "h93YR",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[0]": {
        "val": "u>",
        "sym": "Transition(loga0,logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb0,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[2]": {
        "val": "hX",
        "sym": "Transition(loga0,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "rXK(x",
        "sym": "Transition(&rnd,logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "7ass1",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": ";{",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Qy%~z",
        "sym": "Transition(b1,logb0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": ";{",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "WB",
        "sym": "Transition(b1,loga0)"
      },
      "Prev_ALU_output": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "@c;lI",
        "sym": "Transition(NULL,loga0+logb0)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4QoHUIzshX4QoHU",
        "sym": "Interaction(loga0,logb0,loga0,logb0)"
      }
    },
    "10": {
      "Reg[0]": {
        "val": "y#",
        "sym": "Full(loga0+logb0)"
      },
      "Reg[1]": {
        "val": "HU",
        "sym": "Full(250)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "cmV(i",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(250)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(250)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "iv",
        "sym": "Transition(loga0+logb0,250)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevReg[1]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "Is",
        "sym": "Transition(loga0,loga0+logb0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb0,250)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "u>",
        "sym": "Transition(loga0,logb0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb0,250)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(250,250)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(250,logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "HD_ALU_output": {
        "val": "M*",
        "sym": "Transition(loga0+logb0,250)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "HUIzsHUIzshX4QoHU",
        "sym": "Interaction(logb0,logb0,loga0,logb0)"
      }
    },
    "11": {
      "Reg[0]": {
        "val": "y#",
        "sym": "Full(loga0+logb0)"
      },
      "Reg[1]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "dI10k",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(loga0+logb0,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "PrevReg[1]": {
        "val": "HU",
        "sym": "Linear(250)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0,loga0+logb0)"
      },
      "HD_Reg[1]": {
        "val": "%m",
        "sym": "Transition(250,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "%m",
        "sym": "Transition(logb0,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(250)"
      },
      "HD_DecodePort[0]": {
        "val": "iv",
        "sym": "Transition(250,loga0+logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "y#",
        "sym": "Transition(NULL,loga0+logb0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0+logb0,loga0+logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "iv",
        "sym": "Transition(loga0+logb0,250)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(b1,256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "y#",
        "sym": "Transition(b1,loga0+logb0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`HUIzsHUIzsHU",
        "sym": "Interaction(250,logb0,logb0,logb0)"
      }
    },
    "12": {
      "Reg[0]": {
        "val": "y#",
        "sym": "Full(loga0+logb0+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "d;tIm",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "y#",
        "sym": "Full(loga0+logb0)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "y#W",
        "sym": "Full(loga0+logb0+256)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#W",
        "sym": "Transition(loga0+logb0+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "PrevReg[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0,loga0+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "M*",
        "sym": "Transition(250,loga0+logb0)"
      },
      "HD_PipeReg2": {
        "val": "HUR",
        "sym": "Transition(logb0,256)"
      },
      "PrevDecodePort[0]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "y#W",
        "sym": "Transition(loga0+logb0,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga0+logb0,loga0+logb0+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "y#W",
        "sym": "Transition(256,loga0+logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "wEzGh",
        "sym": "Transition(loga0+logb0+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "M*",
        "sym": "Transition(loga0+logb0+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "wEzGh",
        "sym": "Transition(&table,loga0+logb0+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "wEzGh",
        "sym": "Transition(&table,loga0+logb0)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "y#",
        "sym": "Transition(256,loga0+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "y#N3J00961`Tzg`HU",
        "sym": "Interaction(loga0+logb0,256,250,logb0)"
      }
    },
    "13": {
      "Reg[0]": {
        "val": "y#W",
        "sym": "Full(loga0+logb0+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "egOao",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "y#W",
        "sym": "Full(loga0+logb0+256)"
      },
      "DecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "#Q^{y",
        "sym": "Full(loga0+logb0+256)"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#",
        "sym": "Transition(loga0+logb0+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "009",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "y#",
        "sym": "Linear(loga0+logb0)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "wEzGh",
        "sym": "Transition(loga0+logb0,&table)"
      },
      "HD_PipeReg2": {
        "val": "y#",
        "sym": "Transition(256,loga0+logb0+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "y#",
        "sym": "Transition(256,loga0+logb0+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "PrevDecodePort[2]": {
        "val": "y#",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_DecodePort[2]": {
        "val": "y#",
        "sym": "Transition(loga0+logb0+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "y#",
        "sym": "Transition(loga0+logb0+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(a0,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "009",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "y#W",
        "sym": "Transition(256,loga0+logb0+256)"
      },
      "Prev_ALU_output": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "cmMz(",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "i2(",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;ey#W9Ky#N3J009",
        "sym": "Interaction(&table,loga0+logb0+256,loga0+logb0,256)"
      }
    },
    "14": {
      "Reg[0]": {
        "val": "y#W",
        "sym": "Full(loga0+logb0+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "egOao",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "#Q^{y",
        "sym": "Full(loga0+logb0+256)"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#",
        "sym": "Transition(loga0+logb0+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "e*p",
        "sym": "Transition(loga0+logb0+256,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "#Q^{y",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "{*w#9",
        "sym": "Transition(logb0,exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "bp",
        "sym": "Transition(logb0,exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;ey#W",
        "sym": "Interaction(&table,a0,&table,loga0+logb0+256)"
      }
    },
    "15": {
      "Reg[0]": {
        "val": "y#W",
        "sym": "Full(loga0+logb0+256)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "fB^sq",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "{s9",
        "sym": "Transition(loga0+logb0+256,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(a0,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "Lje",
        "sym": "Transition(256,exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_DecodePort[0]": {
        "val": "e*p",
        "sym": "Transition(loga0+logb0+256,a0)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[1]": {
        "val": "!T",
        "sym": "Transition(a0,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "e*p",
        "sym": "Transition(loga0+logb0+256,a0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb0+256,loga0+logb0+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "!T",
        "sym": "Transition(a0,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "#Q^{y",
        "sym": "Linear(loga0+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "`~Lsm",
        "sym": "Transition(loga0+logb0+256,-a0)"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;e!T",
        "sym": "Interaction(&table,a0,&table,a0)"
      }
    },
    "16": {
      "Reg[0]": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "!T",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "f&l;s",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "egFUe",
        "sym": "Transition(-a0,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "h5",
        "sym": "Transition(32,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "y#W",
        "sym": "Linear(loga0+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "gZ}^j",
        "sym": "Transition(loga0+logb0+256,-a0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(a0,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[0]": {
        "val": "{Qv*|",
        "sym": "Transition(a0,-a0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "!T",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "egFUe",
        "sym": "Transition(exp(loga0+logb0),-a0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "fd",
        "sym": "Transition(exp(loga0+logb0),a0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "!T",
        "sym": "Transition(a0,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a0,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "HD_ALU_output": {
        "val": "9{>OU",
        "sym": "Transition(-a0,32)"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "!T<mO!T<mO2mk;e!T",
        "sym": "Interaction(a0,a0,&table,a0)"
      }
    },
    "17": {
      "Reg[0]": {
        "val": "KL7v!",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "gaH5u",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "DecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "egFUe",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "WB",
        "sym": "Transition(32,b0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "!T",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": ";s",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "{Qv*|",
        "sym": "Transition(a0,-a0)"
      },
      "HD_PipeReg2": {
        "val": ";s",
        "sym": "Transition(a0,32)"
      },
      "PrevDecodePort[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "HD_DecodePort[0]": {
        "val": "djJ3b",
        "sym": "Transition(-a0,b0)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "{Qv*|",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "djJ3b",
        "sym": "Transition(b0,-a0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "{Qv*|",
        "sym": "Transition(-a0>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "KL7v!AOHXW!T<mO!T",
        "sym": "Interaction(-a0,32,a0,a0)"
      }
    },
    "18": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0&(-a0>>32))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "h5-Nw",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "PipeReg2": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "DecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "L;",
        "sym": "Full(b0&(-a0>>32))"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#N3I",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "WB",
        "sym": "Transition(32,b0&(-a0>>32))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "!2",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0,b0&(-a0>>32))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "djJ3b",
        "sym": "Transition(-a0,b0)"
      },
      "HD_PipeReg2": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0,b0&(-a0>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "djJ3b",
        "sym": "Transition(-a0>>32,b0&(-a0>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0&(-a0>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "djJ3b",
        "sym": "Transition(b0&(-a0>>32),-a0>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_ALU_output": {
        "val": "yZ`_H",
        "sym": "Transition(-a0>>32,b0&(-a0>>32))"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "L;wH)|NsC0KL7v!AO",
        "sym": "Interaction(b0,-a0>>32,-a0,32)"
      }
    },
    "19": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "L;",
        "sym": "Full(b0&(-a0>>32))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "hyefy",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "PipeReg2": {
        "val": "L;",
        "sym": "Full(b0&(-a0>>32))"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "y#N3I",
        "sym": "Full(-(b0&(-a0>>32)))"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#N3I",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "WB",
        "sym": "Transition(32,b0&(-a0>>32))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0&(-a0>>32))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevPipeReg2": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_PipeReg2": {
        "val": "yZ`_H",
        "sym": "Transition(-a0>>32,b0&(-a0>>32))"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0&(-a0>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "WB",
        "sym": "Transition(b0&(-a0>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0&(-a0>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a0>>32),b0&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "WB",
        "sym": "Transition(32,b0&(-a0>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "HD_ALU_output": {
        "val": "`2YX^",
        "sym": "Transition(b0&(-a0>>32),-(b0&(-a0>>32)))"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "L;wH)L;wH)L;wH)|NsC0",
        "sym": "Interaction(b0,b0&(-a0>>32),b0,-a0>>32)"
      }
    },
    "20": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "y#N3I",
        "sym": "Full(-(b0&(-a0>>32)))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "iU9x!",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "y#N3I",
        "sym": "Full(-(b0&(-a0>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a0>>32)))"
      },
      "DecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a0>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-(b0&(-a0>>32))>>32)"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#N3I",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "od5s-",
        "sym": "Transition(32,-(b0&(-a0>>32)))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "`2YX^",
        "sym": "Transition(b0&(-a0>>32),-(b0&(-a0>>32)))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevPipeReg2": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "HD_PipeReg1": {
        "val": "`2YX^",
        "sym": "Transition(b0,-(b0&(-a0>>32)))"
      },
      "HD_PipeReg2": {
        "val": "WB",
        "sym": "Transition(b0&(-a0>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a0>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "`2YX^",
        "sym": "Transition(b0&(-a0>>32),-(b0&(-a0>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "V*",
        "sym": "Transition(32,exp(loga0+logb0))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "`2YX^",
        "sym": "Transition(-(b0&(-a0>>32)),b0&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "V*",
        "sym": "Transition(exp(loga0+logb0),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a0>>32)))"
      },
      "HD_ALU_output": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32))>>32)"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "y#N3IAOHXWL;wH)L;",
        "sym": "Interaction(-(b0&(-a0>>32)),32,b0,b0&(-a0>>32))"
      }
    },
    "21": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "|NsC0",
        "sym": "Full(-(b0&(-a0>>32))>>32)"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "i~#@$",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b0&(-a0>>32))>>32)"
      },
      "PipeReg2": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "MemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#N3I",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "-~a#r",
        "sym": "Transition(32,-(b0&(-a0>>32))>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a0>>32)))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32))>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a0>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a0>>32)),-(b0&(-a0>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "V*",
        "sym": "Transition(32,exp(loga0+logb0))"
      },
      "PrevDecodePort[0]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a0>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a0>>32)),-a0>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "HD_DecodePort[1]": {
        "val": "O8@{M",
        "sym": "Transition(exp(loga0+logb0),&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "NB",
        "sym": "Transition(NULL,a1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Lj",
        "sym": "Transition(-a0>>32,-(b0&(-a0>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "O8@{M",
        "sym": "Transition(&table,exp(loga0+logb0))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "NB",
        "sym": "Transition(256,a1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-(b0&(-a0>>32))>>32)"
      },
      "HD_ALU_output": {
        "val": "y#N3I",
        "sym": "Transition(-(b0&(-a0>>32))>>32,(a0*b0))"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC0LjV8(y#N3IAO",
        "sym": "Interaction(-(b0&(-a0>>32))>>32,exp(loga0+logb0),-(b0&(-a0>>32)),32)"
      }
    },
    "22": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "jsXA&",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "PyhfR",
        "sym": "Full((a0*b0))"
      },
      "MemAddr": {
        "val": "PyhfR",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#N3I",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "|NsC0",
        "sym": "Linear(-(b0&(-a0>>32))>>32)"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "y#N3I",
        "sym": "Transition(-(b0&(-a0>>32))>>32,(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b0&(-a0>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "HD_PipeReg1": {
        "val": "_y7Oj",
        "sym": "Transition(-(b0&(-a0>>32))>>32,&table)"
      },
      "HD_PipeReg2": {
        "val": "3j",
        "sym": "Transition(exp(loga0+logb0),a1)"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "y#N3I",
        "sym": "Transition(-a0>>32,exp(loga0+logb0))"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[2]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "y#N3I",
        "sym": "Transition(exp(loga0+logb0),-a0>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "s{",
        "sym": "Transition(b1,a1)"
      },
      "Prev_ALU_output": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "HD_ALU_output": {
        "val": "6951p",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "PrevMemAddr": {
        "val": "#Q^{y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "l>q",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),exp(loga0+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;|NsC0Lj",
        "sym": "Interaction(&table,a1,-(b0&(-a0>>32))>>32,exp(loga0+logb0))"
      }
    },
    "23": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(loga1)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "kO2S)",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "DecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "DecodePort[2]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "ALU_output": {
        "val": ">i_^C",
        "sym": "Full((a0*b0))"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6I{~q",
        "sym": "Full(loga1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#N3I",
        "sym": "Transition(loga1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,loga1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb0),logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "PrevDecodePort[0]": {
        "val": "Lj",
        "sym": "Linear(exp(loga0+logb0))"
      },
      "HD_DecodePort[0]": {
        "val": "y#N3I",
        "sym": "Transition(exp(loga0+logb0),loga1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "O8@{M",
        "sym": "Transition(&table,logb1)"
      },
      "PrevDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_DecodePort[2]": {
        "val": "9RL6S",
        "sym": "Transition(b1,loga1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "y#N3I",
        "sym": "Transition(loga1,exp(loga0+logb0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "y#N3I",
        "sym": "Transition(loga1,logb1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "_y7Oj",
        "sym": "Transition(loga1,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "y#N3I",
        "sym": "Transition(logb1,loga1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "pa",
        "sym": "Transition(logb1,b1)"
      },
      "Prev_ALU_output": {
        "val": "PyhfR",
        "sym": "Linear((a0*b0))"
      },
      "HD_ALU_output": {
        "val": "y8",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "PrevMemAddr": {
        "val": "PyhfR",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "y8",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "$V0_c",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemData": {
        "val": "+aDLD",
        "sym": "Transition(exp(loga0+logb0),loga1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "Lj",
        "sym": "Full(exp(loga0+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "Py",
        "sym": "Transition(exp(loga0+logb0),loga1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e;{X5v2mk;eNB",
        "sym": "Interaction(&table,b1,&table,a1)"
      }
    },
    "24": {
      "Reg[0]": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[1]": {
        "val": "Lj",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "kO2S)",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "DecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "DecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": ">i_^C",
        "sym": "Full((a0*b0))"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Py",
        "sym": "Transition(loga1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "?EnA&",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_PipeReg1": {
        "val": "8vp<x",
        "sym": "Transition(&table,loga1)"
      },
      "HD_PipeReg2": {
        "val": "Is",
        "sym": "Transition(b1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[0]": {
        "val": "?EnA&",
        "sym": "Transition(loga1,loga1)"
      },
      "PrevDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[2]": {
        "val": "|NsC0",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[2]": {
        "val": "?EnA&",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "gC77O",
        "sym": "Transition(&rnd,loga1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z{Yvm",
        "sym": "Transition(&rnd,loga1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "pa",
        "sym": "Transition(b1,logb1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "pa",
        "sym": "Transition(b1,logb1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "@B",
        "sym": "Transition(b1,loga1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "9RL6S",
        "sym": "Transition(b1,loga1)"
      },
      "Prev_ALU_output": {
        "val": ">i_^C",
        "sym": "Linear((a0*b0))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6I{~q",
        "sym": "Full(loga1)"
      },
      "HD_MemData": {
        "val": "S4}`D",
        "sym": "Transition(loga1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "HD_MemRdBuf": {
        "val": "$^",
        "sym": "Transition(loga1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951J*#H0l2mk;e;{",
        "sym": "Interaction(loga1,logb1,&table,b1)"
      }
    },
    "25": {
      "Reg[0]": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[1]": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "k^uk+",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": ">;",
        "sym": "Full(loga1+logb1)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "$^",
        "sym": "Transition(loga1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevReg[1]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_Reg[1]": {
        "val": "ng",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[0]": {
        "val": "$^",
        "sym": "Transition(loga1,logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[1]": {
        "val": "Lj",
        "sym": "Transition(logb1,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[2]": {
        "val": "69",
        "sym": "Transition(loga1,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "Ngn_p",
        "sym": "Transition(&rnd,logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "gC77O",
        "sym": "Transition(&rnd,loga1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": ";{",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "pa",
        "sym": "Transition(b1,logb1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": ";{",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "@B",
        "sym": "Transition(b1,loga1)"
      },
      "Prev_ALU_output": {
        "val": ">i_^C",
        "sym": "Linear((a0*b0))"
      },
      "HD_ALU_output": {
        "val": "2LJ#d",
        "sym": "Transition((a0*b0),loga1+logb1)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951J*#H0l6951J*#",
        "sym": "Interaction(loga1,logb1,loga1,logb1)"
      }
    },
    "26": {
      "Reg[0]": {
        "val": ">;",
        "sym": "Full(loga1+logb1)"
      },
      "Reg[1]": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "lmP$;",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "H2",
        "sym": "Transition(loga1+logb1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevReg[1]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "{{",
        "sym": "Transition(loga1,loga1+logb1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "$^",
        "sym": "Transition(loga1,logb1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "HD_ALU_output": {
        "val": "76",
        "sym": "Transition(loga1+logb1,250)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "*#H0l*#H0l6951J*#",
        "sym": "Interaction(logb1,logb1,loga1,logb1)"
      }
    },
    "27": {
      "Reg[0]": {
        "val": ">;",
        "sym": "Full(loga1+logb1)"
      },
      "Reg[1]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "mH_|=",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "GlitchyDecodePort[0]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "76",
        "sym": "Transition(loga1+logb1,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "PrevReg[1]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1,loga1+logb1)"
      },
      "HD_Reg[1]": {
        "val": "BL",
        "sym": "Transition(logb1,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "BL",
        "sym": "Transition(logb1,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "H2",
        "sym": "Transition(logb1,loga1+logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": ">;",
        "sym": "Transition(NULL,loga1+logb1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1+logb1,loga1+logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "H2",
        "sym": "Transition(loga1+logb1,logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(b1,256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": ">;",
        "sym": "Transition(b1,loga1+logb1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`*#H0l*#H0l*#",
        "sym": "Interaction(250,logb1,logb1,logb1)"
      }
    },
    "28": {
      "Reg[0]": {
        "val": ">;",
        "sym": "Full(loga1+logb1+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "m;nF?",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ">;",
        "sym": "Full(loga1+logb1)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": ">;V",
        "sym": "Full(loga1+logb1+256)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": ">;V",
        "sym": "Transition(loga1+logb1+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "PrevReg[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1,loga1+logb1+256)"
      },
      "HD_Reg[1]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "76",
        "sym": "Transition(250,loga1+logb1)"
      },
      "HD_PipeReg2": {
        "val": "*#Q",
        "sym": "Transition(logb1,256)"
      },
      "PrevDecodePort[0]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "HD_DecodePort[0]": {
        "val": ">;V",
        "sym": "Transition(loga1+logb1,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb1,loga1+logb1+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ">;V",
        "sym": "Transition(256,loga1+logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "<NyF5",
        "sym": "Transition(loga1+logb1+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "76",
        "sym": "Transition(loga1+logb1+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "<NyF5",
        "sym": "Transition(&table,loga1+logb1+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "<NyF5",
        "sym": "Transition(&table,loga1+logb1)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": ">;",
        "sym": "Transition(256,loga1+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ">;M1&00961`Tzg`*#",
        "sym": "Interaction(loga1+logb1,256,250,logb1)"
      }
    },
    "29": {
      "Reg[0]": {
        "val": ">;V",
        "sym": "Full(loga1+logb1+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ngIX^",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": ">;V",
        "sym": "Full(loga1+logb1+256)"
      },
      "DecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "^Z@`M",
        "sym": "Full(loga1+logb1+256)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": ">;",
        "sym": "Transition(loga1+logb1+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "009",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ">;",
        "sym": "Linear(loga1+logb1)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "<NyF5",
        "sym": "Transition(loga1+logb1,&table)"
      },
      "HD_PipeReg2": {
        "val": ">;",
        "sym": "Transition(256,loga1+logb1+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": ">;",
        "sym": "Transition(256,loga1+logb1+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(&table,a1)"
      },
      "PrevDecodePort[2]": {
        "val": ">;",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_DecodePort[2]": {
        "val": ">;",
        "sym": "Transition(loga1+logb1+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ">;",
        "sym": "Transition(loga1+logb1+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(a1,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "009",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": ">;V",
        "sym": "Transition(256,loga1+logb1+256)"
      },
      "Prev_ALU_output": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "7ytku",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "9{~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e>;V7(>;M1&009",
        "sym": "Interaction(&table,loga1+logb1+256,loga1+logb1,256)"
      }
    },
    "30": {
      "Reg[0]": {
        "val": ">;V",
        "sym": "Full(loga1+logb1+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ngIX^",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "^Z@`M",
        "sym": "Full(loga1+logb1+256)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": ">;",
        "sym": "Transition(loga1+logb1+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "qyY",
        "sym": "Transition(loga1+logb1+256,a1)"
      },
      "PrevDecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Xa",
        "sym": "Transition(32,a1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Xa",
        "sym": "Transition(32,a1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "^Z@`M",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "<Kv&s",
        "sym": "Transition(logb1,exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "eg",
        "sym": "Transition(logb1,exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;e>;V",
        "sym": "Interaction(&table,a1,&table,loga1+logb1+256)"
      }
    },
    "31": {
      "Reg[0]": {
        "val": ">;V",
        "sym": "Full(loga1+logb1+256)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "oB;p`",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "O92",
        "sym": "Transition(loga1+logb1+256,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "HD_Reg[1]": {
        "val": "rvU",
        "sym": "Transition(256,exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_DecodePort[0]": {
        "val": "<N*L6",
        "sym": "Transition(loga1+logb1+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[1]": {
        "val": "NB",
        "sym": "Transition(a1,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "<N*L6",
        "sym": "Transition(loga1+logb1+256,&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb1+256,loga1+logb1+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "AO",
        "sym": "Transition(32,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Xa",
        "sym": "Transition(32,a1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "^Z@`M",
        "sym": "Linear(loga1+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "O#c7h",
        "sym": "Transition(loga1+logb1+256,-a1)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNB",
        "sym": "Interaction(&table,a1,&table,a1)"
      }
    },
    "32": {
      "Reg[0]": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "o&f*|",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "AOHXV",
        "sym": "Transition(-a1,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ">;V",
        "sym": "Linear(loga1+logb1+256)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "RQ~_}",
        "sym": "Transition(loga1+logb1+256,-a1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "u>b$x",
        "sym": "Transition(&table,-a1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "AOHXV",
        "sym": "Transition(exp(loga1+logb1),-a1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "uK)lb",
        "sym": "Transition(exp(loga1+logb1),&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(32,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "HD_ALU_output": {
        "val": "nE(I(",
        "sym": "Transition(-a1,32)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNB",
        "sym": "Interaction(&table,a1,&table,a1)"
      }
    },
    "33": {
      "Reg[0]": {
        "val": "xc~qE",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "paB2~",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "DecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "AOHXV",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "u>b$x",
        "sym": "Transition(&table,-a1)"
      },
      "HD_PipeReg2": {
        "val": "Xa",
        "sym": "Transition(a1,32)"
      },
      "PrevDecodePort[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "HD_DecodePort[0]": {
        "val": "TmS$6",
        "sym": "Transition(-a1,b1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "u>b$x",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "TmS$6",
        "sym": "Transition(b1,-a1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "u>b$x",
        "sym": "Transition(-a1>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "xc~qEAOHXW2mk;eNB",
        "sym": "Interaction(-a1,32,&table,a1)"
      }
    },
    "34": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1&(-a1>>32))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "q5%L1",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "PipeReg2": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "DecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": ";{",
        "sym": "Full(b1&(-a1>>32))"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "SpWb3",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1&(-a1>>32))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "M*",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1,b1&(-a1>>32))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "TmS$6",
        "sym": "Transition(-a1,b1)"
      },
      "HD_PipeReg2": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1,b1&(-a1>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "TmS$6",
        "sym": "Transition(-a1>>32,b1&(-a1>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1&(-a1>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "TmS$6",
        "sym": "Transition(b1&(-a1>>32),-a1>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_ALU_output": {
        "val": "9RL6S",
        "sym": "Transition(-a1>>32,b1&(-a1>>32))"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";{X5v|NsC0xc~qEAO",
        "sym": "Interaction(b1,-a1>>32,-a1,32)"
      }
    },
    "35": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": ";{",
        "sym": "Full(b1&(-a1>>32))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "qyYd3",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "PipeReg2": {
        "val": ";{",
        "sym": "Full(b1&(-a1>>32))"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "9smFT",
        "sym": "Full(-(b1&(-a1>>32)))"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "SpWb3",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "s{",
        "sym": "Transition(a1,b1&(-a1>>32))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1&(-a1>>32))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevPipeReg2": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_PipeReg2": {
        "val": "9RL6S",
        "sym": "Transition(-a1>>32,b1&(-a1>>32))"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1&(-a1>>32))"
      },
      "PrevDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "!v",
        "sym": "Transition(b1&(-a1>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1&(-a1>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a1>>32),b1&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "!v",
        "sym": "Transition(32,b1&(-a1>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "HD_ALU_output": {
        "val": "{{R2~",
        "sym": "Transition(b1&(-a1>>32),-(b1&(-a1>>32)))"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";{X5v;{X5v;{X5v|NsC0",
        "sym": "Interaction(b1,b1&(-a1>>32),b1,-a1>>32)"
      }
    },
    "36": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "9smFT",
        "sym": "Full(-(b1&(-a1>>32)))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "rU3v5",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "9smFT",
        "sym": "Full(-(b1&(-a1>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a1>>32)))"
      },
      "DecodePort[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a1>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a1>>32))>>32)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "SpWb3",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "RsaA0",
        "sym": "Transition(a1,-(b1&(-a1>>32)))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "{{R2~",
        "sym": "Transition(b1&(-a1>>32),-(b1&(-a1>>32)))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevPipeReg2": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "HD_PipeReg1": {
        "val": "{{R2~",
        "sym": "Transition(b1,-(b1&(-a1>>32)))"
      },
      "HD_PipeReg2": {
        "val": "!v",
        "sym": "Transition(b1&(-a1>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a1>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "{{R2~",
        "sym": "Transition(b1&(-a1>>32),-(b1&(-a1>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "hX",
        "sym": "Transition(32,exp(loga1+logb1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "{{R2~",
        "sym": "Transition(-(b1&(-a1>>32)),b1&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "hX",
        "sym": "Transition(exp(loga1+logb1),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a1>>32)))"
      },
      "HD_ALU_output": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32))>>32)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "9smFTAOHXW;{X5v;{",
        "sym": "Interaction(-(b1&(-a1>>32)),32,b1,b1&(-a1>>32))"
      }
    },
    "37": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a1>>32))>>32)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "r~v>7",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a1>>32))>>32)"
      },
      "PipeReg2": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "SpWb3",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "xBvhD",
        "sym": "Transition(a1,-(b1&(-a1>>32))>>32)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a1>>32)))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32))>>32)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a1>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a1>>32)),-(b1&(-a1>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "hX",
        "sym": "Transition(32,exp(loga1+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a1>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a1>>32)),-a1>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_DecodePort[1]": {
        "val": "XCD9{",
        "sym": "Transition(exp(loga1+logb1),&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ";s",
        "sym": "Transition(-a1>>32,-(b1&(-a1>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "XCD9{",
        "sym": "Transition(exp(loga1+logb1),&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a1>>32))>>32)"
      },
      "HD_ALU_output": {
        "val": "SpWb3",
        "sym": "Transition(-(b1&(-a1>>32))>>32,(a1*b1))"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC0rvLx|9smFTAO",
        "sym": "Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32)),32)"
      }
    },
    "38": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ssR89",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a1>>32))>>32)"
      },
      "PipeReg2": {
        "val": "z#jl0",
        "sym": "Full(exp(loga1+logb1))"
      },
      "DecodePort[0]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "SpWb3",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "?*",
        "sym": "Transition(a1,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a1>>32))>>32)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-(b1&(-a1>>32))>>32,(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a1>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b1&(-a1>>32))>>32,-(b1&(-a1>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "XCD9{",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "SpWb3",
        "sym": "Transition(-a1>>32,exp(loga1+logb1))"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "SpWb3",
        "sym": "Transition(exp(loga1+logb1),-a1>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "HD_ALU_output": {
        "val": "XCD9{",
        "sym": "Transition((a1*b1),&a)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC0z#jl0|NsC0rv",
        "sym": "Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))"
      }
    },
    "39": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "tN{QB",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a1>>32))>>32)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full(exp(loga1+logb1))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "XCD9{",
        "sym": "Transition(&a,exp(loga1+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "?*",
        "sym": "Transition(a1,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "Kj8o0",
        "sym": "Transition(-a1>>32,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a1>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "z#jl0",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b1&(-a1>>32))>>32,-(b1&(-a1>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "Z~",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_DecodePort[0]": {
        "val": "hX",
        "sym": "Transition(exp(loga1+logb1),32)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "hX",
        "sym": "Transition(32,exp(loga1+logb1))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC0upa;*|NsC0z#jl0",
        "sym": "Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))"
      }
    },
    "40": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "t^oiD",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a1>>32))>>32)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(exp(loga1+logb1))"
      },
      "DecodePort[0]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "?*",
        "sym": "Transition(a1,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "rv",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "7ass1",
        "sym": "Transition(exp(loga1+logb1),&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a1>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b1&(-a1>>32))>>32,-(b1&(-a1>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "Xa",
        "sym": "Transition(32,a1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Xa",
        "sym": "Transition(a1,32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&a,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC02mk;e|NsC0upa;*",
        "sym": "Interaction(-(b1&(-a1>>32))>>32,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))"
      }
    },
    "41": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "umJ!F",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(exp(loga1+logb1))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "$R7Y8",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "$R7Y8",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "?*",
        "sym": "Transition(a1,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a1>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_PipeReg1": {
        "val": "Kj8o0",
        "sym": "Transition(-(b1&(-a1>>32))>>32,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[0]": {
        "val": "Xa",
        "sym": "Transition(a1,32)"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Xa",
        "sym": "Transition(32,a1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "z#j",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "^Z@`M",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "JRS",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl02mk;e|NsC02mk;e",
        "sym": "Interaction(&a,exp(loga1+logb1),-(b1&(-a1>>32))>>32,exp(loga1+logb1))"
      }
    },
    "42": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "NB",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "vH<`H",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(exp(loga1+logb1))"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "NB",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "xE}x@",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "xE}x@",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "?*",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a1,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb1),exp(loga1+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": ";2!`W",
        "sym": "Transition(32,&a)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "NB",
        "sym": "Transition(NULL,a2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ";2!`W",
        "sym": "Transition(&a,32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "NB",
        "sym": "Transition(256,a2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "$R7Y8",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "$R7Y8",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Z~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "r}7OK",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemData": {
        "val": "r}7OK",
        "sym": "Transition(exp(loga1+logb1),a2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "rv",
        "sym": "Full(exp(loga1+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "rv",
        "sym": "Transition(exp(loga1+logb1),a2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*2mk;ez#jl02mk;e",
        "sym": "Interaction(&b,exp(loga1+logb1),&a,exp(loga1+logb1))"
      }
    },
    "43": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "v;hDJ",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "NB",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "NB",
        "sym": "Transition(a2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(exp(loga1+logb1))"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "2mk;e",
        "sym": "Transition(exp(loga1+logb1),a2)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "NB",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[2]": {
        "val": "Xa",
        "sym": "Transition(a2,32)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "Xa",
        "sym": "Transition(32,a2)"
      },
      "Prev_ALU_output": {
        "val": "xE}x@",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "upa",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "xE}x@",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "upa",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(a2,b2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(a2,b2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e00000upa;*2mk;e",
        "sym": "Interaction(&table,a2,&b,exp(loga1+logb1))"
      }
    },
    "44": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(loga2)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(logb2)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "wgCVL",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(loga2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Z~",
        "sym": "Transition(loga2,logb2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,loga2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,logb2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "AO",
        "sym": "Transition(32,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,b2)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,loga2)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb2)"
      },
      "PrevDecodePort[2]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[2]": {
        "val": ";2!`W",
        "sym": "Transition(32,loga2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(loga2,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Z~",
        "sym": "Transition(loga2,logb2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(loga2,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Z~",
        "sym": "Transition(logb2,loga2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "kRJdb",
        "sym": "Transition(logb2,32)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "HD_MemData": {
        "val": "000>Q",
        "sym": "Transition(b2,loga2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(b2,loga2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,b2,&table,a2)"
      }
    },
    "45": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(logb2)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "wgCVL",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "upa;*",
        "sym": "Transition(loga2,logb2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "z#jl0",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(b2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Transition(loga2,loga2)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,loga2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Py",
        "sym": "Transition(&rnd,loga2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "rv",
        "sym": "Transition((a1*b1),loga2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "XCD9{",
        "sym": "Transition((a1*b1),loga2)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(loga2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(loga2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(loga2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000000002mk;e",
        "sym": "Interaction(loga2,logb2,&table,b2)"
      }
    },
    "46": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "xB&nN",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(loga2+logb2)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(loga2,logb2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_Reg[1]": {
        "val": "upa;*",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2,logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb2,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,loga2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "rv",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "rv",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "rv",
        "sym": "Transition((a1*b1),loga2)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2+logb2)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00",
        "sym": "Interaction(loga2,logb2,loga2,logb2)"
      }
    },
    "47": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(loga2+logb2)"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "x&Z(P",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(loga2+logb2,logb2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga2,loga2+logb2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga2,logb2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "HD_ALU_output": {
        "val": "`T",
        "sym": "Transition(loga2+logb2,250)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00",
        "sym": "Interaction(logb2,logb2,loga2,logb2)"
      }
    },
    "48": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(loga2+logb2)"
      },
      "Reg[1]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ya50R",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "`T",
        "sym": "Transition(loga2+logb2,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2,loga2+logb2)"
      },
      "HD_Reg[1]": {
        "val": "`T",
        "sym": "Transition(logb2,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "`T",
        "sym": "Transition(logb2,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,loga2+logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(NULL,loga2+logb2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2+logb2,loga2+logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2,logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition((a1*b1),256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition((a1*b1),loga2+logb2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`T",
        "sym": "Interaction(250,logb2,logb2,logb2)"
      }
    },
    "49": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(loga2+logb2+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "z5xIT",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2+logb2)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2+logb2+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(loga2+logb2+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(loga2+logb2+256)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "009",
        "sym": "Transition(loga2+logb2+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(b2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "PrevReg[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2,loga2+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "`T",
        "sym": "Transition(250,loga2+logb2)"
      },
      "HD_PipeReg2": {
        "val": "009",
        "sym": "Transition(logb2,256)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "009",
        "sym": "Transition(loga2+logb2,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb2,loga2+logb2+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "009",
        "sym": "Transition(256,loga2+logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(loga2+logb2+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Transition(loga2+logb2+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2+logb2+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2+logb2)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(256,loga2+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "0000000961`T",
        "sym": "Interaction(loga2+logb2,256,250,logb2)"
      }
    },
    "50": {
      "Reg[0]": {
        "val": "009",
        "sym": "Full(loga2+logb2+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "zySaV",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(loga2+logb2+256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "2mt^f",
        "sym": "Full(loga2+logb2+256)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(loga2+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "009",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(b2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2+logb2)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(loga2+logb2,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(256,loga2+logb2+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(256,loga2+logb2+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(a2,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "009",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "009",
        "sym": "Transition(256,loga2+logb2+256)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "2mk;e",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "009",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e0096100000009",
        "sym": "Interaction(&table,loga2+logb2+256,loga2+logb2,256)"
      }
    },
    "51": {
      "Reg[0]": {
        "val": "009",
        "sym": "Full(loga2+logb2+256)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "zySaV",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "2mt^f",
        "sym": "Full(loga2+logb2+256)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "009",
        "sym": "Transition(loga2+logb2+256,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mt^f",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "0RtQk",
        "sym": "Transition(logb2,exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "0R",
        "sym": "Transition(logb2,exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e009",
        "sym": "Interaction(&table,a2,&table,loga2+logb2+256)"
      }
    },
    "52": {
      "Reg[0]": {
        "val": "009",
        "sym": "Full(loga2+logb2+256)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "!T|sX",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0Ra",
        "sym": "Transition(loga2+logb2+256,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(&table,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "0Ra",
        "sym": "Transition(256,exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_DecodePort[0]": {
        "val": "2mt^f",
        "sym": "Transition(loga2+logb2+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "2mt^f",
        "sym": "Transition(loga2+logb2+256,&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb2+256,loga2+logb2+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mt^f",
        "sym": "Linear(loga2+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "2mt^f",
        "sym": "Transition(loga2+logb2+256,-a2)"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,a2,&table,a2)"
      }
    },
    "53": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "!~p;Z",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "O8@{M",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "009",
        "sym": "Linear(loga2+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "009",
        "sym": "Transition(loga2+logb2+256,-a2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Transition(&table,-a2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "0R",
        "sym": "Transition(exp(loga2+logb2),-a2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "2><{f",
        "sym": "Transition(exp(loga2+logb2),&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(-a2,32)"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,a2,&table,a2)"
      }
    },
    "54": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "#sL5b",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(&table,-a2)"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(a2,32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(-a2,b2)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,-a2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(-a2>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AOHXW2mk;e",
        "sym": "Interaction(-a2,32,&table,a2)"
      }
    },
    "55": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2&(-a2>>32))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "$N>Nd",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(b2&(-a2>>32))"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2&(-a2>>32))"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2,b2&(-a2>>32))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-a2,b2)"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,b2&(-a2>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(-a2>>32,b2&(-a2>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2&(-a2>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),-a2>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-a2>>32,b2&(-a2>>32))"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "000000000000000AO",
        "sym": "Interaction(b2,-a2>>32,-a2,32)"
      }
    },
    "56": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(b2&(-a2>>32))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "$^iff",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b2&(-a2>>32))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32)))"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,b2&(-a2>>32))"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2&(-a2>>32))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(-a2>>32,b2&(-a2>>32))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2&(-a2>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "AO",
        "sym": "Transition(b2&(-a2>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2&(-a2>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),b2&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Transition(32,b2&(-a2>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),-(b2&(-a2>>32)))"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00",
        "sym": "Interaction(b2,b2&(-a2>>32),b2,-a2>>32)"
      }
    },
    "57": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32)))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "%mDxh",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32)))"
      },
      "DecodePort[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32))>>32)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,-(b2&(-a2>>32)))"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),-(b2&(-a2>>32)))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b2,-(b2&(-a2>>32)))"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(b2&(-a2>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a2>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a2>>32),-(b2&(-a2>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "Ap",
        "sym": "Transition(32,exp(loga2+logb2))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32)),b2&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Ap",
        "sym": "Transition(exp(loga2+logb2),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32)))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32))>>32)"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AO",
        "sym": "Interaction(-(b2&(-a2>>32)),32,b2,b2&(-a2>>32))"
      }
    },
    "58": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32))>>32)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "&H(@j",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32))>>32)"
      },
      "PipeReg2": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,-(b2&(-a2>>32))>>32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(32,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32)))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32))>>32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(NULL,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32)),-(b2&(-a2>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "Ap",
        "sym": "Transition(32,exp(loga2+logb2))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "AO",
        "sym": "Transition(-(b2&(-a2>>32)),32)"
      },
      "PrevDecodePort[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "HD_DecodePort[1]": {
        "val": "p&tMs",
        "sym": "Transition(exp(loga2+logb2),&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Transition(32,-(b2&(-a2>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "pdSDr",
        "sym": "Transition(-a2>>32,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32))>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32))>>32,(a2*b2))"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "000000RR9100000AO",
        "sym": "Interaction(-(b2&(-a2>>32))>>32,exp(loga2+logb2),-(b2&(-a2>>32)),32)"
      }
    },
    "59": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "&;bAl",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b2&(-a2>>32))>>32)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(exp(loga2+logb2))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "MemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "V*",
        "sym": "Transition(&c,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32))>>32)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32))>>32,(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b2&(-a2>>32))>>32,-(b2&(-a2>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "p&tMs",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "fFA%L",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Transition((a2*b2),32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "fFA%L",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_ALU_output": {
        "val": "pdSDr",
        "sym": "Transition((a2*b2),&c)"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000pdSDr000000R",
        "sym": "Interaction(-(b2&(-a2>>32))>>32,exp(loga2+logb2),-(b2&(-a2>>32))>>32,exp(loga2+logb2))"
      }
    },
    "60": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "(g6Sn",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": ";~xMZ",
        "sym": "Transition(&c,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "fFA%L",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b2&(-a2>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "HD_PipeReg1": {
        "val": "pdSDr",
        "sym": "Transition(-(b2&(-a2>>32))>>32,&c)"
      },
      "HD_PipeReg2": {
        "val": "pdSDr",
        "sym": "Transition(exp(loga2+logb2),(a2*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition((a2*b2),&c)"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(&c,&rnd)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a2*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_ALU_output": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a2*b2))"
      },
      "PrevMemAddr": {
        "val": "2mt^f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "pdJ",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "0RsgO",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemData": {
        "val": "0RsgO",
        "sym": "Transition(exp(loga2+logb2),(a2*b2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDr0000000000pdSDr",
        "sym": "Interaction(&c,(a2*b2),-(b2&(-a2>>32))>>32,exp(loga2+logb2))"
      }
    },
    "61": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ")Bykp",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "DecodePort[0]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "DecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "kRJdb",
        "sym": "Full((a2*b2))"
      },
      "MemAddr": {
        "val": "kRJdb",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": ";~xMZ",
        "sym": "Transition(&c,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_PipeReg1": {
        "val": "Fa",
        "sym": "Transition(&c,&rnd)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "p&tMs",
        "sym": "Transition(&c,exp(loga2+logb2))"
      },
      "PrevDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "p&tMs",
        "sym": "Transition(exp(loga2+logb2),&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_ALU_output": {
        "val": "kRJdb",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "H~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBuf": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBuf": {
        "val": "0R",
        "sym": "Transition(NULL,(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "kRJdb00000pdSDr",
        "sym": "Interaction(&rnd,(a2*b2),&c,(a2*b2))"
      }
    },
    "62": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ")&T$r",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "DecodePort[0]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(rnd0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(rnd0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "lpg>f",
        "sym": "Full((a2*b2))"
      },
      "MemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": ";~xMZ",
        "sym": "Transition(rnd0,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "HD_DecodePort[0]": {
        "val": "LI",
        "sym": "Transition(exp(loga2+logb2),(a0*b0))"
      },
      "PrevDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "HD_DecodePort[1]": {
        "val": "Fa",
        "sym": "Transition(&rnd,rnd0)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "LI",
        "sym": "Transition((a0*b0),exp(loga2+logb2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Fa",
        "sym": "Transition(rnd0,&rnd)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "kRJdb",
        "sym": "Linear((a2*b2))"
      },
      "HD_ALU_output": {
        "val": "1O",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemAddr": {
        "val": "kRJdb",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "1O",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemData": {
        "val": "`T",
        "sym": "Transition((a2*b2),rnd0)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "`v",
        "sym": "Transition(exp(loga2+logb2),rnd0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "kRJdb00000kRJdb",
        "sym": "Interaction(&rnd,(a2*b2),&rnd,(a2*b2))"
      }
    },
    "63": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "0R",
        "sym": "Full(exp(loga2+logb2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ")&T$r",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "PipeReg2": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "DecodePort[0]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "lpg>f",
        "sym": "Full((a2*b2))"
      },
      "MemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "0R",
        "sym": "Transition(-a2>>32,exp(loga2+logb2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "xc",
        "sym": "Transition(rnd0,(a0*b0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb2),exp(loga2+logb2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "S|0!)",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_PipeReg1": {
        "val": "(;omJ",
        "sym": "Transition(&rnd,(a0*b0))"
      },
      "HD_PipeReg2": {
        "val": "`T",
        "sym": "Transition((a2*b2),rnd0)"
      },
      "PrevDecodePort[0]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(rnd0)"
      },
      "HD_DecodePort[1]": {
        "val": "S|0!)",
        "sym": "Transition(rnd0,rnd0)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "LI",
        "sym": "Transition(exp(loga2+logb2),(a0*b0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "LI",
        "sym": "Transition(exp(loga2+logb2),(a0*b0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "xc",
        "sym": "Transition((a0*b0),rnd0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": ";~xMZ",
        "sym": "Transition((a0*b0),rnd0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "lpg>f",
        "sym": "Linear((a2*b2))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "HD_MemData": {
        "val": "rT",
        "sym": "Transition(rnd0,rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemRdBuf": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "HD_MemRdBuf": {
        "val": "rT",
        "sym": "Transition(rnd0,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "LjV8(`Tzg`kRJdb",
        "sym": "Interaction((a0*b0),rnd0,&rnd,(a2*b2))"
      }
    },
    "64": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "Lj",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "*Z}|t",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Lj",
        "sym": "Full((a0*b0))"
      },
      "PipeReg2": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "DecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "DecodePort[1]": {
        "val": "Lj",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "MemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(-a2>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "xc",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "0R",
        "sym": "Linear(exp(loga2+logb2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "T>",
        "sym": "Transition(exp(loga2+logb2),rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevPipeReg2": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition((a0*b0),(a0*b0))"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "PrevDecodePort[0]": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "HD_DecodePort[0]": {
        "val": "9{",
        "sym": "Transition((a0*b0),rnd1)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "HD_DecodePort[1]": {
        "val": "xc",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "9{",
        "sym": "Transition(rnd1,(a0*b0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xc",
        "sym": "Transition((a0*b0)^rnd0,rnd0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "lpg>f",
        "sym": "Linear((a2*b2))"
      },
      "HD_ALU_output": {
        "val": "Egt|N",
        "sym": "Transition((a2*b2),(a0*b0)^rnd0)"
      },
      "PrevMemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "0R",
        "sym": "NO_SYMBOL"
      },
      "HD_MemWrBufDelayed": {
        "val": "0R",
        "sym": "Transition(NULL,(a2*b2))"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "LjV8(`Tzg`LjV8(`T",
        "sym": "Interaction((a0*b0),rnd0,(a0*b0),rnd0)"
      }
    },
    "65": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "+5rFv",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "PipeReg2": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(-a2>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "Lj",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "`T",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Lj",
        "sym": "Linear((a0*b0))"
      },
      "PrevPipeReg2": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "HD_PipeReg1": {
        "val": "9{",
        "sym": "Transition((a0*b0),rnd1)"
      },
      "HD_PipeReg2": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "HD_DecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(rnd1,-a2>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "Lj",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "HD_DecodePort[1]": {
        "val": ";~xMZ",
        "sym": "Transition((a0*b0)^rnd0,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(-a2>>32,rnd1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "pdSDr",
        "sym": "Transition(-a2>>32,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Lj",
        "sym": "Transition(-a2>>32,(a0*b0)^rnd0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "HD_ALU_output": {
        "val": "Tm",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$7xc~qFLjV8(`T",
        "sym": "Interaction(rnd1,(a0*b0)^rnd0,(a0*b0),rnd0)"
      }
    },
    "66": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "+yMXx",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "DecodePort[0]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "MemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "<p",
        "sym": "Transition(&c,(a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,&c)"
      },
      "HD_Reg[1]": {
        "val": "xc",
        "sym": "Transition(rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevPipeReg2": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_PipeReg2": {
        "val": "86N;3",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "<p",
        "sym": "Transition(-a2>>32,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "<p",
        "sym": "Transition((a0*b0)^rnd0^rnd1,-a2>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_ALU_output": {
        "val": "MIQhl",
        "sym": "Transition((a0*b0)^rnd0^rnd1,&c)"
      },
      "PrevMemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$7pdSDrTmS$7xc",
        "sym": "Interaction(rnd1,(a0*b0)^rnd0,rnd1,(a0*b0)^rnd0)"
      }
    },
    "67": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "-T?pz",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "MIQhl",
        "sym": "Transition(&c,(a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "pdSDr",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "HD_PipeReg1": {
        "val": "{2u@y",
        "sym": "Transition(rnd1,&c)"
      },
      "HD_PipeReg2": {
        "val": "MIQhl",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[0]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_DecodePort[0]": {
        "val": "<p",
        "sym": "Transition((a0*b0)^rnd0^rnd1,a2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Transition(&c,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "<p",
        "sym": "Transition(a2,(a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "B_9AF",
        "sym": "Transition((a0*b0)^rnd0^rnd1,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "<p",
        "sym": "Transition((a0*b0)^rnd0^rnd1,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_ALU_output": {
        "val": "MIQhl",
        "sym": "Transition(&c,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Gy",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemData": {
        "val": "xc",
        "sym": "Transition(rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDr<p2NxTmS$7pdSDr",
        "sym": "Interaction(&c,(a0*b0)^rnd0^rnd1,rnd1,(a0*b0)^rnd0)"
      }
    },
    "68": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "-~j*#",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "z#jl0",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[0]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "MemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "MIQhl",
        "sym": "Transition(&c,(a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "rv",
        "sym": "Transition(a2,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "B_9AF",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[0]": {
        "val": "<p",
        "sym": "Transition(a2,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "<p",
        "sym": "Transition((a0*b0)^rnd0^rnd1,a2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_ALU_output": {
        "val": "B_9AF",
        "sym": "Transition((a0*b0)^rnd0^rnd1,&a)"
      },
      "PrevMemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBuf": {
        "val": "<p",
        "sym": "Transition((a2*b2),(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrz#jl0pdSDr<p",
        "sym": "Interaction(&c,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)"
      }
    },
    "69": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ";sF2%",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "MIQhl",
        "sym": "Transition(&c,(a0*b0)^rnd0^rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "XCD9{",
        "sym": "Transition(&a,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "z#jl0",
        "sym": "Transition(a2,&a)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "z#jl0",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "Z~",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[0]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_DecodePort[0]": {
        "val": "<p",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a2*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "<p",
        "sym": "Transition((a2*b2),(a0*b0)^rnd0^rnd1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevMemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemWrBufDelayed": {
        "val": "<p",
        "sym": "Transition((a2*b2),(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrupa;*pdSDrz#jl0",
        "sym": "Interaction(&c,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)"
      }
    },
    "70": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "<N*K(",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[0]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,(a2*b2))"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "XCD9{",
        "sym": "Transition(&a,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "<p",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[1]": {
        "val": "RUZH#",
        "sym": "Transition((a0*b0)^rnd0^rnd1,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "xc",
        "sym": "Transition((a2*b2),(a0*b0)^rnd0)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "xc",
        "sym": "Transition((a0*b0)^rnd0,(a2*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&a,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevMemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDr2mk;epdSDrupa;*",
        "sym": "Interaction(&c,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)"
      }
    },
    "71": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full((a0*b0)^rnd0)"
      },
      "Reg[6]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "<^cc*",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,(a0*b0)^rnd0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "XCD9{",
        "sym": "Transition(&a,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "2mk;e",
        "sym": "Transition((a2*b2),&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,(a0*b0)^rnd0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_PipeReg1": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[0]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "HD_DecodePort[0]": {
        "val": "86N;3",
        "sym": "Transition((a0*b0)^rnd0,&c)"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "86N;3",
        "sym": "Transition(&c,(a0*b0)^rnd0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "$R7",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "U;",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl02mk;epdSDr2mk;e",
        "sym": "Interaction(&a,(a0*b0)^rnd0^rnd1,&c,(a0*b0)^rnd0^rnd1)"
      }
    },
    "72": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "xc",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "=m7u-",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "xc",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "v>yN<",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Lj",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "XCD9{",
        "sym": "Transition(&a,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear((a0*b0)^rnd0)"
      },
      "PrevReg[6]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "xc",
        "sym": "Transition(NULL,a0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "U;",
        "sym": "Transition(&a,&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "xc",
        "sym": "Transition(256,a0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "bN",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "bN",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemData": {
        "val": "Cj",
        "sym": "Transition((a0*b0)^rnd0^rnd1,a0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "o&",
        "sym": "Transition(rnd1,a0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*2mk;ez#jl02mk;e",
        "sym": "Interaction(&b,(a0*b0)^rnd0^rnd1,&a,(a0*b0)^rnd0^rnd1)"
      }
    },
    "73": {
      "Reg[0]": {
        "val": "pdSDr",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ">Hz=<",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "pdSDr",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "pdSDr",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "$^ZZ$",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "5C",
        "sym": "Transition(b1,&b)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "XCD9{",
        "sym": "Transition(&a,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "xc",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&c,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "dj",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b0)^rnd0^rnd1)"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "$^ZZ$",
        "sym": "Transition((a0*b0)^rnd0^rnd1,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "xc",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[2]": {
        "val": "86N;3",
        "sym": "Transition(a0,b1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "86N;3",
        "sym": "Transition(b1,a0)"
      },
      "Prev_ALU_output": {
        "val": "v>yN<",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "ejf",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "ejf",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "HD_MemData": {
        "val": "Ap",
        "sym": "Transition(a0,b1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "HD_MemRdBuf": {
        "val": "Ap",
        "sym": "Transition(a0,b1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mOupa;*2mk;e",
        "sym": "Interaction(&table,a0,&b,(a0*b0)^rnd0^rnd1)"
      }
    },
    "74": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "z#jl0",
        "sym": "Full(loga0)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ">;V7>",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "ALU_output": {
        "val": ">i_^C",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "m$HYD",
        "sym": "Full(loga0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Qy%~z",
        "sym": "Transition(b1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "XCD9{",
        "sym": "Transition(loga0,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "pdSDr",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "LmvPj",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(&b,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&a,loga0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "Ap",
        "sym": "Transition(a0,b1)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,loga0)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb1)"
      },
      "PrevDecodePort[2]": {
        "val": "pdSDr",
        "sym": "Linear(b1)"
      },
      "HD_DecodePort[2]": {
        "val": "U;",
        "sym": "Transition(b1,loga0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(loga0,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Z~",
        "sym": "Transition(loga0,logb1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(loga0,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Z~",
        "sym": "Transition(logb1,loga0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "5C",
        "sym": "Transition(logb1,b1)"
      },
      "Prev_ALU_output": {
        "val": "$^ZZ$",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "Ap",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Ap",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "HD_MemData": {
        "val": "bh3w#",
        "sym": "Transition(b1,loga0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "HD_MemRdBuf": {
        "val": "WB",
        "sym": "Transition(b1,loga0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e;{X5v2mk;e!T",
        "sym": "Interaction(&table,b1,&table,a0)"
      }
    },
    "75": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "upa;*",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ">;V7>",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "DecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": ">i_^C",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Qy%~z",
        "sym": "Transition(b1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "AO",
        "sym": "Transition(loga0,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_PipeReg1": {
        "val": "j{pE5",
        "sym": "Transition(&table,loga0)"
      },
      "HD_PipeReg2": {
        "val": "Is",
        "sym": "Transition(b1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[0]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[2]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "7ass1",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Py",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "AO",
        "sym": "Transition((a1*b1),loga0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "XCD9{",
        "sym": "Transition((a1*b1),loga0)"
      },
      "Prev_ALU_output": {
        "val": ">i_^C",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "m$HYD",
        "sym": "Full(loga0)"
      },
      "HD_MemData": {
        "val": ")1wth",
        "sym": "Transition(loga0,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "HD_MemRdBuf": {
        "val": "UH",
        "sym": "Transition(loga0,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4Qo*#H0l2mk;e;{",
        "sym": "Interaction(loga0,logb1,&table,b1)"
      }
    },
    "76": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "?g0P@",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "U;z",
        "sym": "Full(loga0+logb1)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Is",
        "sym": "Transition(b1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "AO",
        "sym": "Transition(loga0,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "X&(R}",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[0]": {
        "val": "UH",
        "sym": "Transition(loga0,logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb1,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[2]": {
        "val": "hX",
        "sym": "Transition(loga0,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "Ngn_p",
        "sym": "Transition(&rnd,logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "7ass1",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "rv",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "rv",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "AO",
        "sym": "Transition((a1*b1),loga0)"
      },
      "Prev_ALU_output": {
        "val": ">i_^C",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "iva*2",
        "sym": "Transition(&table,loga0+logb1)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4Qo*#H0lhX4Qo*#",
        "sym": "Interaction(loga0,logb1,loga0,logb1)"
      }
    },
    "77": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "U;z",
        "sym": "Full(loga0+logb1)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "@Bsh_",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Is",
        "sym": "Transition(b1,logb1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "#{m",
        "sym": "Transition(loga0+logb1,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "=K%",
        "sym": "Transition(loga0,loga0+logb1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "UH",
        "sym": "Transition(loga0,logb1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "Prev_ALU_output": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "HD_ALU_output": {
        "val": "ngI",
        "sym": "Transition(loga0+logb1,250)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "*#H0l*#H0lhX4Qo*#",
        "sym": "Interaction(logb1,logb1,loga0,logb1)"
      }
    },
    "78": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "U;z",
        "sym": "Full(loga0+logb1)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "@&Nz{",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "82",
        "sym": "Transition(b1,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "#{m",
        "sym": "Transition(loga0+logb1,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "BL",
        "sym": "Transition(logb1,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(loga0+logb1,loga0+logb1)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "BL",
        "sym": "Transition(logb1,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "xd8",
        "sym": "Transition(logb1,loga0+logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "U;z",
        "sym": "Transition(NULL,loga0+logb1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "g8=",
        "sym": "Transition(b1,loga0+logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Is",
        "sym": "Transition(b1,logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition((a1*b1),256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "U;z",
        "sym": "Transition((a1*b1),loga0+logb1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`*#H0l*#H0l*#",
        "sym": "Interaction(250,logb1,logb1,logb1)"
      }
    },
    "79": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "U;z",
        "sym": "Full(loga0+logb1+256)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "^Z@_}",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "U;z",
        "sym": "Full(loga0+logb1)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "U;+",
        "sym": "Full(loga0+logb1+256)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": ";{g",
        "sym": "Transition(b1,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "#{m",
        "sym": "Transition(loga0+logb1+256,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(loga0+logb1,loga0+logb1+256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "ngI",
        "sym": "Transition(250,loga0+logb1)"
      },
      "HD_PipeReg2": {
        "val": "*#Q",
        "sym": "Transition(logb1,256)"
      },
      "PrevDecodePort[0]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "U;",
        "sym": "Transition(loga0+logb1,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga0+logb1,loga0+logb1+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "U;",
        "sym": "Transition(256,loga0+logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "XaN8q",
        "sym": "Transition(loga0+logb1+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "ngI",
        "sym": "Transition(loga0+logb1+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "XaN8q",
        "sym": "Transition(&table,loga0+logb1+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "XaN8q",
        "sym": "Transition(&table,loga0+logb1)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "U;_",
        "sym": "Transition(256,loga0+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "U;zLC00961`Tzg`*#",
        "sym": "Interaction(loga0+logb1,256,250,logb1)"
      }
    },
    "80": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "U;+",
        "sym": "Full(loga0+logb1+256)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "_5lD0",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "U;+",
        "sym": "Full(loga0+logb1+256)"
      },
      "DecodePort[0]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "XaWEr",
        "sym": "Full(loga0+logb1+256)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": ";{g",
        "sym": "Transition(b1,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "#{v",
        "sym": "Transition(loga0+logb1+256,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1+256)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00R",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "XaN8q",
        "sym": "Transition(loga0+logb1,&table)"
      },
      "HD_PipeReg2": {
        "val": "U;_",
        "sym": "Transition(256,loga0+logb1+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "U;_",
        "sym": "Transition(256,loga0+logb1+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "PrevDecodePort[2]": {
        "val": "U;z",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_DecodePort[2]": {
        "val": "U;z",
        "sym": "Transition(loga0+logb1+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "U;_",
        "sym": "Transition(loga0+logb1+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(a0,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "009",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "U;",
        "sym": "Transition(256,loga0+logb1+256)"
      },
      "Prev_ALU_output": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "2mk;e",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "g8~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eU;+RDU;zLC009",
        "sym": "Interaction(&table,loga0+logb1+256,loga0+logb1,256)"
      }
    },
    "81": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "U;+",
        "sym": "Full(loga0+logb1+256)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "_5lD0",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "XaWEr",
        "sym": "Full(loga0+logb1+256)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": ";{g",
        "sym": "Transition(b1,256)"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "#{v",
        "sym": "Transition(loga0+logb1+256,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "q5=",
        "sym": "Transition(loga0+logb1+256,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "g8~",
        "sym": "Transition(b1,loga0+logb1+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "g8~",
        "sym": "Transition(b1,loga0+logb1+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "XaWEr",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "fJSS{",
        "sym": "Transition(logb1,exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "9R",
        "sym": "Transition(logb1,exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;eU;+",
        "sym": "Interaction(&table,a0,&table,loga0+logb1+256)"
      }
    },
    "82": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "U;+",
        "sym": "Full(loga0+logb1+256)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "_yGV2",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Cj",
        "sym": "Transition(b1,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "#{v",
        "sym": "Transition(loga0+logb1+256,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "!~p",
        "sym": "Transition(256,exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(loga0+logb1+256,loga0+logb1+256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_DecodePort[0]": {
        "val": "XaWEr",
        "sym": "Transition(loga0+logb1+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[1]": {
        "val": "!T",
        "sym": "Transition(a0,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": ">i_^C",
        "sym": "Transition(b1,&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "g8~",
        "sym": "Transition(b1,loga0+logb1+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(rnd0,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "XaWEr",
        "sym": "Linear(loga0+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "R{j6q",
        "sym": "Transition(loga0+logb1+256,-a0)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;e!T",
        "sym": "Interaction(&table,a0,&table,a0)"
      }
    },
    "83": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "`T+n4",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(rnd0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Cj",
        "sym": "Transition(b1,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "m>&",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "ng9R)",
        "sym": "Transition(-a0,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "U;+",
        "sym": "Linear(loga0+logb1+256)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "Uj6_7",
        "sym": "Transition(loga0+logb1+256,-a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "Hvj+M",
        "sym": "Transition(&table,-a0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "`v3p`",
        "sym": "Transition(exp(loga0+logb1),-a0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "%m4r&",
        "sym": "Transition(exp(loga0+logb1),&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(rnd0,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(rnd0,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "HD_ALU_output": {
        "val": "9{>OU",
        "sym": "Transition(-a0,32)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;e!T",
        "sym": "Interaction(&table,a0,&table,a0)"
      }
    },
    "84": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "KL7v!",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "`~d(6",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "DecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Cj",
        "sym": "Transition(b1,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "ng9R)",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "Hvj+M",
        "sym": "Transition(&table,-a0)"
      },
      "HD_PipeReg2": {
        "val": ";s",
        "sym": "Transition(a0,32)"
      },
      "PrevDecodePort[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "HD_DecodePort[0]": {
        "val": "-T(jp",
        "sym": "Transition(-a0,b1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "Hvj+M",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "-T(jp",
        "sym": "Transition(b1,-a0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Hvj+M",
        "sym": "Transition(-a0>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "KL7v!AOHXW2mk;e!T",
        "sym": "Interaction(-a0,32,&table,a0)"
      }
    },
    "85": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1&(-a0>>32))"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "{s908",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "PipeReg2": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "DecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": ";{",
        "sym": "Full(b1&(-a0>>32))"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Cj",
        "sym": "Transition(b1&(-a0>>32),exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1,b1&(-a0>>32))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "!2",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "-T(jp",
        "sym": "Transition(-a0,b1)"
      },
      "HD_PipeReg2": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1,b1&(-a0>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "-T(jp",
        "sym": "Transition(-a0>>32,b1&(-a0>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1&(-a0>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "-T(jp",
        "sym": "Transition(b1&(-a0>>32),-a0>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_ALU_output": {
        "val": "9RL6S",
        "sym": "Transition(-a0>>32,b1&(-a0>>32))"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";{X5v|NsC0KL7v!AO",
        "sym": "Interaction(b1,-a0>>32,-a0,32)"
      }
    },
    "86": {
      "Reg[0]": {
        "val": ";{",
        "sym": "Full(b1&(-a0>>32))"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "00ICA",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "PipeReg2": {
        "val": ";{",
        "sym": "Full(b1&(-a0>>32))"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "9smFT",
        "sym": "Full(-(b1&(-a0>>32)))"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Cj",
        "sym": "Transition(b1&(-a0>>32),exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1&(-a0>>32))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevPipeReg2": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_PipeReg2": {
        "val": "9RL6S",
        "sym": "Transition(-a0>>32,b1&(-a0>>32))"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1&(-a0>>32))"
      },
      "PrevDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "!v",
        "sym": "Transition(b1&(-a0>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1&(-a0>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a0>>32),b1&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "!v",
        "sym": "Transition(32,b1&(-a0>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "HD_ALU_output": {
        "val": "{{R2~",
        "sym": "Transition(b1&(-a0>>32),-(b1&(-a0>>32)))"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";{X5v;{X5v;{X5v|NsC0",
        "sym": "Interaction(b1,b1&(-a0>>32),b1,-a0>>32)"
      }
    },
    "87": {
      "Reg[0]": {
        "val": "9smFT",
        "sym": "Full(-(b1&(-a0>>32)))"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "0s;UC",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "9smFT",
        "sym": "Full(-(b1&(-a0>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a0>>32)))"
      },
      "DecodePort[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a0>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a0>>32))>>32)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "+5i9l",
        "sym": "Transition(-(b1&(-a0>>32)),exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "{{R2~",
        "sym": "Transition(b1&(-a0>>32),-(b1&(-a0>>32)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevPipeReg2": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "HD_PipeReg1": {
        "val": "{{R2~",
        "sym": "Transition(b1,-(b1&(-a0>>32)))"
      },
      "HD_PipeReg2": {
        "val": "!v",
        "sym": "Transition(b1&(-a0>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a0>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "{{R2~",
        "sym": "Transition(b1&(-a0>>32),-(b1&(-a0>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "<N",
        "sym": "Transition(32,exp(loga0+logb1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b1&(-a0>>32)),-(b1&(-a0>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "{{R2~",
        "sym": "Transition(-(b1&(-a0>>32)),b1&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "<N",
        "sym": "Transition(exp(loga0+logb1),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a0>>32)))"
      },
      "HD_ALU_output": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a0>>32)),-(b1&(-a0>>32))>>32)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "9smFTAOHXW;{X5v;{",
        "sym": "Interaction(-(b1&(-a0>>32)),32,b1,b1&(-a0>>32))"
      }
    },
    "88": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full((a0*b1))"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "1OfmE",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b1&(-a0>>32))>>32)"
      },
      "PipeReg2": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "DecodePort[0]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "DecodePort[1]": {
        "val": "|NsC0",
        "sym": "Linear((a0*b1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "|NsC0",
        "sym": "Linear((a0*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "!~",
        "sym": "Full((a0*b1))"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "JOBUx",
        "sym": "Transition((a0*b1),exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a0>>32)))"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a0>>32)),(a0*b1))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a0>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": ";s",
        "sym": "Transition(-(b1&(-a0>>32)),-(b1&(-a0>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "<N",
        "sym": "Transition(32,exp(loga0+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "9smFT",
        "sym": "Linear(-(b1&(-a0>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "=l}oz",
        "sym": "Transition(-(b1&(-a0>>32)),rnd0)"
      },
      "PrevDecodePort[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "HD_DecodePort[1]": {
        "val": "JOBUx",
        "sym": "Transition(exp(loga0+logb1),(a0*b1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "=l}oz",
        "sym": "Transition(rnd0,-(b1&(-a0>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "JOBUx",
        "sym": "Transition((a0*b1),exp(loga0+logb1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a0>>32))>>32)"
      },
      "HD_ALU_output": {
        "val": "JOBUx",
        "sym": "Transition(-(b1&(-a0>>32))>>32,(a0*b1))"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC0!~g&Q9smFTAO",
        "sym": "Interaction(-(b1&(-a0>>32))>>32,exp(loga0+logb1),-(b1&(-a0>>32)),32)"
      }
    },
    "89": {
      "Reg[0]": {
        "val": "!~",
        "sym": "Full((a0*b1))"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "1_A&G",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "PipeReg2": {
        "val": "!~",
        "sym": "Full((a0*b1))"
      },
      "DecodePort[0]": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition((a0*b1),exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "H~",
        "sym": "Transition(rnd0,a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear((a0*b1))"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "JOBUx",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b1&(-a0>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "HD_PipeReg1": {
        "val": "1^@s5",
        "sym": "Transition(-(b1&(-a0>>32))>>32,rnd0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "HD_DecodePort[0]": {
        "val": "J^",
        "sym": "Transition(rnd0,(a0*b1))"
      },
      "PrevDecodePort[1]": {
        "val": "|NsC0",
        "sym": "Linear((a0*b1))"
      },
      "HD_DecodePort[1]": {
        "val": "Kj8o0",
        "sym": "Transition((a0*b1),&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "J^",
        "sym": "Transition((a0*b1),rnd0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "1Rnq(",
        "sym": "Transition(exp(loga0+logb1),&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "JOBUx",
        "sym": "Transition(exp(loga0+logb1),(a0*b1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "HD_ALU_output": {
        "val": "`T",
        "sym": "Transition((a0*b1),rnd0^(a0*b1))"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`!~g&Q|NsC0!~",
        "sym": "Interaction(rnd0,(a0*b1),-(b1&(-a0>>32))>>32,exp(loga0+logb1))"
      }
    },
    "90": {
      "Reg[0]": {
        "val": "!~",
        "sym": "Full((a0*b1))"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "2m$~I",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "PipeReg2": {
        "val": "z#jl0",
        "sym": "Full((a0*b1))"
      },
      "DecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition((a0*b1),exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "`~",
        "sym": "Transition(rnd0^(a0*b1),a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "!~",
        "sym": "Transition(rnd0,rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevPipeReg2": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_PipeReg2": {
        "val": "1Rnq(",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "HD_DecodePort[0]": {
        "val": "1^",
        "sym": "Transition((a0*b1),a0)"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "1^",
        "sym": "Transition(a0,(a0*b1))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "HD_ALU_output": {
        "val": "{vQA!",
        "sym": "Transition(rnd0^(a0*b1),&a)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`z#jl0`Tzg`!~",
        "sym": "Interaction(rnd0,(a0*b1),rnd0,(a0*b1))"
      }
    },
    "91": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "3IYHK",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((a0*b1))"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "1Rnq(",
        "sym": "Transition(&a,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "`~",
        "sym": "Transition(rnd0^(a0*b1),a0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "!~",
        "sym": "Linear((a0*b1))"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "1Rnq(",
        "sym": "Transition((a0*b1),&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevPipeReg2": {
        "val": "z#jl0",
        "sym": "Linear((a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_PipeReg2": {
        "val": "Z~",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[0]": {
        "val": "J^%mz",
        "sym": "Transition(a0,-a0>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "J^%mz",
        "sym": "Transition(-a0>>32,a0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`upa;*`Tzg`z#jl0",
        "sym": "Interaction(rnd0,(a0*b1),rnd0,(a0*b1))"
      }
    },
    "92": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "3<3ZM",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(rnd0)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b1))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "1Rnq(",
        "sym": "Transition(&a,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "jvoLZ",
        "sym": "Transition(rnd0^(a0*b1),&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "SpWb3",
        "sym": "Transition(-a0>>32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "avuO7",
        "sym": "Transition(a0,&b)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd0,rnd0)"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "-~a#r",
        "sym": "Transition(-a0>>32,32)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&a,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`2mk;e`Tzg`upa;*",
        "sym": "Interaction(rnd0,(a0*b1),rnd0,(a0*b1))"
      }
    },
    "93": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "4gvrO",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b1))"
      },
      "DecodePort[0]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "#2)}4",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "#2)}4",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "1Rnq(",
        "sym": "Transition(&a,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,32)"
      },
      "Reg[4]^Reg[5]": {
        "val": "jvoLZ",
        "sym": "Transition(rnd0^(a0*b1),&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[6]": {
        "val": "_y7Oj",
        "sym": "Transition(-a0>>32,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(rnd0)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "Iv)Ta",
        "sym": "Transition(rnd0,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "<N",
        "sym": "Transition(32,exp(loga0+logb1))"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "<N",
        "sym": "Transition(exp(loga0+logb1),32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "%pU",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "XaWEr",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "tQ`",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl02mk;e`Tzg`2mk;e",
        "sym": "Interaction(&a,(a0*b1),rnd0,(a0*b1))"
      }
    },
    "94": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "AO",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "5CQ-Q",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b1))"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "AO",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(256)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "1Rnq(",
        "sym": "Transition(&a,exp(loga0+logb1))"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "jvoLZ",
        "sym": "Transition(rnd0^(a0*b1),&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),exp(loga0+logb1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(32,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a0*b1),(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "HD_DecodePort[0]": {
        "val": "1Rnq(",
        "sym": "Transition(exp(loga0+logb1),&a)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "AO",
        "sym": "Transition(NULL,a1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "1Rnq(",
        "sym": "Transition(&a,exp(loga0+logb1))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "AO",
        "sym": "Transition(256,a1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(256,NULL)"
      },
      "Prev_ALU_output": {
        "val": "#2)}4",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "bN",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "#2)}4",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "bN",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "#8>$c",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemData": {
        "val": "j92*(",
        "sym": "Transition(exp(loga0+logb1),a1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "!~",
        "sym": "Full(exp(loga0+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "i~",
        "sym": "Transition(exp(loga0+logb1),a1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*2mk;ez#jl02mk;e",
        "sym": "Interaction(&b,(a0*b1),&a,(a0*b1))"
      }
    },
    "95": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "!~",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "5&{4S",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "!~",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "!~",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "PyhfR",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "PyhfR",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "1Rnq(",
        "sym": "Transition(&a,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "jvoLZ",
        "sym": "Transition(rnd0^(a0*b1),&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(exp(loga0+logb1))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "AO",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb1),b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "Xa",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "KmY(B",
        "sym": "Transition((a0*b1),a1)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "AO",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[2]": {
        "val": "<N",
        "sym": "Transition(a1,b0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "<N",
        "sym": "Transition(b0,a1)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": ";2!",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": ";2!",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "HD_MemData": {
        "val": "3;",
        "sym": "Transition(a1,b0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "HD_MemRdBuf": {
        "val": "3;",
        "sym": "Transition(a1,b0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;upa;*2mk;e",
        "sym": "Interaction(&table,a1,&b,(a0*b1))"
      }
    },
    "96": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(loga1)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(logb0)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "6aoMU",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "ALU_output": {
        "val": "OaK5N",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6I{~q",
        "sym": "Full(loga1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "gdYGP",
        "sym": "Transition(loga1,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "jvoLZ",
        "sym": "Transition(rnd0^(a0*b1),logb0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "!~",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,loga1)"
      },
      "HD_Reg[1]": {
        "val": "fB",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,logb0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "3;",
        "sym": "Transition(a1,b0)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,loga1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb0)"
      },
      "PrevDecodePort[2]": {
        "val": "!~",
        "sym": "Linear(b0)"
      },
      "HD_DecodePort[2]": {
        "val": "1Rnq(",
        "sym": "Transition(b0,loga1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(loga1,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Z~",
        "sym": "Transition(loga1,logb0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(loga1,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Z~",
        "sym": "Transition(logb0,loga1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "bRPg9",
        "sym": "Transition(logb0,b0)"
      },
      "Prev_ALU_output": {
        "val": "PyhfR",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "8~",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "PyhfR",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "8~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "HD_MemData": {
        "val": "S6tHZ",
        "sym": "Transition(b0,loga1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "HD_MemRdBuf": {
        "val": "R{",
        "sym": "Transition(b0,loga1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eL;wH)2mk;eNB",
        "sym": "Interaction(&table,b0,&table,a1)"
      }
    },
    "97": {
      "Reg[0]": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(logb0)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "6aoMU",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "DecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "OaK5N",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "R{",
        "sym": "Transition(loga1,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "jvoLZ",
        "sym": "Transition(rnd0^(a0*b1),logb0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "(;omJ",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_PipeReg1": {
        "val": "8vp<x",
        "sym": "Transition(&table,loga1)"
      },
      "HD_PipeReg2": {
        "val": "as",
        "sym": "Transition(b0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[0]": {
        "val": "(;omJ",
        "sym": "Transition(loga1,loga1)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[2]": {
        "val": "(;omJ",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "gC77O",
        "sym": "Transition(&rnd,loga1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Py",
        "sym": "Transition(&rnd,loga1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "v;",
        "sym": "Transition((a1*b1),loga1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "XCD9{",
        "sym": "Transition((a1*b1),loga1)"
      },
      "Prev_ALU_output": {
        "val": "OaK5N",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6I{~q",
        "sym": "Full(loga1)"
      },
      "HD_MemData": {
        "val": "C5#+p",
        "sym": "Transition(loga1,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "HD_MemRdBuf": {
        "val": "B>",
        "sym": "Transition(loga1,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951JHUIzs2mk;eL;",
        "sym": "Interaction(loga1,logb0,&table,b0)"
      }
    },
    "98": {
      "Reg[0]": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "76JeW",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "Nd",
        "sym": "Full(loga1+logb0)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "R{",
        "sym": "Transition(loga1,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2m",
        "sym": "Transition(rnd0^(a0*b1),logb0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "h93YR",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[0]": {
        "val": "B>",
        "sym": "Transition(loga1,logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb0,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[2]": {
        "val": "69",
        "sym": "Transition(loga1,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "rXK(x",
        "sym": "Transition(&rnd,logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "gC77O",
        "sym": "Transition(&rnd,loga1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "rv",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7ass1",
        "sym": "Transition((a1*b1),logb0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "rv",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "v;",
        "sym": "Transition((a1*b1),loga1)"
      },
      "Prev_ALU_output": {
        "val": "OaK5N",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "1pojb",
        "sym": "Transition(&table,loga1+logb0)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951JHUIzs6951JHU",
        "sym": "Interaction(loga1,logb0,loga1,logb0)"
      }
    },
    "99": {
      "Reg[0]": {
        "val": "Nd",
        "sym": "Full(loga1+logb0)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "7y<wY",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "4F",
        "sym": "Transition(loga1+logb0,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2m",
        "sym": "Transition(rnd0^(a0*b1),logb0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "S^",
        "sym": "Transition(loga1,loga1+logb0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "B>",
        "sym": "Transition(loga1,logb0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "Prev_ALU_output": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "HD_ALU_output": {
        "val": "vj",
        "sym": "Transition(loga1+logb0,250)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "HUIzsHUIzs6951JHU",
        "sym": "Interaction(logb0,logb0,loga1,logb0)"
      }
    },
    "100": {
      "Reg[0]": {
        "val": "Nd",
        "sym": "Full(loga1+logb0)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "8Ug?a",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear((a1*b1))"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "4F",
        "sym": "Transition(loga1+logb0,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "!~",
        "sym": "Transition(rnd0^(a0*b1),256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0,loga1+logb0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "%m",
        "sym": "Transition(logb0,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "%m",
        "sym": "Transition(logb0,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "e*",
        "sym": "Transition(logb0,loga1+logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "Nd",
        "sym": "Transition(NULL,loga1+logb0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "4F",
        "sym": "Transition(b0,loga1+logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "as",
        "sym": "Transition(b0,logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition((a1*b1),256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Nd",
        "sym": "Transition((a1*b1),loga1+logb0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition((a1*b1),NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`HUIzsHUIzsHU",
        "sym": "Interaction(250,logb0,logb0,logb0)"
      }
    },
    "101": {
      "Reg[0]": {
        "val": "Nd",
        "sym": "Full(loga1+logb0+256)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "90C9c",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Nd",
        "sym": "Full(loga1+logb0)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "NdW",
        "sym": "Full(loga1+logb0+256)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "4F",
        "sym": "Transition(loga1+logb0+256,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^=",
        "sym": "Transition(rnd0^(a0*b1),256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0,loga1+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "vj",
        "sym": "Transition(250,loga1+logb0)"
      },
      "HD_PipeReg2": {
        "val": "HUR",
        "sym": "Transition(logb0,256)"
      },
      "PrevDecodePort[0]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "NdW",
        "sym": "Transition(loga1+logb0,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb0,loga1+logb0+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "NdW",
        "sym": "Transition(256,loga1+logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "K>z?C",
        "sym": "Transition(loga1+logb0+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "vj",
        "sym": "Transition(loga1+logb0+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "K>z?C",
        "sym": "Transition(&table,loga1+logb0+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "K>z?C",
        "sym": "Transition(&table,loga1+logb0)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "Nd",
        "sym": "Transition(256,loga1+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "NdN!<00961`Tzg`HU",
        "sym": "Interaction(loga1+logb0,256,250,logb0)"
      }
    },
    "102": {
      "Reg[0]": {
        "val": "NdW",
        "sym": "Full(loga1+logb0+256)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "9s&Re",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NdW",
        "sym": "Full(loga1+logb0+256)"
      },
      "DecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "Q2_uT",
        "sym": "Full(loga1+logb0+256)"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "4FL",
        "sym": "Transition(loga1+logb0+256,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^=",
        "sym": "Transition(rnd0^(a0*b1),256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "009",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "K>z?C",
        "sym": "Transition(loga1+logb0,&table)"
      },
      "HD_PipeReg2": {
        "val": "Nd",
        "sym": "Transition(256,loga1+logb0+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "Nd",
        "sym": "Transition(256,loga1+logb0+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(&table,a1)"
      },
      "PrevDecodePort[2]": {
        "val": "Nd",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_DecodePort[2]": {
        "val": "Nd",
        "sym": "Transition(loga1+logb0+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Nd",
        "sym": "Transition(loga1+logb0+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(a1,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "L;",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "4F",
        "sym": "Transition(b0,loga1+logb0+256)"
      },
      "Prev_ALU_output": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "7ytku",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "9RU",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNdW)=NdN!<009",
        "sym": "Interaction(&table,loga1+logb0+256,loga1+logb0,256)"
      }
    },
    "103": {
      "Reg[0]": {
        "val": "NdW",
        "sym": "Full(loga1+logb0+256)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "9s&Re",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "Q2_uT",
        "sym": "Full(loga1+logb0+256)"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "4FL",
        "sym": "Transition(loga1+logb0+256,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^=",
        "sym": "Transition(rnd0^(a0*b1),256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "0Ra",
        "sym": "Transition(loga1+logb0+256,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "b^",
        "sym": "Transition(rnd0^(a0*b1),a1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "b^",
        "sym": "Transition(rnd0^(a0*b1),a1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "Q2_uT",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "RCYg{",
        "sym": "Transition(logb0,exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "kN",
        "sym": "Transition(logb0,exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNdW",
        "sym": "Interaction(&table,a1,&table,loga1+logb0+256)"
      }
    },
    "104": {
      "Reg[0]": {
        "val": "NdW",
        "sym": "Full(loga1+logb0+256)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "AOZjg",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "4FL",
        "sym": "Transition(loga1+logb0+256,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(&table,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "rU3",
        "sym": "Transition(256,exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_DecodePort[0]": {
        "val": "K>+|D",
        "sym": "Transition(loga1+logb0+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[1]": {
        "val": "NB",
        "sym": "Transition(a1,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "K>+|D",
        "sym": "Transition(loga1+logb0+256,&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb0+256,loga1+logb0+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "J^",
        "sym": "Transition(rnd0^(a0*b1),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "b^",
        "sym": "Transition(rnd0^(a0*b1),a1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "Q2_uT",
        "sym": "Linear(loga1+logb0+256)"
      },
      "HD_ALU_output": {
        "val": ">Hh!U",
        "sym": "Transition(loga1+logb0+256,-a1)"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNB",
        "sym": "Interaction(&table,a1,&table,a1)"
      }
    },
    "105": {
      "Reg[0]": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "A_4#i",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "{Qv*|",
        "sym": "Transition(-a1,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "uK)lb",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "NdW",
        "sym": "Linear(loga1+logb0+256)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "@&5n+",
        "sym": "Transition(loga1+logb0+256,-a1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "u>b$x",
        "sym": "Transition(&table,-a1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "{Qv*|",
        "sym": "Transition(b0,-a1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "OaK5N",
        "sym": "Transition(b0,&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(rnd0^(a0*b1),32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "HD_ALU_output": {
        "val": "nE(I(",
        "sym": "Transition(-a1,32)"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNB",
        "sym": "Interaction(&table,a1,&table,a1)"
      }
    },
    "106": {
      "Reg[0]": {
        "val": "xc~qE",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Bmw{k",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "DecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "{Qv*|",
        "sym": "Transition(-a1>>32,b0)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "u>b$x",
        "sym": "Transition(&table,-a1)"
      },
      "HD_PipeReg2": {
        "val": "Xa",
        "sym": "Transition(a1,32)"
      },
      "PrevDecodePort[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "HD_DecodePort[0]": {
        "val": "{Qv*|",
        "sym": "Transition(-a1,b0)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "u>b$x",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "{Qv*|",
        "sym": "Transition(b0,-a1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "u>b$x",
        "sym": "Transition(-a1>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "xc~qEAOHXW2mk;eNB",
        "sym": "Interaction(-a1,32,&table,a1)"
      }
    },
    "107": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0&(-a1>>32))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "CISEm",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "PipeReg2": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "DecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "L;",
        "sym": "Full(b0&(-a1>>32))"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "yZ`_H",
        "sym": "Transition(-a1>>32,b0&(-a1>>32))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "M*",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0,b0&(-a1>>32))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "{Qv*|",
        "sym": "Transition(-a1,b0)"
      },
      "HD_PipeReg2": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0,b0&(-a1>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "{Qv*|",
        "sym": "Transition(-a1>>32,b0&(-a1>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0&(-a1>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "{Qv*|",
        "sym": "Transition(b0&(-a1>>32),-a1>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_ALU_output": {
        "val": "yZ`_H",
        "sym": "Transition(-a1>>32,b0&(-a1>>32))"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "L;wH)|NsC0xc~qEAO",
        "sym": "Interaction(b0,-a1>>32,-a1,32)"
      }
    },
    "108": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "L;",
        "sym": "Full(b0&(-a1>>32))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "C;|Wo",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "PipeReg2": {
        "val": "L;",
        "sym": "Full(b0&(-a1>>32))"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "y#N3I",
        "sym": "Full(-(b0&(-a1>>32)))"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "yZ`_H",
        "sym": "Transition(-a1>>32,b0&(-a1>>32))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0&(-a1>>32))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevPipeReg2": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_PipeReg2": {
        "val": "yZ`_H",
        "sym": "Transition(-a1>>32,b0&(-a1>>32))"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0&(-a1>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "WB",
        "sym": "Transition(b0&(-a1>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0&(-a1>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a1>>32),b0&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "WB",
        "sym": "Transition(32,b0&(-a1>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "HD_ALU_output": {
        "val": "`2YX^",
        "sym": "Transition(b0&(-a1>>32),-(b0&(-a1>>32)))"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "L;wH)L;wH)L;wH)|NsC0",
        "sym": "Interaction(b0,b0&(-a1>>32),b0,-a1>>32)"
      }
    },
    "109": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "y#N3I",
        "sym": "Full(-(b0&(-a1>>32)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Dgpoq",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "y#N3I",
        "sym": "Full(-(b0&(-a1>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a1>>32)))"
      },
      "DecodePort[1]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a1>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-(b0&(-a1>>32))>>32)"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Lj",
        "sym": "Transition(-a1>>32,-(b0&(-a1>>32)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "`2YX^",
        "sym": "Transition(b0&(-a1>>32),-(b0&(-a1>>32)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevPipeReg2": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "HD_PipeReg1": {
        "val": "`2YX^",
        "sym": "Transition(b0,-(b0&(-a1>>32)))"
      },
      "HD_PipeReg2": {
        "val": "WB",
        "sym": "Transition(b0&(-a1>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a1>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "`2YX^",
        "sym": "Transition(b0&(-a1>>32),-(b0&(-a1>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "h5",
        "sym": "Transition(32,exp(loga1+logb0))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "`2YX^",
        "sym": "Transition(-(b0&(-a1>>32)),b0&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "h5",
        "sym": "Transition(exp(loga1+logb0),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a1>>32)))"
      },
      "HD_ALU_output": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32))>>32)"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "y#N3IAOHXWL;wH)L;",
        "sym": "Interaction(-(b0&(-a1>>32)),32,b0,b0&(-a1>>32))"
      }
    },
    "110": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "|NsC0",
        "sym": "Full(-(b0&(-a1>>32))>>32)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ECK)s",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "|NsC0",
        "sym": "Full(-(b0&(-a1>>32))>>32)"
      },
      "PipeReg2": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "DecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "rT",
        "sym": "Full((a1*b0))"
      },
      "MemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-(b0&(-a1>>32))>>32)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a1>>32)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32))>>32)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a1>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a1>>32)),-(b0&(-a1>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "h5",
        "sym": "Transition(32,exp(loga1+logb0))"
      },
      "PrevDecodePort[0]": {
        "val": "y#N3I",
        "sym": "Linear(-(b0&(-a1>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "Lj",
        "sym": "Transition(-(b0&(-a1>>32)),-a1>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "HD_DecodePort[1]": {
        "val": "HXi^W",
        "sym": "Transition(exp(loga1+logb0),&rnd)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Lj",
        "sym": "Transition(-a1>>32,-(b0&(-a1>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "HXi^W",
        "sym": "Transition(&rnd,exp(loga1+logb0))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-(b0&(-a1>>32))>>32)"
      },
      "HD_ALU_output": {
        "val": "S^xk4",
        "sym": "Transition(-(b0&(-a1>>32))>>32,(a1*b0))"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "|NsC0rT_o{y#N3IAO",
        "sym": "Interaction(-(b0&(-a1>>32))>>32,exp(loga1+logb0),-(b0&(-a1>>32)),32)"
      }
    },
    "111": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rT",
        "sym": "Full((a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "E&>1u",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "PipeReg2": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "DecodePort[0]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "DecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "m>&Qj",
        "sym": "Full((a1*b0))"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "S^xk4",
        "sym": "Transition(-a1>>32,(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "|NsC0",
        "sym": "Linear(-(b0&(-a1>>32))>>32)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "S^xk4",
        "sym": "Transition(-(b0&(-a1>>32))>>32,(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "|NsC0",
        "sym": "Linear(-(b0&(-a1>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "HD_PipeReg1": {
        "val": "Z{Yvm",
        "sym": "Transition(-(b0&(-a1>>32))>>32,&rnd)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "S^xk4",
        "sym": "Transition(-a1>>32,(a1*b0))"
      },
      "PrevDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "HD_DecodePort[1]": {
        "val": "t{(s(",
        "sym": "Transition(&rnd,rnd0^(a0*b1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a1*b0),(a1*b0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "S^xk4",
        "sym": "Transition((a1*b0),-a1>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "t{(s(",
        "sym": "Transition(rnd0^(a0*b1),&rnd)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "HD_ALU_output": {
        "val": "J|6%e",
        "sym": "Transition((a1*b0),(a1*b0))"
      },
      "PrevMemAddr": {
        "val": "Q2_uT",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "$sP",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "kRJdbrT_o{|NsC0rT",
        "sym": "Interaction(&rnd,exp(loga1+logb0),-(b0&(-a1>>32))>>32,exp(loga1+logb0))"
      }
    },
    "112": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[1]": {
        "val": "rT",
        "sym": "Full((a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "E&>1u",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "rT",
        "sym": "Full((a1*b0))"
      },
      "PipeReg2": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "DecodePort[0]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "DecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "m>&Qj",
        "sym": "Full((a1*b0))"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "S^xk4",
        "sym": "Transition(-a1>>32,(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b0),(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevPipeReg2": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "HD_PipeReg1": {
        "val": "HXi^W",
        "sym": "Transition(&rnd,(a1*b0))"
      },
      "HD_PipeReg2": {
        "val": "m;",
        "sym": "Transition(exp(loga1+logb0),rnd0^(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition((a1*b0),(a1*b0))"
      },
      "PrevDecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "0R",
        "sym": "Transition((a1*b1),(a1*b0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "0R",
        "sym": "Transition((a1*b1),(a1*b0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "m;",
        "sym": "Transition((a1*b0),rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "m;",
        "sym": "Transition((a1*b0),rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "m>&Qj",
        "sym": "Linear((a1*b0))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition((a1*b0),(a1*b0))"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Vy5v3",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemData": {
        "val": "d8Y9Q",
        "sym": "Transition(exp(loga1+logb0),rnd2)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "y#",
        "sym": "Transition(exp(loga1+logb0),rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "rT_o{J^%m!kRJdbrT",
        "sym": "Interaction((a1*b0),rnd0^(a0*b1),&rnd,exp(loga1+logb0))"
      }
    },
    "113": {
      "Reg[0]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[1]": {
        "val": "rT",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "FaiJw",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "rT",
        "sym": "Full((a1*b0))"
      },
      "PipeReg2": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "DecodePort[0]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "DecodePort[1]": {
        "val": "rT",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "rT",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "y#",
        "sym": "Transition(rnd2,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[1]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "<p2Nw",
        "sym": "Transition(-a1>>32,rnd2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "PrevPipeReg2": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition((a1*b0),(a1*b0))"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "HD_DecodePort[0]": {
        "val": "0R",
        "sym": "Transition((a1*b0),(a1*b1))"
      },
      "PrevDecodePort[1]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "HD_DecodePort[1]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),(rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a1*b1),(a1*b1))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "0R",
        "sym": "Transition((a1*b1),(a1*b0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "m;",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "m>&Qj",
        "sym": "Linear((a1*b0))"
      },
      "HD_ALU_output": {
        "val": "03QG#",
        "sym": "Transition((a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "rT_o{J^%m!rT_o{J^",
        "sym": "Interaction((a1*b0),rnd0^(a0*b1),(a1*b0),rnd0^(a0*b1))"
      }
    },
    "114": {
      "Reg[0]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "rv",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "G6Dby",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "rv",
        "sym": "Full((a1*b1))"
      },
      "PipeReg2": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "DecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "DecodePort[1]": {
        "val": "rv",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "rv",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "g8",
        "sym": "Transition(rnd2,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "hX",
        "sym": "Transition(32,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[1]": {
        "val": "rT",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[1]": {
        "val": "J^",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition((a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "rT",
        "sym": "Linear((a1*b0))"
      },
      "PrevPipeReg2": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "HD_PipeReg1": {
        "val": "0R",
        "sym": "Transition((a1*b0),(a1*b1))"
      },
      "HD_PipeReg2": {
        "val": "rT",
        "sym": "Transition(rnd0^(a0*b1),(rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevDecodePort[0]": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "HD_DecodePort[0]": {
        "val": "yZ",
        "sym": "Transition((a1*b1),rnd2)"
      },
      "PrevDecodePort[1]": {
        "val": "rT",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_DecodePort[1]": {
        "val": "0R",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "yZ",
        "sym": "Transition(rnd2,(a1*b1))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "0R",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),(rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_ALU_output": {
        "val": "rv",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "rvLx|m;e9(rT_o{J^",
        "sym": "Interaction((a1*b1),(rnd0^(a0*b1))^(a1*b0),(a1*b0),rnd0^(a0*b1))"
      }
    },
    "115": {
      "Reg[0]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[7]": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Gy(t!",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "PipeReg2": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "g8",
        "sym": "Transition(rnd2,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "9{",
        "sym": "Transition(32,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "rv",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[7]": {
        "val": "m;",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "rv",
        "sym": "Linear((a1*b1))"
      },
      "PrevPipeReg2": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_PipeReg1": {
        "val": "yZ",
        "sym": "Transition((a1*b1),rnd2)"
      },
      "HD_PipeReg2": {
        "val": "rv",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "HD_DecodePort[0]": {
        "val": "I{",
        "sym": "Transition(rnd2,32)"
      },
      "PrevDecodePort[1]": {
        "val": "rv",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_DecodePort[1]": {
        "val": "2Oj_+",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "I{",
        "sym": "Transition(32,rnd2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "yB`1`",
        "sym": "Transition(rnd2,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "yZ",
        "sym": "Transition(rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_ALU_output": {
        "val": "8v",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),c1)"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<RKL7v#rvLx|m;",
        "sym": "Interaction(rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1),(a1*b1),(rnd0^(a0*b1))^(a1*b0))"
      }
    },
    "116": {
      "Reg[0]": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "AO",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "HUa<$",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "DecodePort[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "yZ",
        "sym": "Transition(c1,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "9{",
        "sym": "Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[7]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "KL",
        "sym": "Transition(rnd2,c1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(32,&c)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevPipeReg2": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_PipeReg2": {
        "val": "pC14q",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "1O",
        "sym": "Transition(32,c1)"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "fFA%L",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "1O",
        "sym": "Transition(c1,32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "fFA%L",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "HD_ALU_output": {
        "val": "gdYGP",
        "sym": "Transition(c1,&c)"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<RpdSDr8vp<RKL",
        "sym": "Interaction(rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1),rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      }
    },
    "117": {
      "Reg[0]": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "I066&",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "yZ",
        "sym": "Transition(c1,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "pC14q",
        "sym": "Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "fFA%L",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_PipeReg1": {
        "val": "yB`1`",
        "sym": "Transition(rnd2,&c)"
      },
      "HD_PipeReg2": {
        "val": "gdYGP",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),c1)"
      },
      "PrevDecodePort[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": ";2!`W",
        "sym": "Transition(&c,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "SRVi&",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xB",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_ALU_output": {
        "val": "gdYGP",
        "sym": "Transition(&c,c1)"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "JO",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemData": {
        "val": "KL",
        "sym": "Transition(rnd2,c1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrBme*a8vp<RpdSDr",
        "sym": "Interaction(&c,c1,rnd2,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      }
    },
    "118": {
      "Reg[0]": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "IsyO)",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "z#jl0",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "MemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "yZ",
        "sym": "Transition(c1,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "pC14q",
        "sym": "Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "<R1Va",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "HD_DecodePort[0]": {
        "val": "8v",
        "sym": "Transition(c1,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "8v",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),c1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "HD_ALU_output": {
        "val": "<R1Va",
        "sym": "Transition(c1,&a)"
      },
      "PrevMemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBuf": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBuf": {
        "val": "!2",
        "sym": "Transition((a0*b0)^rnd0^rnd1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition((a0*b0)^rnd0^rnd1,(a0*b0)^rnd0^rnd1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrz#jl0pdSDrBm",
        "sym": "Interaction(&c,c1,&c,c1)"
      }
    },
    "119": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "KL",
        "sym": "Full(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "JOTg+",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "SRVi&",
        "sym": "Transition(&a,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "pC14q",
        "sym": "Transition(&c,((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Bm",
        "sym": "Linear(c1)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "<R1Va",
        "sym": "Transition(c1,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "z#jl0",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "Z~",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[0]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "HD_DecodePort[0]": {
        "val": "0R",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),rnd0^(a0*b1))"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "0R",
        "sym": "Transition(rnd0^(a0*b1),((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevMemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "<p",
        "sym": "Full((a0*b0)^rnd0^rnd1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "!2",
        "sym": "Transition((a0*b0)^rnd0^rnd1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrupa;*pdSDrz#jl0",
        "sym": "Interaction(&c,c1,&c,c1)"
      }
    },
    "120": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "J^",
        "sym": "Full(rnd0^(a0*b1))"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "J^}y;",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "SRVi&",
        "sym": "Transition(&a,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "m;",
        "sym": "Transition(rnd0^(a0*b1),exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "KL",
        "sym": "Linear(((rnd0^(a0*b1))^(a1*b0))^(a1*b1))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(rnd0^(a0*b1),rnd0^(a0*b1))"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[7]": {
        "val": "j~@Ua",
        "sym": "Transition(((rnd0^(a0*b1))^(a1*b0))^(a1*b1),&b)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[0]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "HD_DecodePort[0]": {
        "val": "o*w`p",
        "sym": "Transition(rnd0^(a0*b1),&c)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "o*w`p",
        "sym": "Transition(&c,rnd0^(a0*b1))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&a,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevMemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDr2mk;epdSDrupa;*",
        "sym": "Interaction(&c,c1,&c,c1)"
      }
    },
    "121": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Kmq^=",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "DecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "SRVi&",
        "sym": "Transition(&a,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "t^fca",
        "sym": "Transition(&table,exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "J^",
        "sym": "Linear(rnd0^(a0*b1))"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "HUI!1",
        "sym": "Transition(rnd0^(a0*b1),&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "I3EBY",
        "sym": "Transition(&c,(rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Py",
        "sym": "Transition(&a,&rnd)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "I3EBY",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Py",
        "sym": "Transition(&rnd,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "$R7",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "q#pnv",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "WB",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl02mk;epdSDr2mk;e",
        "sym": "Interaction(&a,c1,&c,c1)"
      }
    },
    "122": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "LIMB?",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "lpg>f",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "SRVi&",
        "sym": "Transition(&a,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "t^fca",
        "sym": "Transition(&table,exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "Py",
        "sym": "Transition(&a,&rnd)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[0]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_DecodePort[0]": {
        "val": "J^",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),exp(loga1+logb0))"
      },
      "PrevDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "HD_DecodePort[1]": {
        "val": "AO",
        "sym": "Transition(&rnd,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "J^",
        "sym": "Transition(exp(loga1+logb0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Transition(&b,&rnd)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "Q~",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "z#jl0",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Q~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemData": {
        "val": "<^",
        "sym": "Transition(c1,a0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "*#",
        "sym": "Transition(rnd2,a0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "kRJdb2mk;ez#jl02mk;e",
        "sym": "Interaction(&rnd,c1,&a,c1)"
      }
    },
    "123": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "m;",
        "sym": "Full((rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(exp(loga1+logb0))"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "L;?T^",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full(c1)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "xE}x@",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "xE}x@",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "SRVi&",
        "sym": "Transition(&a,(rnd0^(a0*b1))^(a1*b0))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "t^fca",
        "sym": "Transition(&table,exp(loga1+logb0))"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(a0,&b)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),(rnd0^(a0*b1))^(a1*b0))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),exp(loga1+logb0))"
      },
      "HD_Reg[6]": {
        "val": "Vjln?",
        "sym": "Transition(&c,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "AO",
        "sym": "Transition(&rnd,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevDecodePort[0]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "HD_DecodePort[0]": {
        "val": "W*-0`",
        "sym": "Transition(exp(loga1+logb0),&a)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "!T",
        "sym": "Transition(NULL,a0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "W*-0`",
        "sym": "Transition(&a,exp(loga1+logb0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "!T",
        "sym": "Transition(b0,a0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b0,NULL)"
      },
      "Prev_ALU_output": {
        "val": "lpg>f",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "EC",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "lpg>f",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "EC",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "HD_MemData": {
        "val": "o&",
        "sym": "Transition(a0,rnd1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "HD_MemRdBuf": {
        "val": "o&",
        "sym": "Transition(a0,rnd1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*2mk;ekRJdb2mk;e",
        "sym": "Interaction(&b,c1,&rnd,c1)"
      }
    },
    "124": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "rT",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Mgjl`",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "rT",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "rT",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "$^ZZ$",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "oF4!n",
        "sym": "Transition(&a,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "t^fca",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(a0,&b)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "m;",
        "sym": "Linear((rnd0^(a0*b1))^(a1*b0))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(exp(loga1+logb0))"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[1]": {
        "val": "!~",
        "sym": "Transition((rnd0^(a0*b1))^(a1*b0),rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb0),b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear(c1)"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "$^ZZ$",
        "sym": "Transition(c1,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[2]": {
        "val": "WB",
        "sym": "Transition(a0,b2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "WB",
        "sym": "Transition(b2,a0)"
      },
      "Prev_ALU_output": {
        "val": "xE}x@",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "avu",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "xE}x@",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "avu",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemData": {
        "val": "Tm",
        "sym": "Transition(rnd1,b2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "HD_MemRdBuf": {
        "val": "Tm",
        "sym": "Transition(rnd1,b2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mOupa;*2mk;e",
        "sym": "Interaction(&table,a0,&b,c1)"
      }
    },
    "125": {
      "Reg[0]": {
        "val": "z#jl0",
        "sym": "Full(loga0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(logb2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "NCE%|",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "m$HYD",
        "sym": "Full(loga0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "oF4!n",
        "sym": "Transition(loga0,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(a0,logb2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "rT",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(&a,loga0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "rT",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(&b,logb2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "!T",
        "sym": "Transition(a0,b2)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,loga0)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb2)"
      },
      "PrevDecodePort[2]": {
        "val": "rT",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[2]": {
        "val": "W*-0`",
        "sym": "Transition(b2,loga0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(loga0,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Z~",
        "sym": "Transition(loga0,logb2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(loga0,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Z~",
        "sym": "Transition(logb2,loga0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "79Rj0",
        "sym": "Transition(logb2,b2)"
      },
      "Prev_ALU_output": {
        "val": "$^ZZ$",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "!T",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "$^ZZ$",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "!T",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "HD_MemData": {
        "val": "m$HYD",
        "sym": "Transition(b2,loga0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "HD_MemRdBuf": {
        "val": "hX",
        "sym": "Transition(b2,loga0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e!T",
        "sym": "Interaction(&table,b2,&table,a0)"
      }
    },
    "126": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "upa;*",
        "sym": "Full(logb2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "NCE%|",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "DecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W",
        "sym": "Transition(loga0,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(a0,logb2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_PipeReg1": {
        "val": "j{pE5",
        "sym": "Transition(&table,loga0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(b2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[0]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[2]": {
        "val": "M;`zn",
        "sym": "Transition(loga0,loga0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "7ass1",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Py",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Hy;2X",
        "sym": "Transition(logb2,loga0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "Z~",
        "sym": "Transition(logb2,loga0)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "m$HYD",
        "sym": "Full(loga0)"
      },
      "HD_MemData": {
        "val": "m$IIb",
        "sym": "Transition(loga0,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "HD_MemRdBuf": {
        "val": "hX",
        "sym": "Transition(loga0,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4Qo000002mk;e",
        "sym": "Interaction(loga0,logb2,&table,b2)"
      }
    },
    "127": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "N&)}~",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "hX",
        "sym": "Full(loga0+logb2)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W",
        "sym": "Transition(loga0,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "!T",
        "sym": "Transition(a0,logb2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "upa;*",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga0,loga0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[0]": {
        "val": "hX",
        "sym": "Transition(loga0,logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb2,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "HD_DecodePort[2]": {
        "val": "hX",
        "sym": "Transition(loga0,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "7ass1",
        "sym": "Transition(&rnd,loga0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "hX",
        "sym": "Transition(logb2,loga0)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "j{pE5",
        "sym": "Transition(&table,loga0+logb2)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4Qo00000hX",
        "sym": "Interaction(loga0,logb2,loga0,logb2)"
      }
    },
    "128": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0+logb2)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "OacH1",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W",
        "sym": "Transition(loga0+logb2,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "!T",
        "sym": "Transition(a0,logb2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0,loga0+logb2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "hX",
        "sym": "Transition(loga0,logb2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "HD_ALU_output": {
        "val": "eE",
        "sym": "Transition(loga0+logb2,250)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "0000000000hX",
        "sym": "Interaction(logb2,logb2,loga0,logb2)"
      }
    },
    "129": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0+logb2)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "P67Z3",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W",
        "sym": "Transition(loga0+logb2,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "H~",
        "sym": "Transition(a0,256)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2,loga0+logb2)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "`T",
        "sym": "Transition(logb2,256)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "`T",
        "sym": "Transition(logb2,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "hX",
        "sym": "Transition(logb2,loga0+logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "hX",
        "sym": "Transition(NULL,loga0+logb2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "+W",
        "sym": "Transition(rnd1,loga0+logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(rnd1,logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(logb2,256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "hX",
        "sym": "Transition(logb2,loga0+logb2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(logb2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`T",
        "sym": "Interaction(250,logb2,logb2,logb2)"
      }
    },
    "130": {
      "Reg[0]": {
        "val": "hX",
        "sym": "Full(loga0+logb2+256)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Pyzr5",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "hX",
        "sym": "Full(loga0+logb2)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "hXD",
        "sym": "Full(loga0+logb2+256)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W",
        "sym": "Transition(loga0+logb2+256,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "!T|",
        "sym": "Transition(a0,256)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2,loga0+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "eE",
        "sym": "Transition(250,loga0+logb2)"
      },
      "HD_PipeReg2": {
        "val": "009",
        "sym": "Transition(logb2,256)"
      },
      "PrevDecodePort[0]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "hXD",
        "sym": "Transition(loga0+logb2,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga0+logb2,loga0+logb2+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "hXD",
        "sym": "Transition(256,loga0+logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "j{pE5",
        "sym": "Transition(loga0+logb2+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "eE",
        "sym": "Transition(loga0+logb2+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "j{pE5",
        "sym": "Transition(&table,loga0+logb2+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "j{pE5",
        "sym": "Transition(&table,loga0+logb2)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "hX",
        "sym": "Transition(256,loga0+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "hX4Qo00961`T",
        "sym": "Interaction(loga0+logb2,256,250,logb2)"
      }
    },
    "131": {
      "Reg[0]": {
        "val": "hXD",
        "sym": "Full(loga0+logb2+256)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "QUU-7",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "hXD",
        "sym": "Full(loga0+logb2+256)"
      },
      "DecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[2]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "j{yK6",
        "sym": "Full(loga0+logb2+256)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W`",
        "sym": "Transition(loga0+logb2+256,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "!T|",
        "sym": "Transition(a0,256)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "009",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "hX",
        "sym": "Linear(loga0+logb2)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "j{pE5",
        "sym": "Transition(loga0+logb2,&table)"
      },
      "HD_PipeReg2": {
        "val": "hX",
        "sym": "Transition(256,loga0+logb2+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "hX",
        "sym": "Transition(256,loga0+logb2+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "PrevDecodePort[2]": {
        "val": "hX",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_DecodePort[2]": {
        "val": "hX",
        "sym": "Transition(loga0+logb2+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "hX",
        "sym": "Transition(loga0+logb2+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(a0,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Tm",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "+W",
        "sym": "Transition(rnd1,loga0+logb2+256)"
      },
      "Prev_ALU_output": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "2mk;e",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "hXD",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;ehXDWphX4Qo009",
        "sym": "Interaction(&table,loga0+logb2+256,loga0+logb2,256)"
      }
    },
    "132": {
      "Reg[0]": {
        "val": "hXD",
        "sym": "Full(loga0+logb2+256)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "QUU-7",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "j{yK6",
        "sym": "Full(loga0+logb2+256)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W`",
        "sym": "Transition(loga0+logb2+256,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "!T|",
        "sym": "Transition(a0,256)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "MF9",
        "sym": "Transition(loga0+logb2+256,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "j{yK6",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "(rvE8",
        "sym": "Transition(logb2,exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "!T",
        "sym": "Transition(logb2,exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;ehXD",
        "sym": "Interaction(&table,a0,&table,loga0+logb2+256)"
      }
    },
    "133": {
      "Reg[0]": {
        "val": "hXD",
        "sym": "Full(loga0+logb2+256)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "R0049",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "+W`",
        "sym": "Transition(loga0+logb2+256,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "!T|",
        "sym": "Transition(256,exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_DecodePort[0]": {
        "val": "j{yK6",
        "sym": "Transition(loga0+logb2+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[1]": {
        "val": "!T",
        "sym": "Transition(a0,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "j{yK6",
        "sym": "Transition(loga0+logb2+256,&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga0+logb2+256,loga0+logb2+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$^ZZ$",
        "sym": "Transition(&table,a0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "j{yK6",
        "sym": "Linear(loga0+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "vHt(x",
        "sym": "Transition(loga0+logb2+256,-a0)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;e!T",
        "sym": "Interaction(&table,a0,&table,a0)"
      }
    },
    "134": {
      "Reg[0]": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "RssMB",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "DecodePort[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "V*mgD",
        "sym": "Transition(-a0,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(32,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "hXD",
        "sym": "Linear(loga0+logb2+256)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "x&HtE",
        "sym": "Transition(loga0+logb2+256,-a0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "Hvj+M",
        "sym": "Transition(&table,-a0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "V*mgD",
        "sym": "Transition(rnd1,-a0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Q~&@V",
        "sym": "Transition(rnd1,&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "HD_ALU_output": {
        "val": "9{>OU",
        "sym": "Transition(-a0,32)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e!T<mO2mk;e!T",
        "sym": "Interaction(&table,a0,&table,a0)"
      }
    },
    "135": {
      "Reg[0]": {
        "val": "KL7v!",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "SONeD",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "KL7v!",
        "sym": "Full(-a0)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "DecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "V*mgD",
        "sym": "Transition(-a0>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_PipeReg1": {
        "val": "Hvj+M",
        "sym": "Transition(&table,-a0)"
      },
      "HD_PipeReg2": {
        "val": ";s",
        "sym": "Transition(a0,32)"
      },
      "PrevDecodePort[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "HD_DecodePort[0]": {
        "val": "KL7v!",
        "sym": "Transition(-a0,b2)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "Hvj+M",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "KL7v!",
        "sym": "Transition(b2,-a0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Hvj+M",
        "sym": "Transition(-a0>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "KL7v!AOHXW2mk;e!T",
        "sym": "Interaction(-a0,32,&table,a0)"
      }
    },
    "136": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "S^@wF",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "PipeReg2": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(b2&(-a0>>32))"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,b2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "!2",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "KL7v!",
        "sym": "Linear(-a0)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "KL7v!",
        "sym": "Transition(-a0,b2)"
      },
      "HD_PipeReg2": {
        "val": "-~a#r",
        "sym": "Transition(32,-a0>>32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "PrevDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Linear(-a0>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "KL7v!",
        "sym": "Transition(-a0>>32,b2)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "KL7v!",
        "sym": "Transition(b2,-a0>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_ALU_output": {
        "val": "|NsC0",
        "sym": "Transition(-a0>>32,b2&(-a0>>32))"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000|NsC0KL7v!AO",
        "sym": "Interaction(b2,-a0>>32,-a0,32)"
      }
    },
    "137": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(b2&(-a0>>32))"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Tmk?H",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b2&(-a0>>32))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a0>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a0>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b2&(-a0>>32)))"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,b2&(-a0>>32))"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2,b2&(-a0>>32))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0002M",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevPipeReg2": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_PipeReg2": {
        "val": "|NsC0",
        "sym": "Transition(-a0>>32,b2&(-a0>>32))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,b2&(-a0>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[1]": {
        "val": "AO",
        "sym": "Transition(b2,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2&(-a0>>32),b2&(-a0>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a0>>32),b2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Transition(32,b2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(b2&(-a0>>32))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(b2&(-a0>>32),-(b2&(-a0>>32)))"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "000000000000000|NsC0",
        "sym": "Interaction(b2,b2&(-a0>>32),b2,-a0>>32)"
      }
    },
    "138": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-(b2&(-a0>>32)))"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "UIG9J",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b2&(-a0>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a0>>32)))"
      },
      "DecodePort[1]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a0>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((-(b2&(-a0>>32)))>>32)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-(b2&(-a0>>32)))"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(b2&(-a0>>32))"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(b2&(-a0>>32),-(b2&(-a0>>32)))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b2&(-a0>>32))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b2,-(b2&(-a0>>32)))"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(b2&(-a0>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a0>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a0>>32),-(b2&(-a0>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": ";s",
        "sym": "Transition(32,exp(loga0+logb2))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b2&(-a0>>32)),-(b2&(-a0>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a0>>32)),b2&(-a0>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": ";s",
        "sym": "Transition(exp(loga0+logb2),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b2&(-a0>>32)))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b2&(-a0>>32)),(-(b2&(-a0>>32)))>>32)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AO",
        "sym": "Interaction(-(b2&(-a0>>32)),32,b2,b2&(-a0>>32))"
      }
    },
    "139": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a0*b2))"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "U;+RL",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((-(b2&(-a0>>32)))>>32)"
      },
      "PipeReg2": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "DecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((a0*b2))"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a0*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a0>>32)))"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a0>>32)),(a0*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b2&(-a0>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b2&(-a0>>32)),(-(b2&(-a0>>32)))>>32)"
      },
      "HD_PipeReg2": {
        "val": ";s",
        "sym": "Transition(32,exp(loga0+logb2))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a0>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(-(b2&(-a0>>32)),rnd1)"
      },
      "PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "HD_DecodePort[1]": {
        "val": "!T",
        "sym": "Transition(exp(loga0+logb2),(a0*b2))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(rnd1,-(b2&(-a0>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "!T",
        "sym": "Transition((a0*b2),exp(loga0+logb2))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((-(b2&(-a0>>32)))>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition((-(b2&(-a0>>32)))>>32,(a0*b2))"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000!T<mO00000AO",
        "sym": "Interaction((-(b2&(-a0>>32)))>>32,exp(loga0+logb2),-(b2&(-a0>>32)),32)"
      }
    },
    "140": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a0*b2))"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "VgdjN",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full((a0*b2))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a0*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((-(b2&(-a0>>32)))>>32)"
      },
      "PrevPipeReg2": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "HD_PipeReg1": {
        "val": "Tm",
        "sym": "Transition((-(b2&(-a0>>32)))>>32,rnd1)"
      },
      "HD_PipeReg2": {
        "val": "!T",
        "sym": "Transition(exp(loga0+logb2),(a0*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "HD_DecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(rnd1,(a0*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "HD_DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Transition((a0*b2),&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Transition((a0*b2),rnd1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "oF4!n",
        "sym": "Transition(rnd1,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Tm",
        "sym": "Transition(rnd1,(a0*b2))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "HD_ALU_output": {
        "val": "Tm",
        "sym": "Transition((a0*b2),rnd1^(a0*b2))"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$70000000000!T",
        "sym": "Interaction(rnd1,(a0*b2),(-(b2&(-a0>>32)))>>32,exp(loga0+logb2))"
      }
    },
    "141": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a0*b2))"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "WC8#P",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "PipeReg2": {
        "val": "z#jl0",
        "sym": "Full((a0*b2))"
      },
      "DecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a0*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_PipeReg2": {
        "val": "z#jl0",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "!T",
        "sym": "Transition((a0*b2),a0)"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "!T",
        "sym": "Transition(a0,(a0*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "HD_ALU_output": {
        "val": "oF4!n",
        "sym": "Transition(rnd1^(a0*b2),&a)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$7z#jl0Tm",
        "sym": "Interaction(rnd1,(a0*b2),rnd1,(a0*b2))"
      }
    },
    "142": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[6]": {
        "val": "!T",
        "sym": "Full(a0)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "W&!{R",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((a0*b2))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": ";2!`W",
        "sym": "Transition(32,&a)"
      },
      "Reg[6]^Reg[7]": {
        "val": "00",
        "sym": "Transition(a0,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a0*b2))"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "z#jl0",
        "sym": "Transition((a0*b2),&a)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(a0,a0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevPipeReg2": {
        "val": "z#jl0",
        "sym": "Linear((a0*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_PipeReg2": {
        "val": "Z~",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "HD_DecodePort[0]": {
        "val": ";s",
        "sym": "Transition(a0,32)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ";s",
        "sym": "Transition(32,a0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_ALU_output": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$7upa;*TmS$7z#jl0",
        "sym": "Interaction(rnd1,(a0*b2),rnd1,(a0*b2))"
      }
    },
    "143": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[6]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "XaWET",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(rnd1)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b2))"
      },
      "DecodePort[0]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "DecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": ";2!`W",
        "sym": "Transition(32,&a)"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(&b,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[6]": {
        "val": "!T",
        "sym": "Linear(a0)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[6]": {
        "val": "avuO7",
        "sym": "Transition(a0,&b)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((a0*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd1,rnd1)"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": ";s",
        "sym": "Transition(32,exp(loga0+logb2))"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ";s",
        "sym": "Transition(exp(loga0+logb2),32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(&a,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$72mk;eTmS$7upa;*",
        "sym": "Interaction(rnd1,(a0*b2),rnd1,(a0*b2))"
      }
    },
    "144": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[6]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Y61WV",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b2))"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "$R7Y8",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "$R7Y8",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(&b,exp(loga0+logb2))"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[6]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(rnd1)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b2))"
      },
      "HD_PipeReg1": {
        "val": "oF4!n",
        "sym": "Transition(rnd1,&a)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "HD_DecodePort[0]": {
        "val": "J^%mz",
        "sym": "Transition(exp(loga0+logb2),-a0>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "J^%mz",
        "sym": "Transition(-a0>>32,exp(loga0+logb2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "z#j",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "j{yK6",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "M;-",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),exp(loga0+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "z#jl02mk;eTmS$72mk;e",
        "sym": "Interaction(&a,(a0*b2),rnd1,(a0*b2))"
      }
    },
    "145": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(-a0>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[6]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[7]": {
        "val": "!T",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "YytoX",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a0*b2))"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "!T",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(-a0>>32,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "Reg[6]^Reg[7]": {
        "val": "avuO7",
        "sym": "Transition(&b,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[6]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(exp(loga0+logb2))"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,-a0>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(exp(loga0+logb2),a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b2))"
      },
      "HD_PipeReg1": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a0*b2),(a0*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "Kj8o0",
        "sym": "Transition(-a0>>32,&a)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "!T",
        "sym": "Transition(NULL,a2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Kj8o0",
        "sym": "Transition(&a,-a0>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "!T",
        "sym": "Transition(rnd1,a2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "$R7Y8",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "cm",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "$R7Y8",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "cm",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "(rvfG",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemData": {
        "val": "(rvfG",
        "sym": "Transition(exp(loga0+logb2),a2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "!T",
        "sym": "Full(exp(loga0+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "!T",
        "sym": "Transition(exp(loga0+logb2),a2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*2mk;ez#jl02mk;e",
        "sym": "Interaction(&b,(a0*b2),&a,(a0*b2))"
      }
    },
    "146": {
      "Reg[0]": {
        "val": "|NsC0",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[6]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ZUO)Z",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "|NsC0",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "|NsC0",
        "sym": "Linear(b0)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "qyPW^",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "$R7",
        "sym": "Transition(&table,&a)"
      },
      "Reg[6]^Reg[7]": {
        "val": "upa;*",
        "sym": "Transition(&b,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a0>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[6]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[7]": {
        "val": "!T",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-a0>>32,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[7]": {
        "val": "!T",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a0*b2))"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "2mk;e",
        "sym": "Transition((a0*b2),a2)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&a,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "!T",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[2]": {
        "val": "J^%mz",
        "sym": "Transition(a2,b0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,&a)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "J^%mz",
        "sym": "Transition(b0,a2)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "upa;*",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "xE}",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "HD_MemData": {
        "val": "L;",
        "sym": "Transition(a2,b0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "HD_MemRdBuf": {
        "val": "L;",
        "sym": "Transition(a2,b0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e00000upa;*2mk;e",
        "sym": "Interaction(&table,a2,&b,(a0*b2))"
      }
    },
    "147": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "z#jl0",
        "sym": "Full(loga2)"
      },
      "Reg[6]": {
        "val": "upa;*",
        "sym": "Full(logb0)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Z~_1b",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "ALU_output": {
        "val": "OaK5N",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(loga2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "$R7",
        "sym": "Transition(&table,loga2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "upa;*",
        "sym": "Transition(logb0,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "|NsC0",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[6]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "yZ`_H",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&a,loga2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(&b,logb0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "L;",
        "sym": "Transition(a2,b0)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(&b,loga2)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb0)"
      },
      "PrevDecodePort[2]": {
        "val": "|NsC0",
        "sym": "Linear(b0)"
      },
      "HD_DecodePort[2]": {
        "val": "Kj8o0",
        "sym": "Transition(b0,loga2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Z~",
        "sym": "Transition(loga2,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "Z~",
        "sym": "Transition(loga2,logb0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "$R7",
        "sym": "Transition(loga2,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Z~",
        "sym": "Transition(logb0,loga2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "PvHOG",
        "sym": "Transition(logb0,b0)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "L;",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "L;",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "HD_MemData": {
        "val": "L;x89",
        "sym": "Transition(b0,loga2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "HD_MemRdBuf": {
        "val": "L;",
        "sym": "Transition(b0,loga2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eL;wH)2mk;e",
        "sym": "Interaction(&table,b0,&table,a2)"
      }
    },
    "148": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[6]": {
        "val": "upa;*",
        "sym": "Full(logb0)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "Z~_1b",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "OaK5N",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "upa;*",
        "sym": "Transition(logb0,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "PrevReg[6]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "z#jl0",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2)"
      },
      "HD_PipeReg2": {
        "val": "as",
        "sym": "Transition(b0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[0]": {
        "val": "z#jl0",
        "sym": "Transition(loga2,loga2)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[2]": {
        "val": "z#jl0",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,loga2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Py",
        "sym": "Transition(&rnd,loga2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "_#Xfu",
        "sym": "Transition(a1,logb0)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "_#Xfu",
        "sym": "Transition(a1,logb0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,loga2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "z#jl0",
        "sym": "Transition(a2,loga2)"
      },
      "Prev_ALU_output": {
        "val": "OaK5N",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(loga2)"
      },
      "HD_MemData": {
        "val": "Hqh6V",
        "sym": "Transition(loga2,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "HD_MemRdBuf": {
        "val": "HU",
        "sym": "Transition(loga2,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000HUIzs2mk;eL;",
        "sym": "Interaction(loga2,logb0,&table,b0)"
      }
    },
    "149": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[6]": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "asmJd",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "HU",
        "sym": "Full(loga2+logb0)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "HU",
        "sym": "Transition(logb0,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevReg[6]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_Reg[6]": {
        "val": "h93YR",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[0]": {
        "val": "HU",
        "sym": "Transition(loga2,logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb0,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "rXK(x",
        "sym": "Transition(&rnd,logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Transition(&rnd,loga2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "NB",
        "sym": "Transition(a1,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "_#Xfu",
        "sym": "Transition(a1,logb0)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,loga2)"
      },
      "Prev_ALU_output": {
        "val": "OaK5N",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "dH?_*",
        "sym": "Transition(&table,loga2+logb0)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000HUIzs00000HU",
        "sym": "Interaction(loga2,logb0,loga2,logb0)"
      }
    },
    "150": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "HU",
        "sym": "Full(loga2+logb0)"
      },
      "Reg[6]": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "bOHbf",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^%n9",
        "sym": "Transition(&table,loga2+logb0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "HU",
        "sym": "Transition(logb0,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevReg[6]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "HU",
        "sym": "Transition(loga2,loga2+logb0)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "HU",
        "sym": "Transition(loga2,logb0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a1,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a1,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "HD_ALU_output": {
        "val": "%m",
        "sym": "Transition(loga2+logb0,250)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "HUIzsHUIzs00000HU",
        "sym": "Interaction(logb0,logb0,loga2,logb0)"
      }
    },
    "151": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "HU",
        "sym": "Full(loga2+logb0)"
      },
      "Reg[6]": {
        "val": "`T",
        "sym": "Full(256)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "b^-th",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "DecodePort[0]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "DecodePort[2]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^%n9",
        "sym": "Transition(&table,loga2+logb0)"
      },
      "Reg[6]^Reg[7]": {
        "val": "`T",
        "sym": "Transition(256,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "PrevReg[6]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(loga2+logb0,loga2+logb0)"
      },
      "HD_Reg[6]": {
        "val": "%m",
        "sym": "Transition(logb0,256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "%m",
        "sym": "Transition(logb0,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb0,loga2+logb0)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,256)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "HU",
        "sym": "Transition(NULL,loga2+logb0)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "Y5",
        "sym": "Transition(rnd1^(a0*b2),loga2+logb0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Y5",
        "sym": "Transition(rnd1^(a0*b2),logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(a1,256)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a1,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "HU",
        "sym": "Transition(a2,loga2+logb0)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`HUIzsHUIzsHU",
        "sym": "Interaction(250,logb0,logb0,logb0)"
      }
    },
    "152": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "HU",
        "sym": "Full(loga2+logb0+256)"
      },
      "Reg[6]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "cme<j",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "HU",
        "sym": "Full(loga2+logb0)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "HUR",
        "sym": "Full(loga2+logb0+256)"
      },
      "MemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^%n9",
        "sym": "Transition(&table,loga2+logb0+256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "009",
        "sym": "Transition(256,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "PrevReg[6]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(loga2+logb0,loga2+logb0+256)"
      },
      "HD_Reg[6]": {
        "val": "`T+",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "HU",
        "sym": "Linear(logb0)"
      },
      "HD_PipeReg1": {
        "val": "%m",
        "sym": "Transition(250,loga2+logb0)"
      },
      "HD_PipeReg2": {
        "val": "HUR",
        "sym": "Transition(logb0,256)"
      },
      "PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "HD_DecodePort[0]": {
        "val": "HUR",
        "sym": "Transition(loga2+logb0,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(256,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb0,loga2+logb0+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "HUR",
        "sym": "Transition(256,loga2+logb0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "J^%n9",
        "sym": "Transition(loga2+logb0+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "%m",
        "sym": "Transition(loga2+logb0+256,256)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "J^%n9",
        "sym": "Transition(&table,loga2+logb0+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "J^%n9",
        "sym": "Transition(&table,loga2+logb0)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "HU",
        "sym": "Transition(256,loga2+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "HUIzs00961`Tzg`HU",
        "sym": "Interaction(loga2+logb0,256,250,logb0)"
      }
    },
    "153": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "HUR",
        "sym": "Full(loga2+logb0+256)"
      },
      "Reg[6]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "dIA6l",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "HUR",
        "sym": "Full(loga2+logb0+256)"
      },
      "DecodePort[0]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "J^=tA",
        "sym": "Full(loga2+logb0+256)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^=tA",
        "sym": "Transition(&table,loga2+logb0+256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "009",
        "sym": "Transition(256,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0+256)"
      },
      "PrevReg[6]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "009",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "HU",
        "sym": "Linear(loga2+logb0)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "J^%n9",
        "sym": "Transition(loga2+logb0,&table)"
      },
      "HD_PipeReg2": {
        "val": "HU",
        "sym": "Transition(256,loga2+logb0+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "HU",
        "sym": "Transition(256,loga2+logb0+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "PrevDecodePort[2]": {
        "val": "HU",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_DecodePort[2]": {
        "val": "HU",
        "sym": "Transition(loga2+logb0+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "HU",
        "sym": "Transition(loga2+logb0+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(a2,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "Tm",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "Y5",
        "sym": "Transition(rnd1^(a0*b2),loga2+logb0+256)"
      },
      "Prev_ALU_output": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "2mk;e",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "OaK5N",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "asd",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb0,logb0)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eHUR(tHUIzs009",
        "sym": "Interaction(&table,loga2+logb0+256,loga2+logb0,256)"
      }
    },
    "154": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "HUR",
        "sym": "Full(loga2+logb0+256)"
      },
      "Reg[6]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "dIA6l",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "J^=tA",
        "sym": "Full(loga2+logb0+256)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^=tA",
        "sym": "Transition(&table,loga2+logb0+256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "009",
        "sym": "Transition(256,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "PrevReg[6]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "HUR",
        "sym": "Transition(loga2+logb0+256,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "asd",
        "sym": "Transition(b0,loga2+logb0+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "asd",
        "sym": "Transition(b0,loga2+logb0+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "J^=tA",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "Hqg$L",
        "sym": "Full(logb0)"
      },
      "HD_MemData": {
        "val": "BJ7G-",
        "sym": "Transition(logb0,exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "HU",
        "sym": "Full(logb0)"
      },
      "HD_MemRdBuf": {
        "val": "as",
        "sym": "Transition(logb0,exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;eHUR",
        "sym": "Interaction(&table,a2,&table,loga2+logb0+256)"
      }
    },
    "155": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "HUR",
        "sym": "Full(loga2+logb0+256)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "d;$On",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "J^=tA",
        "sym": "Transition(&table,loga2+logb0+256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "PrevReg[6]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(loga2+logb0+256,loga2+logb0+256)"
      },
      "HD_Reg[6]": {
        "val": "L;(",
        "sym": "Transition(256,exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_DecodePort[0]": {
        "val": "J^=tA",
        "sym": "Transition(loga2+logb0+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "OaK5N",
        "sym": "Transition(b0,&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "asd",
        "sym": "Transition(b0,loga2+logb0+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "J^=tA",
        "sym": "Linear(loga2+logb0+256)"
      },
      "HD_ALU_output": {
        "val": "J^=tA",
        "sym": "Transition(loga2+logb0+256,-a2)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,a2,&table,a2)"
      }
    },
    "156": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "egXgp",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(32,-a2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "HUR",
        "sym": "Linear(loga2+logb0+256)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[5]": {
        "val": "HUR",
        "sym": "Transition(loga2+logb0+256,-a2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Transition(&table,-a2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "Tm",
        "sym": "Transition(rnd1^(a0*b2),-a2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Q~&@V",
        "sym": "Transition(rnd1^(a0*b2),&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(-a2,32)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,a2,&table,a2)"
      }
    },
    "157": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "fC2yr",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0,rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(&table,-a2)"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(a2,32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "HD_DecodePort[0]": {
        "val": "L;",
        "sym": "Transition(-a2,b0)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Transition(b0,-a2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(-a2>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AOHXW2mk;e",
        "sym": "Interaction(-a2,32,&table,a2)"
      }
    },
    "158": {
      "Reg[0]": {
        "val": "L;",
        "sym": "Full(b0&(-a2>>32))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "f&u^t",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "DecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(b0&(-a2>>32))"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "7y",
        "sym": "Transition(b0&(-a2>>32),rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0,b0&(-a2>>32))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "L;",
        "sym": "Transition(-a2,b0)"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0,b0&(-a2>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "L;",
        "sym": "Transition(-a2>>32,b0&(-a2>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),b0&(-a2>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),b0)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),b0&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "L;",
        "sym": "Transition(b0&(-a2>>32),-a2>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-a2>>32,b0&(-a2>>32))"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "L;wH)0000000000AO",
        "sym": "Interaction(b0,-a2>>32,-a2,32)"
      }
    },
    "159": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(b0&(-a2>>32))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "gaQBv",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "L;",
        "sym": "Full(b0)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b0&(-a2>>32))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b0&(-a2>>32)))"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(b0&(-a2>>32),rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "L;",
        "sym": "Transition(b0&(-a2>>32),b0&(-a2>>32))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b0,b0)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(-a2>>32,b0&(-a2>>32))"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "L;",
        "sym": "Transition(b0&(-a2>>32),b0&(-a2>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "WB",
        "sym": "Transition(b0&(-a2>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),b0&(-a2>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Transition(b0&(-a2>>32),b0&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "WB",
        "sym": "Transition(32,b0&(-a2>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),-(b0&(-a2>>32)))"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "L;wH)00000L;",
        "sym": "Interaction(b0,b0&(-a2>>32),b0,-a2>>32)"
      }
    },
    "160": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-(b0&(-a2>>32)))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(rnd1^(a0*b2))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "h5`Tx",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b0&(-a2>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32)))"
      },
      "DecodePort[1]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b0&(-a2>>32))>>32)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(-(b0&(-a2>>32)),rnd1^(a0*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),-(b0&(-a2>>32)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),rnd1^(a0*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "L;",
        "sym": "Linear(b0)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "HD_PipeReg1": {
        "val": "L;",
        "sym": "Transition(b0,-(b0&(-a2>>32)))"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(b0&(-a2>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b0&(-a2>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b0&(-a2>>32),-(b0&(-a2>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "WB",
        "sym": "Transition(32,exp(loga2+logb0))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32)),b0&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "WB",
        "sym": "Transition(exp(loga2+logb0),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32)))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AOHXWL;",
        "sym": "Interaction(-(b0&(-a2>>32)),32,b0,b0&(-a2>>32))"
      }
    },
    "161": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full(-(b0&(-a2>>32))>>32)"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "hynlz",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b0&(-a2>>32))>>32)"
      },
      "PipeReg2": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32))>>32)"
      },
      "DecodePort[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32))>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((a2*b0))"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(-(b0&(-a2>>32))>>32,(rnd1^(a0*b2)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32)))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),(rnd1^(a0*b2)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)"
      },
      "HD_PipeReg2": {
        "val": "WB",
        "sym": "Transition(32,exp(loga2+logb0))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32)),-(b0&(-a2>>32))>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "HD_DecodePort[1]": {
        "val": "7y",
        "sym": "Transition(exp(loga2+logb0),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32))>>32,-(b0&(-a2>>32))>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32))>>32,-(b0&(-a2>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "7y",
        "sym": "Transition((rnd1^(a0*b2)),exp(loga2+logb0))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32))>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32))>>32,(a2*b0))"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000L;wH)00000AO",
        "sym": "Interaction(-(b0&(-a2>>32))>>32,exp(loga2+logb0),-(b0&(-a2>>32)),32)"
      }
    },
    "162": {
      "Reg[0]": {
        "val": "00",
        "sym": "Full((a2*b0))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "iUI%#",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((a2*b0))"
      },
      "PipeReg2": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition((a2*b0),(rnd1^(a0*b2)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32))>>32)"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32))>>32,(a2*b0))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32))>>32)"
      },
      "PrevPipeReg2": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32))>>32,(a2*b0))"
      },
      "HD_PipeReg2": {
        "val": "7y",
        "sym": "Transition(exp(loga2+logb0),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b0&(-a2>>32))>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b0&(-a2>>32))>>32,-a2>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_DecodePort[1]": {
        "val": ">>mIi",
        "sym": "Transition((rnd1^(a0*b2)),&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-(b0&(-a2>>32))>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "AO",
        "sym": "Transition(&rnd,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "%pU+C",
        "sym": "Transition(&rnd,(rnd1^(a0*b2)))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((a2*b0))"
      },
      "HD_ALU_output": {
        "val": "Tm",
        "sym": "Transition((a2*b0),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000TmS$700000L;",
        "sym": "Interaction((a2*b0),(rnd1^(a0*b2)),-(b0&(-a2>>32))>>32,exp(loga2+logb0))"
      }
    },
    "163": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "i~;}%",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((a2*b0))"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "00",
        "sym": "Linear((a2*b0))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "Tm",
        "sym": "Transition((a2*b0),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((a2*b0))"
      },
      "PrevPipeReg2": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition((a2*b0),(a2*b0))"
      },
      "HD_PipeReg2": {
        "val": ">>mIi",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "AO",
        "sym": "Transition(-a2>>32,32)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_ALU_output": {
        "val": ">>mIi",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),&b)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000upa;*00000Tm",
        "sym": "Interaction((a2*b0),(rnd1^(a0*b2)),(a2*b0),(rnd1^(a0*b2)))"
      }
    },
    "164": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "jsgG(",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((a2*b0))"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "DecodePort[0]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "DecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "kRJdb",
        "sym": "Transition(32,&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "upa;*",
        "sym": "Transition(-a2>>32,&b)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((a2*b0))"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition((a2*b0),(a2*b0))"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "WB",
        "sym": "Transition(32,exp(loga2+logb0))"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "m>&",
        "sym": "Transition(&table,&rnd)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "WB",
        "sym": "Transition(exp(loga2+logb0),32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "m>&",
        "sym": "Transition(&rnd,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "000002mk;e00000upa;*",
        "sym": "Interaction((a2*b0),(rnd1^(a0*b2)),(a2*b0),(rnd1^(a0*b2)))"
      }
    },
    "165": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "kOBY*",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "DecodePort[0]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "m>&Qj",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((a2*b0))"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_PipeReg1": {
        "val": "kRJdb",
        "sym": "Transition((a2*b0),&rnd)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[0]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "HD_DecodePort[0]": {
        "val": "7y",
        "sym": "Transition(exp(loga2+logb0),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "HD_DecodePort[1]": {
        "val": "AO",
        "sym": "Transition(&rnd,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "7y",
        "sym": "Transition((rnd1^(a0*b2)),exp(loga2+logb0))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Transition(&b,&rnd)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "kRJ",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "J^=tA",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "rXB",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "kRJdb2mk;e000002mk;e",
        "sym": "Interaction(&rnd,(rnd1^(a0*b2)),(a2*b0),(rnd1^(a0*b2)))"
      }
    },
    "166": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "k^%q-",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((rnd1^(a0*b2)))"
      },
      "DecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(rnd1^(a0*b2))"
      },
      "ALU_output": {
        "val": "xE}x@",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "xE}x@",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(rnd1^(a0*b2)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "L;",
        "sym": "Transition(exp(loga2+logb0),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb0),exp(loga2+logb0))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_PipeReg1": {
        "val": "AO",
        "sym": "Transition(&rnd,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),(rnd1^(a0*b2)))"
      },
      "PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_DecodePort[0]": {
        "val": "%pU+C",
        "sym": "Transition((rnd1^(a0*b2)),&rnd)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "NB",
        "sym": "Transition(NULL,a1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "%pU+C",
        "sym": "Transition(&rnd,(rnd1^(a0*b2)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "NB",
        "sym": "Transition(rnd1^(a0*b2),a1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(rnd1^(a0*b2),NULL)"
      },
      "Prev_ALU_output": {
        "val": "m>&Qj",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "m>&Qj",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "AO",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6g))C",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemData": {
        "val": "4?IN7",
        "sym": "Transition(exp(loga2+logb0),rnd2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "L;",
        "sym": "Full(exp(loga2+logb0))"
      },
      "HD_MemRdBuf": {
        "val": "Uj",
        "sym": "Transition(exp(loga2+logb0),rnd2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*2mk;ekRJdb2mk;e",
        "sym": "Interaction(&b,(rnd1^(a0*b2)),&rnd,(rnd1^(a0*b2)))"
      }
    },
    "167": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "Tm",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(&rnd)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "lmY+<",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "Tm",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "Tm",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "PyhfR",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "PyhfR",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(&rnd,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "L;",
        "sym": "Linear(exp(loga2+logb0))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((rnd1^(a0*b2)),b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,&rnd)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[6]": {
        "val": "Uj",
        "sym": "Transition(exp(loga2+logb0),rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((rnd1^(a0*b2)))"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "KmY(B",
        "sym": "Transition((rnd1^(a0*b2)),a1)"
      },
      "PrevDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "HD_DecodePort[0]": {
        "val": "AO",
        "sym": "Transition(&rnd,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[2]": {
        "val": "6a",
        "sym": "Transition(a1,b2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Transition(&b,&rnd)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "6a",
        "sym": "Transition(b2,a1)"
      },
      "Prev_ALU_output": {
        "val": "xE}x@",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "=pO",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "xE}x@",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "=pO",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemData": {
        "val": "8v",
        "sym": "Transition(rnd2,b2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "HD_MemRdBuf": {
        "val": "8v",
        "sym": "Transition(rnd2,b2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;upa;*2mk;e",
        "sym": "Interaction(&table,a1,&b,(rnd1^(a0*b2)))"
      }
    },
    "168": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "kRJdb",
        "sym": "Full(loga1)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(logb2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "mI43>",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "DecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "DecodePort[2]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "6I{~q",
        "sym": "Full(loga1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*dG8O",
        "sym": "Transition(loga1,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "xE}",
        "sym": "Transition(&table,logb2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "Tm",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(&rnd)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "Tm",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&rnd,loga1)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(&b,logb2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "NB",
        "sym": "Transition(a1,b2)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "AO",
        "sym": "Transition(&b,loga1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb2)"
      },
      "PrevDecodePort[2]": {
        "val": "Tm",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[2]": {
        "val": "%pU+C",
        "sym": "Transition(b2,loga1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Transition(loga1,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "AO",
        "sym": "Transition(loga1,logb2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "m>&",
        "sym": "Transition(loga1,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "AO",
        "sym": "Transition(logb2,loga1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": ">>mIi",
        "sym": "Transition(logb2,b2)"
      },
      "Prev_ALU_output": {
        "val": "PyhfR",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "SO",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "PyhfR",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "SO",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "HD_MemData": {
        "val": "6I{~q",
        "sym": "Transition(b2,loga1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "HD_MemRdBuf": {
        "val": "69",
        "sym": "Transition(b2,loga1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;eNB",
        "sym": "Interaction(&table,b2,&table,a1)"
      }
    },
    "169": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "upa;*",
        "sym": "Full(logb2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "mI43>",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "DecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TL",
        "sym": "Transition(loga1,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "xE}",
        "sym": "Transition(&table,logb2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "gC77O",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_PipeReg1": {
        "val": "8vp<x",
        "sym": "Transition(&table,loga1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(b2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[0]": {
        "val": "gC77O",
        "sym": "Transition(loga1,loga1)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[2]": {
        "val": "kRJdb",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[2]": {
        "val": "gC77O",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "gC77O",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "upa;*",
        "sym": "Transition(a2,logb2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(a2,logb2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "69",
        "sym": "Transition(a2,loga1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "kRJdb",
        "sym": "Transition(a2,loga1)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "6I{~q",
        "sym": "Full(loga1)"
      },
      "HD_MemData": {
        "val": "6I{#i",
        "sym": "Transition(loga1,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "HD_MemRdBuf": {
        "val": "69",
        "sym": "Transition(loga1,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951J000002mk;e",
        "sym": "Interaction(loga1,logb2,&table,b2)"
      }
    },
    "170": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "m;wL@",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "69",
        "sym": "Full(loga1+logb2)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TL",
        "sym": "Transition(loga1,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,logb2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "upa;*",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[0]": {
        "val": "69",
        "sym": "Transition(loga1,logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb2,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "HD_DecodePort[2]": {
        "val": "69",
        "sym": "Transition(loga1,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "69",
        "sym": "Transition(loga1,logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1,loga1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(a2,logb2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "69",
        "sym": "Transition(a2,loga1)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "8vp<x",
        "sym": "Transition(&table,loga1+logb2)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951J0000069",
        "sym": "Interaction(loga1,logb2,loga1,logb2)"
      }
    },
    "171": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69",
        "sym": "Full(loga1+logb2)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ngRd_",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TL",
        "sym": "Transition(loga1+logb2,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,logb2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga1,loga1+logb2)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "69",
        "sym": "Transition(loga1,logb2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "HD_ALU_output": {
        "val": "=>",
        "sym": "Transition(loga1+logb2,250)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "000000000069",
        "sym": "Interaction(logb2,logb2,loga1,logb2)"
      }
    },
    "172": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69",
        "sym": "Full(loga1+logb2)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "oB{v{",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "DecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "DecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TL",
        "sym": "Transition(loga1+logb2,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "@&EuJ",
        "sym": "Transition(&table,250)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb2,loga1+logb2)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "`T",
        "sym": "Transition(logb2,250)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "`T",
        "sym": "Transition(logb2,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "69",
        "sym": "Transition(logb2,loga1+logb2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,250)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "69",
        "sym": "Transition(NULL,loga1+logb2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "69",
        "sym": "Transition(b2,loga1+logb2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(a2,250)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "69",
        "sym": "Transition(a2,loga1+logb2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`T",
        "sym": "Interaction(250,logb2,logb2,logb2)"
      }
    },
    "173": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69",
        "sym": "Full(loga1+logb2+256)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "o&o>}",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "69",
        "sym": "Full(loga1+logb2)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "69",
        "sym": "Linear(loga1+logb2+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "69E",
        "sym": "Full(loga1+logb2+256)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TL",
        "sym": "Transition(loga1+logb2+256,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mt^f",
        "sym": "Transition(&table,256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb2,loga1+logb2+256)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(logb2)"
      },
      "HD_PipeReg1": {
        "val": "=>",
        "sym": "Transition(250,loga1+logb2)"
      },
      "HD_PipeReg2": {
        "val": "009",
        "sym": "Transition(logb2,256)"
      },
      "PrevDecodePort[0]": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "HD_DecodePort[0]": {
        "val": "69E",
        "sym": "Transition(loga1+logb2,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(250,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb2,loga1+logb2+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "69E",
        "sym": "Transition(256,loga1+logb2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "8vp<x",
        "sym": "Transition(loga1+logb2+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "=>",
        "sym": "Transition(loga1+logb2+256,250)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "8vp<x",
        "sym": "Transition(&table,loga1+logb2+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "8vp<x",
        "sym": "Transition(&table,loga1+logb2)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "69",
        "sym": "Transition(256,loga1+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "6951J00961`T",
        "sym": "Interaction(loga1+logb2,256,250,logb2)"
      }
    },
    "174": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69E",
        "sym": "Full(loga1+logb2+256)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "paK90",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "69E",
        "sym": "Full(loga1+logb2+256)"
      },
      "DecodePort[0]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "8vy_y",
        "sym": "Full(loga1+logb2+256)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TLA",
        "sym": "Transition(loga1+logb2+256,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mt^f",
        "sym": "Transition(&table,256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2+256)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "009",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "69",
        "sym": "Linear(loga1+logb2)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "8vp<x",
        "sym": "Transition(loga1+logb2,&table)"
      },
      "HD_PipeReg2": {
        "val": "69",
        "sym": "Transition(256,loga1+logb2+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "69",
        "sym": "Transition(256,loga1+logb2+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(&table,a1)"
      },
      "PrevDecodePort[2]": {
        "val": "69",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_DecodePort[2]": {
        "val": "69",
        "sym": "Transition(loga1+logb2+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "69",
        "sym": "Transition(loga1+logb2+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(a1,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "69",
        "sym": "Transition(b2,loga1+logb2+256)"
      },
      "Prev_ALU_output": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "2mk;e",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "69E",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb2,logb2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e69E7K6951J009",
        "sym": "Interaction(&table,loga1+logb2+256,loga1+logb2,256)"
      }
    },
    "175": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69E",
        "sym": "Full(loga1+logb2+256)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "paK90",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "8vy_y",
        "sym": "Full(loga1+logb2+256)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TLA",
        "sym": "Transition(loga1+logb2+256,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mt^f",
        "sym": "Transition(&table,256)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "TLA",
        "sym": "Transition(loga1+logb2+256,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "PXP",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga1+logb2+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "PXP",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga1+logb2+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "KmY(B",
        "sym": "Transition(&table,a1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(&table,a1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "8vy_y",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(logb2)"
      },
      "HD_MemData": {
        "val": "U*RE1",
        "sym": "Transition(logb2,exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(logb2)"
      },
      "HD_MemRdBuf": {
        "val": "NB",
        "sym": "Transition(logb2,exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;e69E",
        "sym": "Interaction(&table,a1,&table,loga1+logb2+256)"
      }
    },
    "176": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "69E",
        "sym": "Full(loga1+logb2+256)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "q5=R2",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "TLA",
        "sym": "Transition(loga1+logb2+256,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "KmY(B",
        "sym": "Transition(&table,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga1+logb2+256,loga1+logb2+256)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "NC5",
        "sym": "Transition(256,exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_DecodePort[0]": {
        "val": "8vy_y",
        "sym": "Transition(loga1+logb2+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[1]": {
        "val": "NB",
        "sym": "Transition(a1,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "Q~&@V",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "PXP",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga1+logb2+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "KmY(B",
        "sym": "Transition(&table,a1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "8vy_y",
        "sym": "Linear(loga1+logb2+256)"
      },
      "HD_ALU_output": {
        "val": "qyGQj",
        "sym": "Transition(loga1+logb2+256,-a1)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNB",
        "sym": "Interaction(&table,a1,&table,a1)"
      }
    },
    "177": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "qyhj4",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "DecodePort[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "@c;k+",
        "sym": "Transition(-a1,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "KmY(B",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "69E",
        "sym": "Linear(loga1+logb2+256)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "tN#E0",
        "sym": "Transition(loga1+logb2+256,-a1)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "u>b$x",
        "sym": "Transition(&table,-a1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "xc~qE",
        "sym": "Transition(b2,-a1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Transition(b2,&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "HD_ALU_output": {
        "val": "nE(I(",
        "sym": "Transition(-a1,32)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;eNB{r;2mk;eNB",
        "sym": "Interaction(&table,a1,&table,a1)"
      }
    },
    "178": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "Reg[2]": {
        "val": "xc~qE",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "rUC#6",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "xc~qE",
        "sym": "Full(-a1)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "DecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2)"
      },
      "Reg[2]^Reg[3]": {
        "val": "@c;k+",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a1,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_PipeReg1": {
        "val": "u>b$x",
        "sym": "Transition(&table,-a1)"
      },
      "HD_PipeReg2": {
        "val": "Xa",
        "sym": "Transition(a1,32)"
      },
      "PrevDecodePort[0]": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "HD_DecodePort[0]": {
        "val": "xc~qE",
        "sym": "Transition(-a1,b2)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "u>b$x",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "xc~qE",
        "sym": "Transition(b2,-a1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "u>b$x",
        "sym": "Transition(-a1>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "xc~qEAOHXW2mk;eNB",
        "sym": "Interaction(-a1,32,&table,a1)"
      }
    },
    "179": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2&(-a1>>32))"
      },
      "Reg[2]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "r~&{8",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "PipeReg2": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(b2&(-a1>>32))"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2&(-a1>>32))"
      },
      "Reg[2]^Reg[3]": {
        "val": "xBvhD",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevReg[2]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2,b2&(-a1>>32))"
      },
      "HD_Reg[2]": {
        "val": "M*",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "xc~qE",
        "sym": "Linear(-a1)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "xc~qE",
        "sym": "Transition(-a1,b2)"
      },
      "HD_PipeReg2": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2,b2&(-a1>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Linear(-a1>>32)"
      },
      "HD_DecodePort[1]": {
        "val": "xc~qE",
        "sym": "Transition(-a1>>32,b2&(-a1>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2&(-a1>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xc~qE",
        "sym": "Transition(b2&(-a1>>32),-a1>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_ALU_output": {
        "val": "|NsC0",
        "sym": "Transition(-a1>>32,b2&(-a1>>32))"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000|NsC0xc~qEAO",
        "sym": "Interaction(b2,-a1>>32,-a1,32)"
      }
    },
    "180": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b2&(-a1>>32))"
      },
      "Reg[2]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "ssaEA",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(b2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b2&(-a1>>32))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b2&(-a1>>32)))"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b2&(-a1>>32))"
      },
      "Reg[2]^Reg[3]": {
        "val": "xBvhD",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "PrevReg[2]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2&(-a1>>32))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001h",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0002M",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevPipeReg2": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b2,b2)"
      },
      "HD_PipeReg2": {
        "val": "|NsC0",
        "sym": "Transition(-a1>>32,b2&(-a1>>32))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2&(-a1>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "AO",
        "sym": "Transition(b2&(-a1>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2&(-a1>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),b2&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Transition(32,b2&(-a1>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),-(b2&(-a1>>32)))"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "000000000000000|NsC0",
        "sym": "Interaction(b2,b2&(-a1>>32),b2,-a1>>32)"
      }
    },
    "181": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(-(b2&(-a1>>32)))"
      },
      "Reg[2]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "tO5WC",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b2&(-a1>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a1>>32)))"
      },
      "DecodePort[1]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a1>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((-(b2&(-a1>>32)))>>32)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),-(b2&(-a1>>32)))"
      },
      "Reg[2]^Reg[3]": {
        "val": "xBvhD",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "PrevReg[2]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),-(b2&(-a1>>32)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b2,-(b2&(-a1>>32)))"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(b2&(-a1>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b2&(-a1>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b2&(-a1>>32),-(b2&(-a1>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b2&(-a1>>32)),-(b2&(-a1>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a1>>32)),b2&(-a1>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Xa",
        "sym": "Transition(exp(loga1+logb2),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b2&(-a1>>32)))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b2&(-a1>>32)),(-(b2&(-a1>>32)))>>32)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AO",
        "sym": "Interaction(-(b2&(-a1>>32)),32,b2,b2&(-a1>>32))"
      }
    },
    "182": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "t^xoE",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((-(b2&(-a1>>32)))>>32)"
      },
      "PipeReg2": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "DecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "xBvhD",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a1>>32)))"
      },
      "PrevReg[2]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(-(b2&(-a1>>32)),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b2&(-a1>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b2&(-a1>>32)),(-(b2&(-a1>>32)))>>32)"
      },
      "HD_PipeReg2": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b2&(-a1>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "8v",
        "sym": "Transition(-(b2&(-a1>>32)),rnd2)"
      },
      "PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "HD_DecodePort[1]": {
        "val": "NB",
        "sym": "Transition(exp(loga1+logb2),(a1*b2))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "8v",
        "sym": "Transition(rnd2,-(b2&(-a1>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "NB",
        "sym": "Transition((a1*b2),exp(loga1+logb2))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((-(b2&(-a1>>32)))>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition((-(b2&(-a1>>32)))>>32,(a1*b2))"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000NB{r;00000AO",
        "sym": "Interaction((-(b2&(-a1>>32)))>>32,exp(loga1+logb2),-(b2&(-a1>>32)),32)"
      }
    },
    "183": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "umS)G",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "DecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "xBvhD",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2,a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((-(b2&(-a1>>32)))>>32)"
      },
      "PrevPipeReg2": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "HD_PipeReg1": {
        "val": "8v",
        "sym": "Transition((-(b2&(-a1>>32)))>>32,rnd2)"
      },
      "HD_PipeReg2": {
        "val": "NB",
        "sym": "Transition(exp(loga1+logb2),(a1*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "HD_DecodePort[0]": {
        "val": "<p2Nw",
        "sym": "Transition(rnd2,-a1>>32)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "HD_DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Transition((a1*b2),&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "<p2Nw",
        "sym": "Transition(-a1>>32,rnd2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "{2u@y",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "HD_ALU_output": {
        "val": "8v",
        "sym": "Transition((a1*b2),rnd2^(a1*b2))"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<R0000000000NB",
        "sym": "Interaction(rnd2,(a1*b2),(-(b2&(-a1>>32)))>>32,exp(loga1+logb2))"
      }
    },
    "184": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "|NsC0",
        "sym": "Full(-a1>>32)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "vH}1I",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full((a1*b2))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "xBvhD",
        "sym": "Transition(-a1>>32,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a1>>32,-a1>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_PipeReg2": {
        "val": "pdSDr",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "HD_DecodePort[0]": {
        "val": "-~a#r",
        "sym": "Transition(-a1>>32,32)"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "s2>",
        "sym": "Transition(&c,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "-~a#r",
        "sym": "Transition(32,-a1>>32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "s2>",
        "sym": "Transition(&table,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "HD_ALU_output": {
        "val": "yB`1`",
        "sym": "Transition(rnd2^(a1*b2),&c)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<RpdSDr8v",
        "sym": "Interaction(rnd2,(a1*b2),rnd2,(a1*b2))"
      }
    },
    "185": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "v;qJK",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "PipeReg2": {
        "val": "2mk;e",
        "sym": "Full((a1*b2))"
      },
      "DecodePort[0]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "=pO(e",
        "sym": "Transition(&c,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "Xa",
        "sym": "Transition(32,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "|NsC0",
        "sym": "Linear(-a1>>32)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "U*P}W",
        "sym": "Transition(-a1>>32,&c)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear((a1*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_PipeReg2": {
        "val": "s2>",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "Xa",
        "sym": "Transition(32,a1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Xa",
        "sym": "Transition(a1,32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_ALU_output": {
        "val": "s2>",
        "sym": "Transition(&c,&table)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<R2mk;e8vp<RpdSDr",
        "sym": "Interaction(rnd2,(a1*b2),rnd2,(a1*b2))"
      }
    },
    "186": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[3]": {
        "val": "NB",
        "sym": "Full(a1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "wgLbM",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((a1*b2))"
      },
      "DecodePort[0]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "=pO(e",
        "sym": "Transition(&c,a1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "KmY(B",
        "sym": "Transition(&table,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(a1,a1)"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevPipeReg2": {
        "val": "2mk;e",
        "sym": "Linear((a1*b2))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(rnd2,rnd2)"
      },
      "HD_PipeReg2": {
        "val": "xE}",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(a1,exp(loga1+logb2))"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "5C",
        "sym": "Transition(&b,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),a1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_ALU_output": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<Rupa;*8vp<R2mk;e",
        "sym": "Interaction(rnd2,(a1*b2),rnd2,(a1*b2))"
      }
    },
    "187": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[3]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "xB>tO",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((a1*b2))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "s2>0z",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[4]^Reg[5]": {
        "val": "KmY(B",
        "sym": "Transition(&table,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[3]": {
        "val": "NB",
        "sym": "Linear(a1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[3]": {
        "val": "_#Xfu",
        "sym": "Transition(a1,&b)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((a1*b2))"
      },
      "HD_PipeReg1": {
        "val": "yB`1`",
        "sym": "Transition(rnd2,&c)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "HD_DecodePort[0]": {
        "val": "NB",
        "sym": "Transition(exp(loga1+logb2),(a1*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "NB",
        "sym": "Transition((a1*b2),exp(loga1+logb2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "5C",
        "sym": "Transition(&b,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "7y",
        "sym": "Transition(&b,&b)"
      },
      "PrevMemAddr": {
        "val": "8vy_y",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "vmO",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrupa;*8vp<Rupa;*",
        "sym": "Interaction(&c,(a1*b2),rnd2,(a1*b2))"
      }
    },
    "188": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a1*b2))"
      },
      "Reg[2]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[3]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "x&i<Q",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "PipeReg2": {
        "val": "upa;*",
        "sym": "Full((a1*b2))"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b2)"
      },
      "ALU_output": {
        "val": "v>yN<",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a1*b2))"
      },
      "Reg[2]^Reg[3]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[4]^Reg[5]": {
        "val": "KmY(B",
        "sym": "Transition(&table,exp(loga1+logb2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[3]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(exp(loga1+logb2),exp(loga1+logb2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((a1*b2))"
      },
      "HD_PipeReg1": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition((a1*b2),(a1*b2))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition((a1*b2),&c)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(NULL,a2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a1*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,&b)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b2,a2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "s2>0z",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "8~",
        "sym": "Transition(&b,&b)"
      },
      "PrevMemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "8~",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "U*R}N",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemData": {
        "val": "U*R}N",
        "sym": "Transition(exp(loga1+logb2),(a2*b2))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "NB",
        "sym": "Full(exp(loga1+logb2))"
      },
      "HD_MemRdBuf": {
        "val": "NB",
        "sym": "Transition(exp(loga1+logb2),(a2*b2))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "upa;*upa;*pdSDrupa;*",
        "sym": "Interaction(&b,(a1*b2),&c,(a1*b2))"
      }
    },
    "189": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[3]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "yaE6S",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "2mk;e",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a1*b2))"
      },
      "PrevReg[2]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[3]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "NB",
        "sym": "Linear(exp(loga1+logb2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a1*b2),b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "NB",
        "sym": "Transition(exp(loga1+logb2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevPipeReg2": {
        "val": "upa;*",
        "sym": "Linear((a1*b2))"
      },
      "HD_PipeReg1": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "HD_PipeReg2": {
        "val": "upa;*",
        "sym": "Transition((a1*b2),a2)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "5C",
        "sym": "Transition(&c,&b)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,b1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "5C",
        "sym": "Transition(&b,&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,a2)"
      },
      "Prev_ALU_output": {
        "val": "v>yN<",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "ydM",
        "sym": "Transition(&b,&b)"
      },
      "PrevMemAddr": {
        "val": "v>yN<",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "ydM",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemData": {
        "val": ";{",
        "sym": "Transition((a2*b2),b1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "HD_MemRdBuf": {
        "val": ";{",
        "sym": "Transition((a2*b2),b1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e00000upa;*upa;*",
        "sym": "Interaction(&table,a2,&b,(a1*b2))"
      }
    },
    "190": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "pdSDr",
        "sym": "Full(loga2)"
      },
      "Reg[3]": {
        "val": "upa;*",
        "sym": "Full(logb1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "z5)OU",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "DecodePort[2]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "ALU_output": {
        "val": ">i_^C",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "000>Q",
        "sym": "Full(loga2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "5C",
        "sym": "Transition(loga2,logb1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[3]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": ";{",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(&c,loga2)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(&b,logb1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": ";{",
        "sym": "Transition(a2,b1)"
      },
      "PrevDecodePort[0]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "HD_DecodePort[0]": {
        "val": "5C",
        "sym": "Transition(&b,loga2)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "xE}",
        "sym": "Transition(&table,logb1)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "HD_DecodePort[2]": {
        "val": "pdSDr",
        "sym": "Transition(b1,loga2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "5C",
        "sym": "Transition(loga2,&b)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "5C",
        "sym": "Transition(loga2,logb1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "s2>",
        "sym": "Transition(loga2,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "5C",
        "sym": "Transition(logb1,loga2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "upa;*",
        "sym": "Transition(logb1,b1)"
      },
      "Prev_ALU_output": {
        "val": "2mk;e",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": ";{",
        "sym": "Transition(&b,&b)"
      },
      "PrevMemAddr": {
        "val": "2mk;e",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": ";{",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "HD_MemData": {
        "val": ";{X`}",
        "sym": "Transition(b1,loga2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "HD_MemRdBuf": {
        "val": ";{",
        "sym": "Transition(b1,loga2)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e;{X5v2mk;e",
        "sym": "Interaction(&table,b1,&table,a2)"
      }
    },
    "191": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[3]": {
        "val": "upa;*",
        "sym": "Full(logb1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "z5)OU",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "DecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": ">i_^C",
        "sym": "Full(&b)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "upa;*",
        "sym": "Transition(loga2,logb1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "PrevReg[3]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "pdSDr",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(&table,loga2)"
      },
      "HD_PipeReg2": {
        "val": "Is",
        "sym": "Transition(b1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition(loga2,loga2)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[2]": {
        "val": "pdSDr",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[2]": {
        "val": "pdSDr",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "upa;*",
        "sym": "Transition(a2,logb1)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(a2,logb1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,loga2)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "pdSDr",
        "sym": "Transition(a2,loga2)"
      },
      "Prev_ALU_output": {
        "val": ">i_^C",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "000>Q",
        "sym": "Full(loga2)"
      },
      "HD_MemData": {
        "val": "L=lVF",
        "sym": "Transition(loga2,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "HD_MemRdBuf": {
        "val": "*#",
        "sym": "Transition(loga2,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000*#H0l2mk;e;{",
        "sym": "Interaction(loga2,logb1,&table,b1)"
      }
    },
    "192": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "Reg[3]": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "zybgW",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(loga2)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "*#",
        "sym": "Full(loga2+logb1)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*#",
        "sym": "Transition(loga2,logb1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevReg[3]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_Reg[3]": {
        "val": "X&(R}",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[0]": {
        "val": "*#",
        "sym": "Transition(loga2,logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(logb1,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "*#",
        "sym": "Transition(loga2,logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2,loga2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "upa;*",
        "sym": "Transition(a2,logb1)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,loga2)"
      },
      "Prev_ALU_output": {
        "val": ">i_^C",
        "sym": "Linear(&b)"
      },
      "HD_ALU_output": {
        "val": "G5`P|",
        "sym": "Transition(&b,loga2+logb1)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000*#H0l00000*#",
        "sym": "Interaction(loga2,logb1,loga2,logb1)"
      }
    },
    "193": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "*#",
        "sym": "Full(loga2+logb1)"
      },
      "Reg[3]": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "!U6yY",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "00",
        "sym": "Transition(loga2+logb1,logb1)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevReg[3]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "*#",
        "sym": "Transition(loga2,loga2+logb1)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(loga2)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "*#",
        "sym": "Transition(loga2,logb1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "HD_ALU_output": {
        "val": "BL",
        "sym": "Transition(loga2+logb1,250)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "*#H0l*#H0l00000*#",
        "sym": "Interaction(logb1,logb1,loga2,logb1)"
      }
    },
    "194": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "*#",
        "sym": "Full(loga2+logb1)"
      },
      "Reg[3]": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "!~y^a",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "`T",
        "sym": "Full(250)"
      },
      "PipeReg2": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "DecodePort[0]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "DecodePort[1]": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "DecodePort[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "ALU_output": {
        "val": "009",
        "sym": "Full(256)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "BL",
        "sym": "Transition(loga2+logb1,250)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "PrevReg[3]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb1,loga2+logb1)"
      },
      "HD_Reg[3]": {
        "val": "BL",
        "sym": "Transition(logb1,250)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "BL",
        "sym": "Transition(logb1,250)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(logb1,loga2+logb1)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "`T",
        "sym": "Transition(NULL,250)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "*#",
        "sym": "Transition(NULL,loga2+logb1)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "g#",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "g#",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "`T",
        "sym": "Transition(a2,250)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "*#",
        "sym": "Transition(a2,loga2+logb1)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "Prev_ALU_output": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_ALU_output": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "`Tzg`*#H0l*#H0l*#",
        "sym": "Interaction(250,logb1,logb1,logb1)"
      }
    },
    "195": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "*#",
        "sym": "Full(loga2+logb1+256)"
      },
      "Reg[3]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "#sUBc",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "*#",
        "sym": "Full(loga2+logb1)"
      },
      "PipeReg2": {
        "val": "009",
        "sym": "Full(256)"
      },
      "DecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1+256)"
      },
      "GlitchyDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1+256)"
      },
      "GlitchyDecodePort[2]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "ALU_output": {
        "val": "*#Q",
        "sym": "Full(loga2+logb1+256)"
      },
      "MemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*#Q",
        "sym": "Transition(loga2+logb1+256,256)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "PrevReg[3]": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb1,loga2+logb1+256)"
      },
      "HD_Reg[3]": {
        "val": "`T+",
        "sym": "Transition(250,256)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "PrevPipeReg2": {
        "val": "*#",
        "sym": "Linear(logb1)"
      },
      "HD_PipeReg1": {
        "val": "BL",
        "sym": "Transition(250,loga2+logb1)"
      },
      "HD_PipeReg2": {
        "val": "*#Q",
        "sym": "Transition(logb1,256)"
      },
      "PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "HD_DecodePort[0]": {
        "val": "*#Q",
        "sym": "Transition(loga2+logb1,256)"
      },
      "PrevDecodePort[1]": {
        "val": "`T",
        "sym": "Linear(250)"
      },
      "HD_DecodePort[1]": {
        "val": "@&EuJ",
        "sym": "Transition(250,&table)"
      },
      "PrevDecodePort[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb1,loga2+logb1+256)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "*#Q",
        "sym": "Transition(256,loga2+logb1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "(EtD-",
        "sym": "Transition(loga2+logb1+256,&table)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "BL",
        "sym": "Transition(loga2+logb1+256,250)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "(EtD-",
        "sym": "Transition(&table,loga2+logb1+256)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "(EtD-",
        "sym": "Transition(&table,loga2+logb1)"
      },
      "Prev_ALU_output": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_ALU_output": {
        "val": "*#",
        "sym": "Transition(256,loga2+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "*#H0l00961`Tzg`*#",
        "sym": "Interaction(loga2+logb1,256,250,logb1)"
      }
    },
    "196": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "*#Q",
        "sym": "Full(loga2+logb1+256)"
      },
      "Reg[3]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "$N~Te",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "*#Q",
        "sym": "Full(loga2+logb1+256)"
      },
      "DecodePort[0]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "GlitchyDecodePort[2]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": ";Q;_3",
        "sym": "Full(loga2+logb1+256)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*#",
        "sym": "Transition(loga2+logb1+256,256)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1+256)"
      },
      "PrevReg[3]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "009",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "*#",
        "sym": "Linear(loga2+logb1)"
      },
      "PrevPipeReg2": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_PipeReg1": {
        "val": "(EtD-",
        "sym": "Transition(loga2+logb1,&table)"
      },
      "HD_PipeReg2": {
        "val": "*#",
        "sym": "Transition(256,loga2+logb1+256)"
      },
      "PrevDecodePort[0]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "HD_DecodePort[0]": {
        "val": "*#",
        "sym": "Transition(256,loga2+logb1+256)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "PrevDecodePort[2]": {
        "val": "*#",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_DecodePort[2]": {
        "val": "*#",
        "sym": "Transition(loga2+logb1+256,NULL)"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "*#",
        "sym": "Transition(loga2+logb1+256,256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(a2,&table)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": ";{",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "Is",
        "sym": "Transition(b1,loga2+logb1+256)"
      },
      "Prev_ALU_output": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "H~;`3",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ">i_^C",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "3IP",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(logb1,logb1)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e*#Q6m*#H0l009",
        "sym": "Interaction(&table,loga2+logb1+256,loga2+logb1,256)"
      }
    },
    "197": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "*#Q",
        "sym": "Full(loga2+logb1+256)"
      },
      "Reg[3]": {
        "val": "009",
        "sym": "Full(256)"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "$N~Te",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": ";Q;_3",
        "sym": "Full(loga2+logb1+256)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "*#",
        "sym": "Transition(loga2+logb1+256,256)"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "PrevReg[3]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(256,256)"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "*#Q",
        "sym": "Transition(loga2+logb1+256,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "g#i",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1+256)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "g#i",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": ";Q;_3",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "L=lqN",
        "sym": "Full(logb1)"
      },
      "HD_MemData": {
        "val": "?DDLe",
        "sym": "Transition(logb1,exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": "*#",
        "sym": "Full(logb1)"
      },
      "HD_MemRdBuf": {
        "val": "Is",
        "sym": "Transition(logb1,exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e*#Q",
        "sym": "Interaction(&table,a2,&table,loga2+logb1+256)"
      }
    },
    "198": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "*#Q",
        "sym": "Full(loga2+logb1+256)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "$^rlg",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": "Isp",
        "sym": "Transition(loga2+logb1+256,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(&table,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "PrevReg[3]": {
        "val": "009",
        "sym": "Linear(256)"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(loga2+logb1+256,loga2+logb1+256)"
      },
      "HD_Reg[3]": {
        "val": ";{g",
        "sym": "Transition(256,exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_DecodePort[0]": {
        "val": "(E$J;",
        "sym": "Transition(loga2+logb1+256,&table)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(a2,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "Q~&@V",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),&table)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "g#i",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),loga2+logb1+256)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(&table,a2)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": ";Q;_3",
        "sym": "Linear(loga2+logb1+256)"
      },
      "HD_ALU_output": {
        "val": ";Q;_3",
        "sym": "Transition(loga2+logb1+256,-a2)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,a2,&table,a2)"
      }
    },
    "199": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "2mk;e",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "%mM%i",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(&table)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "2mk;e",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "*#Q",
        "sym": "Linear(loga2+logb1+256)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "*#Q",
        "sym": "Transition(loga2+logb1+256,-a2)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&table,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "PrevDecodePort[0]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "HD_DecodePort[0]": {
        "val": "2mk;e",
        "sym": "Transition(&table,-a2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(NULL,32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": ";{",
        "sym": "Transition(b1,-a2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ">i_^C",
        "sym": "Transition(b1,&table)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "2mk;e",
        "sym": "Transition(&table,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&table,NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(-a2,32)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "2mk;e000002mk;e",
        "sym": "Interaction(&table,a2,&table,a2)"
      }
    },
    "200": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "&H?}k",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-a2)"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1)"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "C;$K;",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "HD_PipeReg1": {
        "val": "2mk;e",
        "sym": "Transition(&table,-a2)"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(a2,32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "HD_DecodePort[0]": {
        "val": ";{",
        "sym": "Transition(-a2,b1)"
      },
      "PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Transition(b1,-a2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "2mk;e",
        "sym": "Transition(-a2>>32,32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_ALU_output": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AOHXW2mk;e",
        "sym": "Interaction(-a2,32,&table,a2)"
      }
    },
    "201": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": ";{",
        "sym": "Full(b1&(-a2>>32))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "&;kGm",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "DecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "DecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(b1&(-a2>>32))"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1&(-a2>>32))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1,b1&(-a2>>32))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-a2)"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": ";{",
        "sym": "Transition(-a2,b1)"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(32,-a2>>32)"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1,b1&(-a2>>32))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_DecodePort[1]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,b1&(-a2>>32))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),b1&(-a2>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),b1)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),b1&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": ";{",
        "sym": "Transition(b1&(-a2>>32),-a2>>32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-a2>>32,b1&(-a2>>32))"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";{X5v0000000000AO",
        "sym": "Interaction(b1,-a2>>32,-a2,32)"
      }
    },
    "202": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(b1&(-a2>>32))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "(gFYo",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";{",
        "sym": "Full(b1)"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full(b1&(-a2>>32))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "DecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "GlitchyDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full(-(b1&(-a2>>32)))"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),b1&(-a2>>32))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": ";{",
        "sym": "Transition(b1&(-a2>>32),b1&(-a2>>32))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(b1,b1)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(-a2>>32,b1&(-a2>>32))"
      },
      "PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "HD_DecodePort[0]": {
        "val": ";{",
        "sym": "Transition(b1&(-a2>>32),b1&(-a2>>32))"
      },
      "PrevDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "HD_DecodePort[1]": {
        "val": "!v",
        "sym": "Transition(b1&(-a2>>32),32)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),b1&(-a2>>32))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": ";{",
        "sym": "Transition(b1&(-a2>>32),b1&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "!v",
        "sym": "Transition(32,b1&(-a2>>32))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),-(b1&(-a2>>32)))"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";{X5v00000;{",
        "sym": "Interaction(b1,b1&(-a2>>32),b1,-a2>>32)"
      }
    },
    "203": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full(-(b1&(-a2>>32)))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ")B*qq",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full(-(b1&(-a2>>32)))"
      },
      "PipeReg2": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b1&(-a2>>32)))"
      },
      "DecodePort[1]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b1&(-a2>>32)))"
      },
      "GlitchyDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((-(b1&(-a2>>32)))>>32)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),-(b1&(-a2>>32)))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),-(b1&(-a2>>32)))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";{",
        "sym": "Linear(b1)"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "HD_PipeReg1": {
        "val": ";{",
        "sym": "Transition(b1,-(b1&(-a2>>32)))"
      },
      "HD_PipeReg2": {
        "val": "AO",
        "sym": "Transition(b1&(-a2>>32),32)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(b1&(-a2>>32))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(b1&(-a2>>32),-(b1&(-a2>>32)))"
      },
      "PrevDecodePort[1]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[1]": {
        "val": "!v",
        "sym": "Transition(32,exp(loga2+logb1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(-(b1&(-a2>>32)),-(b1&(-a2>>32)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(-(b1&(-a2>>32)),b1&(-a2>>32))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "!v",
        "sym": "Transition(exp(loga2+logb1),32)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear(-(b1&(-a2>>32)))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(-(b1&(-a2>>32)),(-(b1&(-a2>>32)))>>32)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000AOHXW;{",
        "sym": "Interaction(-(b1&(-a2>>32)),32,b1,b1&(-a2>>32))"
      }
    },
    "204": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((-(b1&(-a2>>32)))>>32)"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ")&c+s",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((-(b1&(-a2>>32)))>>32)"
      },
      "PipeReg2": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "DecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "GlitchyDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(-(b1&(-a2>>32)))>>32)"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear(-(b1&(-a2>>32)))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition(-(b1&(-a2>>32)),(-(b1&(-a2>>32)))>>32)"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear(-(b1&(-a2>>32)))"
      },
      "PrevPipeReg2": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(-(b1&(-a2>>32)),(-(b1&(-a2>>32)))>>32)"
      },
      "HD_PipeReg2": {
        "val": "!v",
        "sym": "Transition(32,exp(loga2+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear(-(b1&(-a2>>32)))"
      },
      "HD_DecodePort[0]": {
        "val": "AO",
        "sym": "Transition(-(b1&(-a2>>32)),32)"
      },
      "PrevDecodePort[1]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "HD_DecodePort[1]": {
        "val": "LmvPj",
        "sym": "Transition(exp(loga2+logb1),&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Transition(32,-(b1&(-a2>>32)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "{2u@y",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "zW",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),exp(loga2+logb1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((-(b1&(-a2>>32)))>>32)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition((-(b1&(-a2>>32)))>>32,(a2*b1))"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000;{X5v00000AO",
        "sym": "Interaction((-(b1&(-a2>>32)))>>32,exp(loga2+logb1),-(b1&(-a2>>32)),32)"
      }
    },
    "205": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "AO",
        "sym": "Full(32)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "*a83u",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((-(b1&(-a2>>32)))>>32)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(exp(loga2+logb1))"
      },
      "DecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "AO",
        "sym": "Transition(32,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(rnd2^(a1*b2),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((-(b1&(-a2>>32)))>>32)"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((-(b1&(-a2>>32)))>>32,(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(32,32)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((-(b1&(-a2>>32)))>>32)"
      },
      "PrevPipeReg2": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition((-(b1&(-a2>>32)))>>32,(-(b1&(-a2>>32)))>>32)"
      },
      "HD_PipeReg2": {
        "val": "LmvPj",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevDecodePort[0]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "HD_DecodePort[0]": {
        "val": "I{",
        "sym": "Transition(32,rnd2^(a1*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a2*b1))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),rnd2^(a1*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "I{",
        "sym": "Transition(rnd2^(a1*b2),32)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "z#jl0",
        "sym": "Transition(&a,(a2*b1))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "U;",
        "sym": "Transition(&a,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "HD_ALU_output": {
        "val": "pdSDr",
        "sym": "Transition((a2*b1),&c)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000pdSDr00000;{",
        "sym": "Interaction((-(b1&(-a2>>32)))>>32,exp(loga2+logb1),(-(b1&(-a2>>32)))>>32,exp(loga2+logb1))"
      }
    },
    "206": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "+5!Lw",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "8v",
        "sym": "Full(rnd2^(a1*b2))"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "DecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "DecodePort[1]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "AO",
        "sym": "Linear(32)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "fFA%L",
        "sym": "Transition(32,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(rnd2^(a1*b2),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((-(b1&(-a2>>32)))>>32)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "HD_PipeReg1": {
        "val": "8v",
        "sym": "Transition((-(b1&(-a2>>32)))>>32,rnd2^(a1*b2))"
      },
      "HD_PipeReg2": {
        "val": "pdSDr",
        "sym": "Transition(exp(loga2+logb1),(a2*b1))"
      },
      "PrevDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "M*",
        "sym": "Transition(rnd2^(a1*b2),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "HD_DecodePort[1]": {
        "val": "8v",
        "sym": "Transition((a2*b1),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),rnd2^(a1*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_ALU_output": {
        "val": "yB`1`",
        "sym": "Transition(&c,((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "8vp<R0000000000pdSDr",
        "sym": "Interaction(rnd2^(a1*b2),(a2*b1),(-(b1&(-a2>>32)))>>32,exp(loga2+logb1))"
      }
    },
    "207": {
      "Reg[0]": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "+yVdy",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "Tm",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PipeReg2": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "DecodePort[1]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "8v",
        "sym": "Linear(rnd2^(a1*b2))"
      },
      "PrevPipeReg2": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "HD_PipeReg1": {
        "val": "M*",
        "sym": "Transition(rnd2^(a1*b2),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_PipeReg2": {
        "val": "8v",
        "sym": "Transition((a2*b1),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "HD_DecodePort[0]": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_DecodePort[1]": {
        "val": "M*",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "Tm",
        "sym": "Transition((a2*b2),((rnd1^(a0*b2))^(a2*b0)))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_ALU_output": {
        "val": "Tm",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "TmS$78vp<R8v",
        "sym": "Interaction(((rnd1^(a0*b2))^(a2*b0)),((rnd2^(a1*b2))^(a2*b1)),rnd2^(a1*b2),(a2*b1))"
      }
    },
    "208": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "-U0v!",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "00",
        "sym": "Full((a2*b2))"
      },
      "PipeReg2": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "GlitchyDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "pdSDr",
        "sym": "Transition(&c,(a2*b2))"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "8v",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0)))"
      },
      "PrevPipeReg2": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_PipeReg1": {
        "val": "Tm",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0)),(a2*b2))"
      },
      "HD_PipeReg2": {
        "val": "Tm",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "PrevDecodePort[1]": {
        "val": "Tm",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_DecodePort[1]": {
        "val": "{2u@y",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition((a2*b2),(a2*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "{2u@y",
        "sym": "Transition(&c,((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "00000M*si-TmS$78v",
        "sym": "Interaction((a2*b2),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0)),((rnd2^(a1*b2))^(a2*b1)))"
      }
    },
    "209": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "-~s>$",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "=N|wd",
        "sym": "Transition(&c,c2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "M*",
        "sym": "Transition((a2*b2),c2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "PrevPipeReg2": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_PipeReg1": {
        "val": "pdSDr",
        "sym": "Transition((a2*b2),&c)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "PrevDecodePort[0]": {
        "val": "00",
        "sym": "Linear((a2*b2))"
      },
      "HD_DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Transition((a2*b2),&c)"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "=N|wd",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b2))"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "=N|wd",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "=N|wd",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemAddr": {
        "val": ";Q;_3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "Nge",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "sN+6D",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemData": {
        "val": "@8do~",
        "sym": "Transition(exp(loga2+logb1),c2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrM*si-00000M*",
        "sym": "Interaction(&c,c2,(a2*b2),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      }
    },
    "210": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ";sO8&",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(c2)"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "=N|wd",
        "sym": "Transition(&c,c2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(&c,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "=N|wd",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "HD_ALU_output": {
        "val": "=N|wd",
        "sym": "Transition(c2,NULL)"
      },
      "PrevMemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBuf": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBuf": {
        "val": "V*",
        "sym": "Transition(c1,c2)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c1,c1)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrpdSDrpdSDrM*",
        "sym": "Interaction(&c,c2,&c,c2)"
      }
    },
    "211": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "<N^Q)",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(c2)"
      },
      "DecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "=N|wd",
        "sym": "Transition(&c,c2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "Transition(&c,NULL)"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(c2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "PrevDecodePort[1]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[1]": {
        "val": "pdSDr",
        "sym": "Transition(&c,NULL)"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "yB`1`",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "yB`1`",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "=N|wd",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),&c)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBufDelayed": {
        "val": "Bm",
        "sym": "Full(c1)"
      },
      "HD_MemWrBufDelayed": {
        "val": "V*",
        "sym": "Transition(c1,c2)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "pdSDrpdSDrpdSDrpdSDr",
        "sym": "Interaction(&c,c2,&c,c2)"
      }
    },
    "212": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "<^li+",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": ";sO8&",
        "sym": "NO_SYMBOL"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(c2)"
      },
      "DecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "=N|wd",
        "sym": "Transition(&c,c2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(c2)"
      },
      "HD_PipeReg1": {
        "val": "LLC4o",
        "sym": "Transition(&c,NULL)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[0]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "HD_DecodePort[0]": {
        "val": "=N|wd",
        "sym": "Transition(&c,c2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "=N|wd",
        "sym": "Transition(c2,&c)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "SRDW;",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "s2>0z",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "P#pj$",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": ";sO8&pdSDrpdSDrpdSDr",
        "sym": "Interaction(NULL,c2,&c,c2)"
      }
    },
    "213": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "pdSDr",
        "sym": "Full(&c)"
      },
      "Reg[5]": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "<^li+",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(c2)"
      },
      "DecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "MemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "=N|wd",
        "sym": "Transition(&c,c2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "Transition(&c,&c)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": ";sO8&",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(c2)"
      },
      "HD_PipeReg1": {
        "val": "r2+s5",
        "sym": "Transition(NULL,c2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemData": {
        "val": "LjVBa",
        "sym": "Transition(c2,NULL)"
      },
      "PrevMemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemRdBuf": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "HD_MemRdBuf": {
        "val": "=KuiU",
        "sym": "Transition(exp(loga2+logb1),NULL)"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "M*si-pdSDr;sO8&pdSDr",
        "sym": "Interaction(c2,c2,NULL,c2)"
      }
    },
    "214": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[5]": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": "=mG!;",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "PipeReg2": {
        "val": "pdSDr",
        "sym": "Full(c2)"
      },
      "DecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "DecodePort[1]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "00",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "MemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "LjVBa",
        "sym": "Transition(NULL,c2)"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "pdSDr",
        "sym": "Linear(&c)"
      },
      "PrevReg[5]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "q#ppl",
        "sym": "Transition(&c,NULL)"
      },
      "HD_Reg[5]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(c2)"
      },
      "HD_PipeReg1": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "HD_PipeReg2": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "HD_DecodePort[0]": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevDecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "1ONcw",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemData": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "M*si-pdSDrM*si-pdSDr",
        "sym": "Interaction(c2,c2,c2,c2)"
      }
    },
    "215": {
      "Reg[0]": {
        "val": "M*",
        "sym": "Full(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[1]": {
        "val": "00",
        "sym": "Full((a2*b1))"
      },
      "Reg[2]": {
        "val": "00",
        "sym": "Full(-a2>>32)"
      },
      "Reg[3]": {
        "val": ";{",
        "sym": "Full(exp(loga2+logb1))"
      },
      "Reg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[5]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]": {
        "val": "8v",
        "sym": "Full(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "Reg[7]": {
        "val": "00",
        "sym": "Full(a2)"
      },
      "Reg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "Reg[9]": {
        "val": "z#jl0",
        "sym": "Full(&a)"
      },
      "Reg[10]": {
        "val": "upa;*",
        "sym": "Full(&b)"
      },
      "Reg[11]": {
        "val": "2mk;e",
        "sym": "Full(&table)"
      },
      "Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "Reg[14]": {
        "val": "s{;TC",
        "sym": "NO_SYMBOL"
      },
      "Reg[15]": {
        "val": ">H+`=",
        "sym": "NO_SYMBOL"
      },
      "CPSR": {
        "val": "0001B",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PipeReg2": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[0]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[1]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[1]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "GlitchyDecodePort[2]": {
        "val": "00",
        "sym": "Linear(b1)"
      },
      "ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "MemAddr": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "MemData": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "MemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "MemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[0]^Reg[1]": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),(a2*b1))"
      },
      "Reg[2]^Reg[3]": {
        "val": ";{",
        "sym": "Transition(-a2>>32,exp(loga2+logb1))"
      },
      "Reg[4]^Reg[5]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "Reg[6]^Reg[7]": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),a2)"
      },
      "Reg[8]^Reg[9]": {
        "val": "U;",
        "sym": "Transition(NULL,&a)"
      },
      "Reg[10]^Reg[11]": {
        "val": "xE}",
        "sym": "Transition(&b,&table)"
      },
      "Reg[12]^Reg[13]": {
        "val": "Y##t1",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[0]": {
        "val": "M*",
        "sym": "Linear(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[1]": {
        "val": "00",
        "sym": "Linear((a2*b1))"
      },
      "PrevReg[2]": {
        "val": "00",
        "sym": "Linear(-a2>>32)"
      },
      "PrevReg[3]": {
        "val": ";{",
        "sym": "Linear(exp(loga2+logb1))"
      },
      "PrevReg[4]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[5]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevReg[6]": {
        "val": "8v",
        "sym": "Linear(((rnd2^(a1*b2))^(a2*b1)))"
      },
      "PrevReg[7]": {
        "val": "00",
        "sym": "Linear(a2)"
      },
      "PrevReg[8]": {
        "val": "pdSDr",
        "sym": "NO_SYMBOL"
      },
      "PrevReg[9]": {
        "val": "z#jl0",
        "sym": "Linear(&a)"
      },
      "PrevReg[10]": {
        "val": "upa;*",
        "sym": "Linear(&b)"
      },
      "PrevReg[11]": {
        "val": "2mk;e",
        "sym": "Linear(&table)"
      },
      "PrevReg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[1]": {
        "val": "00",
        "sym": "Transition((a2*b1),(a2*b1))"
      },
      "HD_Reg[2]": {
        "val": "00",
        "sym": "Transition(-a2>>32,-a2>>32)"
      },
      "HD_Reg[3]": {
        "val": "00",
        "sym": "Transition(exp(loga2+logb1),exp(loga2+logb1))"
      },
      "HD_Reg[4]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[5]": {
        "val": "M*",
        "sym": "Transition(c2,NULL)"
      },
      "HD_Reg[6]": {
        "val": "00",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),((rnd2^(a1*b2))^(a2*b1)))"
      },
      "HD_Reg[7]": {
        "val": "00",
        "sym": "Transition(a2,a2)"
      },
      "HD_Reg[8]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_Reg[9]": {
        "val": "00",
        "sym": "Transition(&a,&a)"
      },
      "HD_Reg[10]": {
        "val": "00",
        "sym": "Transition(&b,&b)"
      },
      "HD_Reg[11]": {
        "val": "00",
        "sym": "Transition(&table,&table)"
      },
      "HD_Reg[12]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevCPSR": {
        "val": "0000W",
        "sym": "NO_SYMBOL"
      },
      "HD_CPSR": {
        "val": "0000$",
        "sym": "NO_SYMBOL"
      },
      "PrevPipeReg1": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "PrevPipeReg2": {
        "val": "pdSDr",
        "sym": "Linear(c2)"
      },
      "HD_PipeReg1": {
        "val": "LjVBa",
        "sym": "Transition(c2,NULL)"
      },
      "HD_PipeReg2": {
        "val": "pdSDr",
        "sym": "Transition(c2,NULL)"
      },
      "PrevDecodePort[0]": {
        "val": "M*",
        "sym": "Linear(c2)"
      },
      "HD_DecodePort[0]": {
        "val": "M*",
        "sym": "Transition(c2,NULL)"
      },
      "PrevDecodePort[1]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[1]": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevDecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_DecodePort[2]": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "GlitchyDecodePort[0]^DecodePort0": {
        "val": "M*",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[0]^PrevDecodePort[0]": {
        "val": "00",
        "sym": "Transition(((rnd1^(a0*b2))^(a2*b0))^((rnd2^(a1*b2))^(a2*b1)),c2)"
      },
      "GlitchyDecodePort[1]^DecodePort1": {
        "val": "8v",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[1]^PrevDecodePort[1]": {
        "val": "9{>R0",
        "sym": "Transition(((rnd2^(a1*b2))^(a2*b1)),NULL)"
      },
      "GlitchyDecodePort[2]^DecodePort2": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "GlitchyDecodePort[2]^PrevDecodePort[2]": {
        "val": "00",
        "sym": "Transition(b1,NULL)"
      },
      "Prev_ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "HD_ALU_output": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PrevMemAddr": {
        "val": "_yPb3",
        "sym": "NO_SYMBOL"
      },
      "HD_MemAddr": {
        "val": "`~m>z",
        "sym": "NO_SYMBOL"
      },
      "PrevMemData": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemData": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "PrevMemWrBuf": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBuf": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemWrBufDelayed": {
        "val": "M*",
        "sym": "Full(c2)"
      },
      "HD_MemWrBufDelayed": {
        "val": "00",
        "sym": "Transition(c2,c2)"
      },
      "PrevMemRdBuf": {
        "val": "1ONcw",
        "sym": "NO_SYMBOL"
      },
      "HD_MemRdBuf": {
        "val": "00",
        "sym": "NO_SYMBOL"
      },
      "PipeReg1*PipeReg2*PrevPipeReg1*PrevPipeReg2": {
        "val": "1ONcw00000M*si-pdSDr",
        "sym": "Interaction(NULL,NULL,c2,c2)"
      }
    }
  }
}