#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan 18 14:20:35 2020
# Process ID: 30390
# Current directory: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
WARNING: [Board 49-91] Board repository path '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from16.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6406.359 ; gain = 81.574 ; free physical = 720 ; free virtual = 5328
update_compile_order -fileset sources_1
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_In
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_Out
Adding component instance block -- xilinx.com:module_ref:paralell2axi:1.0 - paralell2axi_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_1
Adding component instance block -- xilinx.com:module_ref:join_16from8:1.0 - join_16from8_0
Adding component instance block -- xilinx.com:module_ref:slice_8from48:1.0 - slice_8from48_0
Successfully read diagram <design_1> from BD file </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 6603.852 ; gain = 98.609 ; free physical = 408 ; free virtual = 5175
startgroup
set_property -dict [list CONFIG.scaling_options {unscaled}] [get_bd_cells xfft_0]
endgroup
update_module_reference design_1_join_16from8_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd:65]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/join_16from8.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'join_16from8'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd:65]
update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6799.324 ; gain = 5.004 ; free physical = 259 ; free virtual = 3277
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.input_width {16} CONFIG.phase_factor_width {8}] [get_bd_cells xfft_1]
endgroup
startgroup
set_property -dict [list CONFIG.phase_factor_width {16}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.input_width {16} CONFIG.phase_factor_width {16}] [get_bd_cells xfft_1]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.input_width {15}] [get_bd_cells xfft_1]
endgroup
update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 's_axis_tdata' width 33 differs from original width 48
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_slice_8from48_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_slice_8from48_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 's_axis_tdata' width 48 differs from original width 33
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_slice_8from48_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_slice_8from48_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_join_16from8_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd:65]
export_ip_user_files -of_objects  [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from16.vhd] -no_script -reset -force -quiet
remove_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from16.vhd
update_module_reference design_1_join_16from8_0_0
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xfft_0/s_axis_config_tvalid
/xfft_1/s_axis_config_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
reset_run design_1_xfft_0_0_synth_1
launch_runs -jobs 4 {design_1_xfft_0_0_synth_1 design_1_slice_8from48_0_0_synth_1}
[Sun Jan 19 06:06:48 2020] Launched design_1_xfft_0_0_synth_1, design_1_slice_8from48_0_0_synth_1...
Run output will be captured here:
design_1_xfft_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_xfft_0_0_synth_1/runme.log
design_1_slice_8from48_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jan 19 06:07:23 2020] Launched design_1_slice_8from48_0_0_synth_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
[Sun Jan 19 06:07:23 2020] Launched synth_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {}  [current_bd_design]
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xfft_0/s_axis_config_tvalid
/xfft_1/s_axis_config_tvalid

open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_join_16from8_0_0
update_module_reference: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 7182.645 ; gain = 0.000 ; free physical = 766 ; free virtual = 3517
delete_bd_objs [get_bd_intf_nets axis_data_fifo_In_M_AXIS] [get_bd_intf_nets join_16from8_0_m_axis] [get_bd_cells join_16from8_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd] -no_script -reset -force -quiet
remove_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xfft_0/s_axis_config_tvalid
/xfft_0/s_axis_data_tvalid
/xfft_1/s_axis_config_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference join_16from8 join_16from8_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_config_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width of multiples of 8 bits.  The current port width is '9'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_module_reference design_1_join_16from8_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_join_16from8_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_config_tdata' width 8 differs from original width 9
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_join_16from8_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_join_16from8_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7369.973 ; gain = 0.000 ; free physical = 586 ; free virtual = 3449
update_compile_order -fileset sources_1
set_property location {5 1471 230} [get_bd_cells join_16from8_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_In/M_AXIS] [get_bd_intf_pins join_16from8_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins join_16from8_0/m_axis] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/S_AXIS_CONFIG] [get_bd_intf_pins join_16from8_0/m_axis_config]
connect_bd_net [get_bd_pins join_16from8_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins join_16from8_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_axis_config' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_slice_8from48_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_config_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_config_tready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_config_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_slice_8from48_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_slice_8from48_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 7447.652 ; gain = 24.008 ; free physical = 820 ; free virtual = 3854
connect_bd_intf_net [get_bd_intf_pins slice_8from48_0/m_axis_config] [get_bd_intf_pins xfft_1/S_AXIS_CONFIG]
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_slice_8from48_0_0_synth_1 design_1_join_16from8_0_0_synth_1}
[Sun Jan 19 06:29:06 2020] Launched design_1_slice_8from48_0_0_synth_1, design_1_join_16from8_0_0_synth_1...
Run output will be captured here:
design_1_slice_8from48_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
design_1_join_16from8_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_join_16from8_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_join_16from8_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_join_16from8_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7606.074 ; gain = 46.859 ; free physical = 1377 ; free virtual = 3765
set_property location {6 1809 628} [get_bd_cells xfft_1]
set_property name I_xfft_0 [get_bd_cells xfft_0]
set_property name D_xfft_1 [get_bd_cells xfft_1]
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd
WARNING: [filemgmt 56-12] File '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd
WARNING: [filemgmt 56-12] File '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
create_bd_cell -type module -reference join_48from8 join_48from8_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {6 1752 483} [get_bd_cells join_48from8_0]
delete_bd_objs [get_bd_intf_nets join_16from8_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins join_16from8_0/m_axis] [get_bd_intf_pins join_48from8_0/s_axis]
connect_bd_net [get_bd_pins join_48from8_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins join_48from8_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_intf_nets xfft_1_M_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins slice_8from48_0/s_axis] [get_bd_intf_pins join_48from8_0/m_axis]
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /join_48from8_0/s_axis(1) and /join_16from8_0/m_axis(2)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_48from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/I_xfft_0/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/join_48from8_0/s_axis_tdata'(8) to net 'join_16from8_0_m_axis_TDATA'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/join_48from8_0/s_axis_tdata'(8) to net 'join_16from8_0_m_axis_TDATA'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_48from8_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_slice_8from48_0_0_synth_1 design_1_join_16from8_0_0_synth_1 design_1_join_48from8_0_0_synth_1}
[Sun Jan 19 07:06:15 2020] Launched design_1_slice_8from48_0_0_synth_1, design_1_join_16from8_0_0_synth_1, design_1_join_48from8_0_0_synth_1...
Run output will be captured here:
design_1_slice_8from48_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
design_1_join_16from8_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_join_16from8_0_0_synth_1/runme.log
design_1_join_48from8_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_join_48from8_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property location {6.5 2263 657} [get_bd_cells D_xfft_1]
set_property location {7 2301 281} [get_bd_cells I_xfft_0]
save_bd_design
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 19 07:09:14 2020] Launched synth_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 19 07:09:14 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference design_1_join_48from8_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'join_48from8'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets join_48from8_0_m_axis] [get_bd_intf_nets join_16from8_0_m_axis] [get_bd_cells join_48from8_0]
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from16.vhd
update_compile_order -fileset sources_1
set_property location {5 1297 476} [get_bd_cells slice_8from48_0]
delete_bd_objs [get_bd_intf_nets join_16from8_0_m_axis_config]
delete_bd_objs [get_bd_intf_nets xfft_0_M_AXIS_DATA]
delete_bd_objs [get_bd_intf_nets slice_8from48_0_m_axis_config]
create_bd_cell -type module -reference join_48from16 join_48from16_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {5.5 1611 338} [get_bd_cells join_48from16_0]
connect_bd_net [get_bd_pins join_48from16_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins join_48from16_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins join_16from8_0/m_axis] [get_bd_intf_pins join_48from16_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins join_48from16_0/m_axis] [get_bd_intf_pins slice_8from48_0/s_axis]
save_bd_design
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_48from16_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/I_xfft_0/s_axis_config_tvalid
/I_xfft_0/s_axis_data_tvalid
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_48from16_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7922.383 ; gain = 2.520 ; free physical = 1226 ; free virtual = 4205
launch_runs -jobs 4 design_1_join_48from16_0_0_synth_1
[Sun Jan 19 09:19:44 2020] Launched design_1_join_48from16_0_0_synth_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_join_48from16_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 19 09:20:19 2020] Launched design_1_join_48from16_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_join_48from16_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_join_48from16_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 19 09:20:19 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 8015.430 ; gain = 0.000 ; free physical = 874 ; free virtual = 4184
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets join_16from8_0_m_axis]
delete_bd_objs [get_bd_intf_nets join_48from16_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins join_16from8_0/m_axis] [get_bd_intf_pins I_xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins I_xfft_0/S_AXIS_CONFIG] [get_bd_intf_pins join_16from8_0/m_axis_config]
connect_bd_intf_net [get_bd_intf_pins I_xfft_0/M_AXIS_DATA] [get_bd_intf_pins D_xfft_1/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins D_xfft_1/S_AXIS_CONFIG] [get_bd_intf_pins slice_8from48_0/m_axis_config]
connect_bd_intf_net [get_bd_intf_pins slice_8from48_0/s_axis] [get_bd_intf_pins D_xfft_1/M_AXIS_DATA]
save_bd_design
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_48from16_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/join_48from16_0/s_axis_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_48from16_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jan 19 09:47:35 2020] Launched synth_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 19 09:47:35 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 8132.652 ; gain = 117.223 ; free physical = 286 ; free virtual = 3228
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8132.652 ; gain = 0.000 ; free physical = 594 ; free virtual = 4109
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_48from16_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/join_48from16_0/s_axis_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_48from16_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jan 19 10:12:51 2020] Launched design_1_slice_8from48_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from48_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 19 10:12:51 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 8166.527 ; gain = 33.875 ; free physical = 528 ; free virtual = 4065
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8166.527 ; gain = 0.000 ; free physical = 1076 ; free virtual = 3950
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_48from16_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/join_48from16_0/s_axis_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_48from16_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jan 19 10:37:50 2020] Launched design_1_slice_8from48_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from48_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 19 10:37:50 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 8249.324 ; gain = 82.797 ; free physical = 1030 ; free virtual = 3930
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

update_module_reference design_1_slice_8from48_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from48_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8249.324 ; gain = 0.000 ; free physical = 1169 ; free virtual = 3926
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /I_xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14. /I_xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from48_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from48_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_48from16_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from48_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/join_48from16_0/s_axis_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_48from16_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jan 19 10:49:55 2020] Launched design_1_slice_8from48_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from48_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from48_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 19 10:49:55 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 8338.457 ; gain = 89.133 ; free physical = 1126 ; free virtual = 3891
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 15:23:06 2020...
