Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun 22 03:39:38 2023
| Host         : STEPHANIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VM_timing_summary_routed.rpt -pb VM_timing_summary_routed.pb -rpx VM_timing_summary_routed.rpx -warn_on_violation
| Design       : VM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     5           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: product_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: product_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            review_state
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.367ns (57.237%)  route 3.263ns (42.763%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.166     1.622    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.154     1.776 r  review_state_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.096     3.873    review_state_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.757     7.630 r  review_state_OBUF_inst/O
                         net (fo=0)                   0.000     7.630    review_state
    V14                                                               r  review_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectedItem_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            selectedItem[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.383ns  (logic 4.079ns (55.256%)  route 3.303ns (44.744%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  selectedItem_reg[0]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  selectedItem_reg[0]/Q
                         net (fo=1, routed)           3.303     3.862    selectedItem_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.383 r  selectedItem_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.383    selectedItem[0]
    H17                                                               r  selectedItem[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectedItem_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            selectedItem[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 4.094ns (59.815%)  route 2.751ns (40.185%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  selectedItem_reg[1]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  selectedItem_reg[1]/Q
                         net (fo=1, routed)           2.751     3.310    selectedItem_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.845 r  selectedItem_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.845    selectedItem[1]
    K15                                                               r  selectedItem[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            selected_state
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 4.132ns (63.678%)  route 2.357ns (36.322%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.694     1.150    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     1.274 r  selected_state_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     2.937    selected_state_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.552     6.488 r  selected_state_OBUF_inst/O
                         net (fo=0)                   0.000     6.488    selected_state
    V15                                                               r  selected_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_in[3]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 1.655ns (25.530%)  route 4.828ns (74.470%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  coin_in[3] (IN)
                         net (fo=0)                   0.000     0.000    coin_in[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  coin_in_IBUF[3]_inst/O
                         net (fo=5, routed)           4.394     5.361    coin_in_IBUF[3]
    SLICE_X1Y67          LUT3 (Prop_lut3_I2_O)        0.150     5.511 r  FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.434     5.945    FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.326     6.271 r  FSM_onehot_current_state[1]_i_2/O
                         net (fo=1, routed)           0.000     6.271    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X0Y67          MUXF7 (Prop_muxf7_I0_O)      0.212     6.483 r  FSM_onehot_current_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.483    FSM_onehot_current_state_reg[1]_i_1_n_0
    SLICE_X0Y67          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_state
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 4.164ns (68.478%)  route 1.917ns (31.522%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[3]_lopt_replica/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_current_state_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.917     2.336    FSM_onehot_current_state_reg[3]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.745     6.081 r  output_state_OBUF_inst/O
                         net (fo=0)                   0.000     6.081    output_state
    V12                                                               r  output_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_in[2]
                            (input port)
  Destination:            total_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 1.134ns (18.666%)  route 4.941ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  coin_in[2] (IN)
                         net (fo=0)                   0.000     0.000    coin_in[2]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  coin_in_IBUF[2]_inst/O
                         net (fo=5, routed)           4.559     5.541    coin_in_IBUF[2]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.152     5.693 r  total_reg[2]_i_1/O
                         net (fo=1, routed)           0.383     6.075    total_reg[2]_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  total_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refundOutLed_reg/G
                            (positive level-sensitive latch)
  Destination:            refundOutLed
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 4.128ns (68.261%)  route 1.919ns (31.739%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          LDCE                         0.000     0.000 r  refundOutLed_reg/G
    SLICE_X0Y66          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  refundOutLed_reg/Q
                         net (fo=1, routed)           1.919     2.478    refundOutLed_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.047 r  refundOutLed_OBUF_inst/O
                         net (fo=0)                   0.000     6.047    refundOutLed
    V11                                                               r  refundOutLed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_in[2]
                            (input port)
  Destination:            total_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 1.106ns (18.301%)  route 4.938ns (81.700%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  coin_in[2] (IN)
                         net (fo=0)                   0.000     0.000    coin_in[2]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  coin_in_IBUF[2]_inst/O
                         net (fo=5, routed)           4.559     5.541    coin_in_IBUF[2]
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.124     5.665 r  total_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     6.044    total_reg[0]_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  total_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_in[3]
                            (input port)
  Destination:            total_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 1.091ns (18.497%)  route 4.807ns (81.503%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  coin_in[3] (IN)
                         net (fo=0)                   0.000     0.000    coin_in[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  coin_in_IBUF[3]_inst/O
                         net (fo=5, routed)           4.428     5.395    coin_in_IBUF[3]
    SLICE_X1Y66          LUT3 (Prop_lut3_I2_O)        0.124     5.519 r  total_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     5.898    total_reg[1]_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  total_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.273%)  route 0.133ns (41.727%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           0.133     0.274    total__0
    SLICE_X1Y67          LUT5 (Prop_lut5_I0_O)        0.045     0.319 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.248ns (63.743%)  route 0.141ns (36.257%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.141     0.282    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.045     0.327 r  FSM_onehot_current_state[1]_i_2/O
                         net (fo=1, routed)           0.000     0.327    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X0Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.389 r  FSM_onehot_current_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    FSM_onehot_current_state_reg[1]_i_1_n_0
    SLICE_X0Y67          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            refundOutLed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.312ns (76.308%)  route 0.097ns (23.692%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  total_reg[0]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  total_reg[0]/Q
                         net (fo=2, routed)           0.097     0.255    total[0]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.048     0.303 r  refundOutLed_reg_i_3/O
                         net (fo=1, routed)           0.000     0.303    refundOutLed_reg_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     0.409 r  refundOutLed_reg_i_1/CO[1]
                         net (fo=3, routed)           0.000     0.409    refundOutLed_reg_i_1_n_2
    SLICE_X0Y66          LDCE                                         r  refundOutLed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.290%)  route 0.264ns (58.710%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.264     0.405    product__0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.045     0.450 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.450    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y67          FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.185ns (37.547%)  route 0.308ns (62.453%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.246     0.387    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.044     0.431 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=2, routed)           0.062     0.493    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dispense_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.203ns (39.182%)  route 0.315ns (60.818%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          LDCE                         0.000     0.000 r  product_reg[1]/G
    SLICE_X1Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[1]/Q
                         net (fo=7, routed)           0.199     0.357    product[1]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.402 r  dispense_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.518    dispense_reg[1]_i_1_n_0
    SLICE_X1Y65          LDCE                                         r  dispense_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dispense_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.203ns (36.519%)  route 0.353ns (63.481%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          LDCE                         0.000     0.000 r  product_reg[1]/G
    SLICE_X1Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  product_reg[1]/Q
                         net (fo=7, routed)           0.187     0.345    product[1]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.045     0.390 r  dispense_reg[0]_i_1/O
                         net (fo=1, routed)           0.166     0.556    dispense_reg[0]_i_1_n_0
    SLICE_X1Y65          LDCE                                         r  dispense_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.185ns (25.432%)  route 0.542ns (74.568%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.246     0.387    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.044     0.431 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=2, routed)           0.296     0.727    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y67          FDCE                                         r  FSM_onehot_current_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_in[0]
                            (input port)
  Destination:            total_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.800ns  (logic 0.307ns (38.353%)  route 0.493ns (61.647%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  coin_in[0] (IN)
                         net (fo=0)                   0.000     0.000    coin_in[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  coin_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.377     0.639    coin_in_IBUF[0]
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.045     0.684 r  total_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     0.800    total_reg[0]_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  total_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pickItem[3]
                            (input port)
  Destination:            price_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.293ns (36.451%)  route 0.511ns (63.549%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  pickItem[3] (IN)
                         net (fo=0)                   0.000     0.000    pickItem[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  pickItem_IBUF[3]_inst/O
                         net (fo=6, routed)           0.511     0.756    pickItem_IBUF[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.048     0.804 r  price_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.804    price_reg[0]_i_1_n_0
    SLICE_X0Y68          LDCE                                         r  price_reg[0]/D
  -------------------------------------------------------------------    -------------------





