
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/project_1/project_1.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/project_1/project_1.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.047 ; gain = 0.000 ; free physical = 9460 ; free virtual = 34279
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'camera_configure' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_configure.v:23]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/OV7670_config_rom.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000110110 is unreachable [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/OV7670_config_rom.v:30]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/OV7670_config_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/OV7670_config.v:58]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/OV7670_config.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCCB_interface' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/SCCB_interface.v:72]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_interface' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/SCCB_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_configure' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_configure.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera_read' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_read.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_read.v:41]
INFO: [Synth 8-6155] done synthesizing module 'camera_read' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_read.v:21]
INFO: [Synth 8-6157] synthesizing module 'pixel_downsample' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/pixel_downsample.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixel_downsample' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/pixel_downsample.v:23]
INFO: [Synth 8-6157] synthesizing module 'bram_memory' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/bram_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bram_memory' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/bram_memory.v:23]
WARNING: [Synth 8-7071] port 'cmos_pixel_valid' of module 'bram_memory' is unconnected for instance 'bram1' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:97]
WARNING: [Synth 8-7023] instance 'bram1' of module 'bram_memory' has 9 connections declared, but only 8 given [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:97]
INFO: [Synth 8-6157] synthesizing module 'camera_bram_controller' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_bram_control.v:23]
INFO: [Synth 8-226] default block is never used [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_bram_control.v:41]
INFO: [Synth 8-6155] done synthesizing module 'camera_bram_controller' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/camera_bram_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_interface' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/vga_interface.v:10]
INFO: [Synth 8-6157] synthesizing module 'dcm_25MHz' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/dcm_25MHz.v:67]
INFO: [Synth 8-6157] synthesizing module 'DCM_SP' [/ad/eng/support/software/linux/opt/Xilinx/Vivado/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24117]
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: double 
	Parameter CLKFX_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 4 - type: integer 
	Parameter CLKIN_DIVIDE_BY_2 bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD bound to: 20.000000 - type: double 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter PHASE_SHIFT bound to: 0 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DCM_SP' (0#1) [/ad/eng/support/software/linux/opt/Xilinx/Vivado/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24117]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/ad/eng/support/software/linux/opt/Xilinx/Vivado/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/ad/eng/support/software/linux/opt/Xilinx/Vivado/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'dcm_25MHz' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/dcm_25MHz.v:67]
INFO: [Synth 8-226] default block is never used [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/vga_interface.v:54]
INFO: [Synth 8-6155] done synthesizing module 'vga_interface' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/vga_interface.v:10]
WARNING: [Synth 8-7071] port 'read_address' of module 'vga_interface' is unconnected for instance 'vga1' [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:116]
WARNING: [Synth 8-7023] instance 'vga1' of module 'vga_interface' has 10 connections declared, but only 9 given [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:116]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:30]
WARNING: [Synth 8-3848] Net rst_clk in module/entity vga_interface does not have driver. [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/vga_interface.v:32]
WARNING: [Synth 8-3848] Net bram_controller_dout in module/entity top does not have driver. [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:119]
WARNING: [Synth 8-3848] Net bram_read_addr in module/entity top does not have driver. [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/src/top.v:102]
WARNING: [Synth 8-7129] Port sysrst in module vga_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port sysclk in module camera_bram_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_data[11] in module pixel_downsample is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_data[6] in module pixel_downsample is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_data[5] in module pixel_downsample is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_data[0] in module pixel_downsample is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.047 ; gain = 0.000 ; free physical = 10565 ; free virtual = 35384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.047 ; gain = 0.000 ; free physical = 10565 ; free virtual = 35383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.047 ; gain = 0.000 ; free physical = 10565 ; free virtual = 35383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.047 ; gain = 0.000 ; free physical = 10560 ; free virtual = 35379
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-365] DCM_ADV instance 'vga1/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'vga1/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.938 ; gain = 0.000 ; free physical = 10403 ; free virtual = 35222
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DCM_SP => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.938 ; gain = 0.000 ; free physical = 10403 ; free virtual = 35222
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10543 ; free virtual = 35363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10543 ; free virtual = 35363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10543 ; free virtual = 35363
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'camera_read'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera_bram_controller'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'vga_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'camera_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera_bram_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               END_FRAME |                                0 |                               01
             START_FRAME |                                1 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'vga_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10534 ; free virtual = 35354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	            3600K Bit	(307200 X 12 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   4 Input   19 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element bram1/memory_reg was removed. 
WARNING: [Synth 8-6040] Register config1/config_1/rom_addr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-7129] Port sysrst in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (read1/FSM_sequential_FSM_state_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bc1/FSM_sequential_fsm_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bc1/FSM_sequential_fsm_state_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10519 ; free virtual = 35345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|top         | config1/rom1/dout_reg | 256x16        | Block RAM      | 
+------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10402 ; free virtual = 35229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     8|
|3     |DCM_SP |     1|
|4     |LUT1   |    35|
|5     |LUT2   |    10|
|6     |LUT3   |     8|
|7     |LUT4   |    16|
|8     |LUT5   |     9|
|9     |LUT6   |    26|
|10    |FDRE   |    57|
|11    |IBUF   |     1|
|12    |OBUF   |    14|
|13    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10399 ; free virtual = 35226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3053.938 ; gain = 0.000 ; free physical = 10447 ; free virtual = 35274
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3053.938 ; gain = 63.891 ; free physical = 10449 ; free virtual = 35275
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.938 ; gain = 0.000 ; free physical = 10444 ; free virtual = 35271
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
WARNING: [Netlist 29-365] DCM_ADV instance 'vga1/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'vga1/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.938 ; gain = 0.000 ; free physical = 10483 ; free virtual = 35310
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DCM_SP => MMCME2_ADV: 1 instance 

Synth Design complete, checksum: 78d71fe4
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3053.938 ; gain = 68.156 ; free physical = 10693 ; free virtual = 35519
INFO: [Common 17-1381] The checkpoint '/ad/eng/users/r/o/robdanto/EC551/FPGA_project_io/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 17:09:40 2023...
