set_global timing_apply_default_primary_input_assertion false
set timing_cppr_skip_clock_reconvergence
set timing_cppr_skip_clock_reconvergence_for_unmatched_clocks 1

source -e -v /eda_files/proj/ict8810/swap/to_vct/eda_files/proj/ict8810/backend/be8801/david/flow/ict8810/invs_check/global_post_plugs.tcl
