INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw8_3/hw8_3.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module Regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw8_3/hw8_3.srcs/sim_1/new/Regfiles_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw8_3/hw8_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
