#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13060b290 .scope module, "Mux2_1_5" "Mux2_1_5" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "stall_flag";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 5 "out";
o0x138028010 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001ebcc60_0 .net "cs", 0 0, o0x138028010;  0 drivers
o0x138028040 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001ebccf0_0 .net "inp1", 4 0, o0x138028040;  0 drivers
o0x138028070 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001ebcd80_0 .net "inp2", 4 0, o0x138028070;  0 drivers
v0x600001ebce10_0 .var "out", 4 0;
o0x1380280d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001ebcea0_0 .net "stall_flag", 0 0, o0x1380280d0;  0 drivers
E_0x6000022911a0 .event edge, v0x600001ebcea0_0, v0x600001ebcc60_0, v0x600001ebcd80_0, v0x600001ebccf0_0;
S_0x130606a50 .scope module, "pipeline" "pipeline" 3 15;
 .timescale -9 -12;
v0x600001eb34e0_0 .net "ALU_result_out_ex_dm", 31 0, v0x600001ebdc20_0;  1 drivers
o0x1380281f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001eb3570_0 .net "Mem_address", 31 0, o0x1380281f0;  0 drivers
v0x600001eb3600_0 .net "PCplus4Out", 31 0, v0x600001eb0510_0;  1 drivers
v0x600001eb3690_0 .net "Read_Data", 31 0, v0x600001ebd0e0_0;  1 drivers
v0x600001eb3720_0 .net "Write_data", 31 0, v0x600001ebddd0_0;  1 drivers
v0x600001eb37b0_0 .net "alu_op", 1 0, v0x600001eb15f0_0;  1 drivers
v0x600001eb3840_0 .net "alu_op_out_id_ex", 1 0, v0x600001ebf330_0;  1 drivers
v0x600001eb38d0_0 .net "alu_res_out_wb", 31 0, v0x600001ebd3b0_0;  1 drivers
v0x600001eb3960_0 .net "alu_src", 0 0, v0x600001eb1680_0;  1 drivers
v0x600001eb39f0_0 .net "alu_src_out_id_ex", 0 0, v0x600001ebf450_0;  1 drivers
v0x600001eb3a80_0 .net "branch", 0 0, v0x600001eb1710_0;  1 drivers
v0x600001eb3b10_0 .net "branch_address", 31 0, v0x600001ebe760_0;  1 drivers
v0x600001eb3ba0_0 .net "branch_out_id_ex", 0 0, v0x600001ebf570_0;  1 drivers
v0x600001eb3c30_0 .var "clk", 0 0;
v0x600001eb3cc0_0 .net "currpc_out", 31 0, v0x600001eb06c0_0;  1 drivers
v0x600001eb3d50_0 .net "flag_ex", 0 0, v0x600001eb32a0_0;  1 drivers
v0x600001eb3de0_0 .net "flag_id", 0 0, v0x600001eb3330_0;  1 drivers
v0x600001eb3e70_0 .net "flag_if", 0 0, v0x600001eb3450_0;  1 drivers
v0x600001eb3f00_0 .net "imm_field_wo_sgn_ext", 15 0, v0x600001eb27f0_0;  1 drivers
v0x600001eb4000_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600001dbcbe0;  1 drivers
v0x600001eb4090_0 .net "inp_instn", 31 0, v0x600001eb0b40_0;  1 drivers
o0x138029570 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600001eb4120_0 .net "inst_imm_field", 15 0, o0x138029570;  0 drivers
v0x600001eb41b0_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x600001eb2ac0_0;  1 drivers
v0x600001eb4240_0 .net "inst_read_reg_addr2_out_id_ex", 4 0, v0x600001ebf840_0;  1 drivers
v0x600001eb42d0_0 .net "mem_read", 0 0, v0x600001eb1830_0;  1 drivers
v0x600001eb4360_0 .net "mem_read_out_ex_dm", 0 0, v0x600001ebe010_0;  1 drivers
v0x600001eb43f0_0 .net "mem_read_out_id_ex", 0 0, v0x600001ebf960_0;  1 drivers
v0x600001eb4480_0 .net "mem_to_reg", 0 0, v0x600001eb18c0_0;  1 drivers
v0x600001eb4510_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x600001ebd680_0;  1 drivers
v0x600001eb45a0_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x600001ebe130_0;  1 drivers
v0x600001eb4630_0 .net "mem_to_reg_out_id_ex", 0 0, v0x600001ebfa80_0;  1 drivers
v0x600001eb46c0_0 .net "mem_write", 0 0, v0x600001eb1950_0;  1 drivers
v0x600001eb4750_0 .net "mem_write_out_ex_dm", 0 0, v0x600001ebe250_0;  1 drivers
v0x600001eb47e0_0 .net "mem_write_out_id_ex", 0 0, v0x600001ebfba0_0;  1 drivers
v0x600001eb4870_0 .net "nextpc", 31 0, v0x600001eb0bd0_0;  1 drivers
v0x600001eb4900_0 .net "nextpc_out", 31 0, v0x600001ebfcc0_0;  1 drivers
v0x600001eb4990_0 .net "out_instn", 31 0, v0x600001eb0900_0;  1 drivers
v0x600001eb4a20_0 .net "pc_to_branch", 31 0, v0x600001eb0cf0_0;  1 drivers
v0x600001eb4ab0_0 .net "pcout", 31 0, v0x600001ebebe0_0;  1 drivers
v0x600001eb4b40_0 .net "rd_out_dm_wb", 4 0, v0x600001ebd7a0_0;  1 drivers
v0x600001eb4bd0_0 .net "rd_out_ex", 4 0, v0x600001ebed00_0;  1 drivers
v0x600001eb4c60_0 .net "rd_out_ex_dm", 4 0, v0x600001ebe370_0;  1 drivers
v0x600001eb4cf0_0 .net "rd_out_id", 4 0, v0x600001eb2be0_0;  1 drivers
v0x600001eb4d80_0 .net "rd_out_id_ex", 4 0, v0x600001ebfde0_0;  1 drivers
v0x600001eb4e10_0 .net "rd_out_wb", 4 0, v0x600001eb1170_0;  1 drivers
v0x600001eb4ea0_0 .net "read_data_out_wb", 31 0, v0x600001ebd8c0_0;  1 drivers
v0x600001eb4f30_0 .net "reg_dst", 0 0, v0x600001eb1a70_0;  1 drivers
v0x600001eb4fc0_0 .net "reg_dst_id_ex", 0 0, v0x600001ebff00_0;  1 drivers
v0x600001eb5050_0 .net "reg_file_out_data1", 31 0, v0x600001eb0000_0;  1 drivers
v0x600001eb50e0_0 .net "reg_file_out_data2", 31 0, v0x600001eb0090_0;  1 drivers
v0x600001eb5170_0 .net "reg_file_rd_data1", 31 0, v0x600001eb1e60_0;  1 drivers
v0x600001eb5200_0 .net "reg_file_rd_data2", 31 0, v0x600001eb1ef0_0;  1 drivers
v0x600001eb5290_0 .net "reg_wr_data", 31 0, v0x600001eb1560_0;  1 drivers
v0x600001eb5320_0 .net "reg_write", 0 0, v0x600001eb1b00_0;  1 drivers
v0x600001eb53b0_0 .net "reg_write_out_dm_wb", 0 0, v0x600001ebd9e0_0;  1 drivers
v0x600001eb5440_0 .net "reg_write_out_ex_dm", 0 0, v0x600001ebe490_0;  1 drivers
v0x600001eb54d0_0 .net "reg_write_out_id_ex", 0 0, v0x600001eb02d0_0;  1 drivers
v0x600001eb5560_0 .net "reg_write_out_wb", 0 0, v0x600001eb1290_0;  1 drivers
v0x600001eb55f0_0 .var "reset", 0 0;
v0x600001eb5680_0 .net "resultOut", 31 0, v0x600001ebef40_0;  1 drivers
v0x600001eb5710_0 .net "sgn_ext_imm", 31 0, v0x600001eb2490_0;  1 drivers
v0x600001eb57a0_0 .net "sgn_ext_imm_out", 31 0, v0x600001eb0480_0;  1 drivers
v0x600001eb5830_0 .net "zero", 0 0, v0x600001ebf210_0;  1 drivers
L_0x600001dbd540 .part v0x600001eb0900_0, 26, 6;
L_0x600001dbcc80 .part v0x600001eb0900_0, 21, 5;
L_0x600001dbca00 .part v0x600001eb0900_0, 16, 5;
L_0x600001dbc8c0 .part v0x600001eb0900_0, 11, 5;
L_0x600001dbc960 .part v0x600001eb0900_0, 0, 16;
S_0x130617d80 .scope module, "DM" "DataMemory" 3 211, 4 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
v0x600001ebcf30_0 .net "Mem_address", 31 0, o0x1380281f0;  alias, 0 drivers
v0x600001ebcfc0_0 .net "Mem_read", 0 0, v0x600001ebe010_0;  alias, 1 drivers
v0x600001ebd050_0 .net "Mem_write", 0 0, v0x600001ebe250_0;  alias, 1 drivers
v0x600001ebd0e0_0 .var "Read_Data", 31 0;
v0x600001ebd170_0 .net "Write_data", 31 0, v0x600001ebddd0_0;  alias, 1 drivers
v0x600001ebd200_0 .net "clk", 0 0, v0x600001eb3c30_0;  1 drivers
v0x600001ebd290 .array "memory", 9 0, 31 0;
v0x600001ebd320_0 .net "reset", 0 0, v0x600001eb55f0_0;  1 drivers
E_0x600002291fe0 .event negedge, v0x600001ebd200_0;
E_0x600002291200 .event posedge, v0x600001ebd200_0;
E_0x6000022912f0 .event posedge, v0x600001ebd320_0;
S_0x130610350 .scope module, "DM_WB" "MEM_WB_reg" 3 221, 5 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rd_in_dm_wb";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb";
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb";
v0x600001ebd3b0_0 .var "alu_res_out", 31 0;
v0x600001ebd440_0 .net "alu_result", 31 0, v0x600001ebdc20_0;  alias, 1 drivers
v0x600001ebd4d0_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001ebd560_0 .var "flag_dm_wb", 0 0;
v0x600001ebd5f0_0 .net "mem_to_reg", 0 0, v0x600001ebe130_0;  alias, 1 drivers
v0x600001ebd680_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x600001ebd710_0 .net "rd_in_dm_wb", 4 0, v0x600001ebe370_0;  alias, 1 drivers
v0x600001ebd7a0_0 .var "rd_out_dm_wb", 4 0;
v0x600001ebd830_0 .net "read_data", 31 0, v0x600001ebd0e0_0;  alias, 1 drivers
v0x600001ebd8c0_0 .var "read_data_out", 31 0;
v0x600001ebd950_0 .net "reg_write", 0 0, v0x600001ebe490_0;  alias, 1 drivers
v0x600001ebd9e0_0 .var "reg_write_out_dm_wb", 0 0;
o0x138028670 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001ebda70_0 .net "reset", 0 0, o0x138028670;  0 drivers
E_0x600002290f30 .event posedge, v0x600001ebda70_0;
S_0x13060c9f0 .scope module, "EX_DM" "EX_DM_register" 3 191, 6 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 32 "ALU_result_out_ex_dm";
    .port_info 2 /INPUT 1 "mem_read_in";
    .port_info 3 /INPUT 1 "mem_write_in";
    .port_info 4 /INPUT 32 "Write_data_in";
    .port_info 5 /INPUT 5 "rd_in_ex_dm";
    .port_info 6 /OUTPUT 32 "Mem_address";
    .port_info 7 /OUTPUT 1 "mem_read_out_ex_dm";
    .port_info 8 /OUTPUT 1 "mem_write_out_ex_dm";
    .port_info 9 /OUTPUT 32 "Write_data_out";
    .port_info 10 /INPUT 1 "mem_to_reg_in";
    .port_info 11 /INPUT 1 "reg_write_in";
    .port_info 12 /OUTPUT 1 "mem_to_reg_out_ex_dm";
    .port_info 13 /OUTPUT 1 "reg_write_out_ex_dm";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "reset";
    .port_info 16 /OUTPUT 5 "rd_out_ex_dm";
v0x600001ebdb90_0 .net "ALU_result", 31 0, v0x600001ebef40_0;  alias, 1 drivers
v0x600001ebdc20_0 .var "ALU_result_out_ex_dm", 31 0;
v0x600001ebdcb0_0 .var "Mem_address", 31 0;
v0x600001ebdd40_0 .net "Write_data_in", 31 0, v0x600001eb0090_0;  alias, 1 drivers
v0x600001ebddd0_0 .var "Write_data_out", 31 0;
v0x600001ebde60_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001ebdef0_0 .var "flag_ex_dm", 0 0;
v0x600001ebdf80_0 .net "mem_read_in", 0 0, v0x600001ebf960_0;  alias, 1 drivers
v0x600001ebe010_0 .var "mem_read_out_ex_dm", 0 0;
v0x600001ebe0a0_0 .net "mem_to_reg_in", 0 0, v0x600001ebfa80_0;  alias, 1 drivers
v0x600001ebe130_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x600001ebe1c0_0 .net "mem_write_in", 0 0, v0x600001ebfba0_0;  alias, 1 drivers
v0x600001ebe250_0 .var "mem_write_out_ex_dm", 0 0;
v0x600001ebe2e0_0 .net "rd_in_ex_dm", 4 0, v0x600001ebed00_0;  alias, 1 drivers
v0x600001ebe370_0 .var "rd_out_ex_dm", 4 0;
v0x600001ebe400_0 .net "reg_write_in", 0 0, v0x600001eb02d0_0;  alias, 1 drivers
v0x600001ebe490_0 .var "reg_write_out_ex_dm", 0 0;
v0x600001ebe520_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
S_0x1306096f0 .scope module, "Ex" "EX" 3 169, 7 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "rs";
    .port_info 3 /INPUT 32 "rt";
    .port_info 4 /INPUT 32 "sign_ext";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUOp";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "reg_dst";
    .port_info 10 /INPUT 5 "inst_read_reg_addr2";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 32 "pc";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 32 "address";
    .port_info 15 /OUTPUT 32 "resultOut";
    .port_info 16 /OUTPUT 32 "pcout";
    .port_info 17 /OUTPUT 32 "offset";
    .port_info 18 /OUTPUT 5 "rd_out";
P_0x130609860 .param/l "ADD" 0 7 48, C4<000000>;
P_0x1306098a0 .param/l "ADDI" 0 7 45, C4<00>;
P_0x1306098e0 .param/l "BEQ" 0 7 46, C4<01>;
P_0x130609920 .param/l "LW" 0 7 43, C4<00>;
P_0x130609960 .param/l "MUL" 0 7 50, C4<000001>;
P_0x1306099a0 .param/l "RType" 0 7 47, C4<10>;
P_0x1306099e0 .param/l "SUB" 0 7 49, C4<000010>;
P_0x130609a20 .param/l "SW" 0 7 44, C4<00>;
v0x600001ebdb00_0 .var "ALUControl", 3 0;
v0x600001ebe640_0 .net "ALUOp", 1 0, v0x600001ebf330_0;  alias, 1 drivers
v0x600001ebe6d0_0 .net "ALUSrc", 0 0, v0x600001ebf450_0;  alias, 1 drivers
v0x600001ebe760_0 .var "address", 31 0;
v0x600001ebe7f0_0 .net "branch", 0 0, v0x600001ebf570_0;  alias, 1 drivers
v0x600001ebe880_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001ebe910_0 .var "data2", 31 0;
v0x600001ebe9a0_0 .net "funct", 5 0, L_0x600001dbc6e0;  1 drivers
v0x600001ebea30_0 .net "inst_read_reg_addr2", 4 0, v0x600001ebf840_0;  alias, 1 drivers
v0x600001ebeac0_0 .var "offset", 31 0;
v0x600001ebeb50_0 .net "pc", 31 0, v0x600001ebfcc0_0;  alias, 1 drivers
v0x600001ebebe0_0 .var "pcout", 31 0;
v0x600001ebec70_0 .net "rd", 4 0, v0x600001ebfde0_0;  alias, 1 drivers
v0x600001ebed00_0 .var "rd_out", 4 0;
v0x600001ebed90_0 .net "reg_dst", 0 0, v0x600001ebff00_0;  alias, 1 drivers
v0x600001ebee20_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
v0x600001ebeeb0_0 .var "result", 31 0;
v0x600001ebef40_0 .var "resultOut", 31 0;
v0x600001ebefd0_0 .net "rs", 31 0, v0x600001eb0000_0;  alias, 1 drivers
v0x600001ebf060_0 .net "rt", 31 0, v0x600001eb0090_0;  alias, 1 drivers
v0x600001ebf0f0_0 .net "sign_ext", 31 0, v0x600001eb0480_0;  alias, 1 drivers
v0x600001ebf180_0 .net "stall_flag", 0 0, v0x600001eb32a0_0;  alias, 1 drivers
v0x600001ebf210_0 .var "zero", 0 0;
L_0x600001dbc6e0 .part v0x600001eb0480_0, 0, 6;
S_0x1306188e0 .scope module, "ID_EX" "ID_EX_reg" 3 118, 8 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "alu_op";
    .port_info 7 /INPUT 32 "nextpc";
    .port_info 8 /INPUT 32 "reg_file_rd_data1";
    .port_info 9 /INPUT 32 "reg_file_rd_data2";
    .port_info 10 /INPUT 32 "sgn_ext_imm";
    .port_info 11 /INPUT 16 "inst_imm_field";
    .port_info 12 /OUTPUT 32 "nextpc_out";
    .port_info 13 /OUTPUT 32 "reg_file_out_data1";
    .port_info 14 /OUTPUT 32 "reg_file_out_data2";
    .port_info 15 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 16 /OUTPUT 1 "reg_write_out_id_ex";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 18 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 19 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 20 /OUTPUT 1 "branch_out_id_ex";
    .port_info 21 /OUTPUT 1 "alu_src_out_id_ex";
    .port_info 22 /OUTPUT 2 "alu_op_out_id_ex";
    .port_info 23 /INPUT 1 "clk";
    .port_info 24 /INPUT 1 "reset";
    .port_info 25 /INPUT 1 "reg_dst";
    .port_info 26 /OUTPUT 1 "reg_dst_id_ex";
    .port_info 27 /INPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 28 /INPUT 5 "rd_out_id";
    .port_info 29 /OUTPUT 5 "inst_read_reg_addr2_out_id_ex";
    .port_info 30 /OUTPUT 5 "rd_out_id_ex";
v0x600001ebf2a0_0 .net "alu_op", 1 0, v0x600001eb15f0_0;  alias, 1 drivers
v0x600001ebf330_0 .var "alu_op_out_id_ex", 1 0;
v0x600001ebf3c0_0 .net "alu_src", 0 0, v0x600001eb1680_0;  alias, 1 drivers
v0x600001ebf450_0 .var "alu_src_out_id_ex", 0 0;
v0x600001ebf4e0_0 .net "branch", 0 0, v0x600001eb1710_0;  alias, 1 drivers
v0x600001ebf570_0 .var "branch_out_id_ex", 0 0;
v0x600001ebf600_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001ebf690_0 .var "flag_id_ex", 0 0;
v0x600001ebf720_0 .net "inst_imm_field", 15 0, o0x138029570;  alias, 0 drivers
v0x600001ebf7b0_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x600001eb2ac0_0;  alias, 1 drivers
v0x600001ebf840_0 .var "inst_read_reg_addr2_out_id_ex", 4 0;
v0x600001ebf8d0_0 .net "mem_read", 0 0, v0x600001eb1830_0;  alias, 1 drivers
v0x600001ebf960_0 .var "mem_read_out_id_ex", 0 0;
v0x600001ebf9f0_0 .net "mem_to_reg", 0 0, v0x600001eb18c0_0;  alias, 1 drivers
v0x600001ebfa80_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x600001ebfb10_0 .net "mem_write", 0 0, v0x600001eb1950_0;  alias, 1 drivers
v0x600001ebfba0_0 .var "mem_write_out_id_ex", 0 0;
v0x600001ebfc30_0 .net "nextpc", 31 0, v0x600001eb0bd0_0;  alias, 1 drivers
v0x600001ebfcc0_0 .var "nextpc_out", 31 0;
v0x600001ebfd50_0 .net "rd_out_id", 4 0, v0x600001eb2be0_0;  alias, 1 drivers
v0x600001ebfde0_0 .var "rd_out_id_ex", 4 0;
v0x600001ebfe70_0 .net "reg_dst", 0 0, v0x600001eb1a70_0;  alias, 1 drivers
v0x600001ebff00_0 .var "reg_dst_id_ex", 0 0;
v0x600001eb0000_0 .var "reg_file_out_data1", 31 0;
v0x600001eb0090_0 .var "reg_file_out_data2", 31 0;
v0x600001eb0120_0 .net "reg_file_rd_data1", 31 0, v0x600001eb1e60_0;  alias, 1 drivers
v0x600001eb01b0_0 .net "reg_file_rd_data2", 31 0, v0x600001eb1ef0_0;  alias, 1 drivers
v0x600001eb0240_0 .net "reg_write", 0 0, v0x600001eb1b00_0;  alias, 1 drivers
v0x600001eb02d0_0 .var "reg_write_out_id_ex", 0 0;
v0x600001eb0360_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
v0x600001eb03f0_0 .net "sgn_ext_imm", 31 0, v0x600001eb2490_0;  alias, 1 drivers
v0x600001eb0480_0 .var "sgn_ext_imm_out", 31 0;
S_0x130618a50 .scope module, "IF" "IF_ID_reg" 3 55, 9 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
    .port_info 7 /INPUT 1 "reset";
v0x600001eb0510_0 .var "PCplus4Out", 31 0;
v0x600001eb05a0_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb0630_0 .net "currpc", 31 0, v0x600001eb0cf0_0;  alias, 1 drivers
v0x600001eb06c0_0 .var "currpc_out", 31 0;
v0x600001eb0750_0 .var "flag_if_id", 0 0;
v0x600001eb07e0_0 .net "inp_instn", 31 0, v0x600001eb0b40_0;  alias, 1 drivers
v0x600001eb0870_0 .net "nextpc", 31 0, v0x600001eb0bd0_0;  alias, 1 drivers
v0x600001eb0900_0 .var "out_instn", 31 0;
v0x600001eb0990_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
S_0x130619fd0 .scope module, "IM" "Instruction_Memory" 3 39, 10 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "inp_instn";
    .port_info 4 /OUTPUT 32 "nextpc";
    .port_info 5 /OUTPUT 32 "pc_to_branch";
    .port_info 6 /INPUT 1 "reset";
v0x600001eb0a20 .array "Imemory", 1023 0, 31 0;
v0x600001eb0ab0_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb0b40_0 .var "inp_instn", 31 0;
v0x600001eb0bd0_0 .var "nextpc", 31 0;
v0x600001eb0c60_0 .net "pc", 31 0, v0x600001eb0bd0_0;  alias, 1 drivers
v0x600001eb0cf0_0 .var "pc_to_branch", 31 0;
v0x600001eb0d80_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
v0x600001eb0e10_0 .net "stall_flag", 0 0, v0x600001eb3450_0;  alias, 1 drivers
E_0x600002290e70 .event edge, v0x600001ebfc30_0;
E_0x600002290ea0 .event edge, v0x600001ebd200_0;
S_0x13061a140 .scope module, "WB" "WriteBack" 3 235, 11 2 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 32 "alu_data_out";
    .port_info 4 /INPUT 32 "dm_data_out";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "reg_write_out_wb";
    .port_info 9 /OUTPUT 5 "rd_out_wb";
v0x600001eb0ea0_0 .net "alu_data_out", 31 0, v0x600001ebd3b0_0;  alias, 1 drivers
v0x600001eb0f30_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb0fc0_0 .net "dm_data_out", 31 0, v0x600001ebd8c0_0;  alias, 1 drivers
v0x600001eb1050_0 .net "mem_to_reg", 0 0, v0x600001ebd680_0;  alias, 1 drivers
v0x600001eb10e0_0 .net "rd_in_wb", 4 0, v0x600001ebd7a0_0;  alias, 1 drivers
v0x600001eb1170_0 .var "rd_out_wb", 4 0;
v0x600001eb1200_0 .net "reg_write", 0 0, v0x600001ebd9e0_0;  alias, 1 drivers
v0x600001eb1290_0 .var "reg_write_out_wb", 0 0;
v0x600001eb1320_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
v0x600001eb13b0_0 .var "t_rd_out_wb", 4 0;
v0x600001eb1440_0 .var "t_reg_write_out_wb", 0 0;
v0x600001eb14d0_0 .var "t_wb_data", 31 0;
v0x600001eb1560_0 .var "wb_data", 31 0;
S_0x13061a2b0 .scope module, "cu" "ControlUnit" 3 67, 12 1 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "clk";
P_0x130618bc0 .param/l "ADDI" 0 12 12, C4<000100>;
P_0x130618c00 .param/l "BEQ" 0 12 11, C4<000011>;
P_0x130618c40 .param/l "LW" 0 12 9, C4<000001>;
P_0x130618c80 .param/l "RType" 0 12 8, C4<000000>;
P_0x130618cc0 .param/l "SW" 0 12 10, C4<000010>;
v0x600001eb15f0_0 .var "alu_op", 1 0;
v0x600001eb1680_0 .var "alu_src", 0 0;
v0x600001eb1710_0 .var "branch", 0 0;
v0x600001eb17a0_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb1830_0 .var "mem_read", 0 0;
v0x600001eb18c0_0 .var "mem_to_reg", 0 0;
v0x600001eb1950_0 .var "mem_write", 0 0;
v0x600001eb19e0_0 .net "opcode", 5 0, L_0x600001dbd540;  1 drivers
v0x600001eb1a70_0 .var "reg_dst", 0 0;
v0x600001eb1b00_0 .var "reg_write", 0 0;
v0x600001eb1b90_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
S_0x13061a420 .scope module, "tb" "instruction_decoder" 3 91, 13 8 0, S_0x130606a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "stall_flag_if";
    .port_info 2 /INPUT 1 "stall_flag_ex";
    .port_info 3 /OUTPUT 1 "stall_flag_id_out";
    .port_info 4 /OUTPUT 1 "stall_flag_if_out";
    .port_info 5 /OUTPUT 1 "stall_flag_ex_out";
    .port_info 6 /INPUT 1 "reg_write_cu";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 5 "inst_read_reg_addr1";
    .port_info 10 /INPUT 5 "inst_read_reg_addr2";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 32 "reg_wr_data";
    .port_info 13 /INPUT 16 "inst_imm_field";
    .port_info 14 /INPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 16 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 17 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 18 /OUTPUT 32 "sgn_ext_imm";
    .port_info 19 /OUTPUT 32 "imm_sgn_ext_lft_shft";
    .port_info 20 /INPUT 5 "reg_wr_addr_wb";
    .port_info 21 /OUTPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 22 /OUTPUT 5 "rd_out_id";
v0x600001eb25b0_0 .net *"_ivl_2", 29 0, L_0x600001dbcb40;  1 drivers
L_0x138060010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eb2640_0 .net *"_ivl_4", 1 0, L_0x138060010;  1 drivers
v0x600001eb26d0_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb2760_0 .var "flag_reg_wr_addr_wb", 4 0;
v0x600001eb27f0_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x600001eb2880_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600001dbcbe0;  alias, 1 drivers
v0x600001eb2910_0 .net "inst_imm_field", 15 0, L_0x600001dbc960;  1 drivers
v0x600001eb29a0_0 .net "inst_read_reg_addr1", 4 0, L_0x600001dbcc80;  1 drivers
v0x600001eb2a30_0 .net "inst_read_reg_addr2", 4 0, L_0x600001dbca00;  1 drivers
v0x600001eb2ac0_0 .var "inst_read_reg_addr2_out_id", 4 0;
v0x600001eb2b50_0 .net "rd", 4 0, L_0x600001dbc8c0;  1 drivers
v0x600001eb2be0_0 .var "rd_out_id", 4 0;
v0x600001eb2c70_0 .net "reg_file_rd_data1", 31 0, v0x600001eb1e60_0;  alias, 1 drivers
v0x600001eb2d00_0 .net "reg_file_rd_data2", 31 0, v0x600001eb1ef0_0;  alias, 1 drivers
v0x600001eb2d90_0 .net "reg_wr_addr_wb", 4 0, v0x600001eb1170_0;  alias, 1 drivers
v0x600001eb2e20_0 .net "reg_wr_data", 31 0, v0x600001eb1560_0;  alias, 1 drivers
v0x600001eb2eb0_0 .net "reg_write", 0 0, v0x600001eb1290_0;  alias, 1 drivers
v0x600001eb2f40_0 .net "reg_write_cu", 0 0, v0x600001eb1b00_0;  alias, 1 drivers
v0x600001eb2fd0 .array "registers_flag", 31 0, 0 0;
v0x600001eb3060_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
v0x600001eb30f0_0 .net "sgn_ext_imm", 31 0, v0x600001eb2490_0;  alias, 1 drivers
v0x600001eb3180_0 .net "stall_flag", 0 0, v0x600001eb3330_0;  alias, 1 drivers
v0x600001eb3210_0 .net "stall_flag_ex", 0 0, v0x600001eb32a0_0;  alias, 1 drivers
v0x600001eb32a0_0 .var "stall_flag_ex_out", 0 0;
v0x600001eb3330_0 .var "stall_flag_id_out", 0 0;
v0x600001eb33c0_0 .net "stall_flag_if", 0 0, v0x600001eb3450_0;  alias, 1 drivers
v0x600001eb3450_0 .var "stall_flag_if_out", 0 0;
L_0x600001dbcb40 .part v0x600001eb2490_0, 0, 30;
L_0x600001dbcbe0 .concat [ 2 30 0 0], L_0x138060010, L_0x600001dbcb40;
S_0x13061a7c0 .scope module, "registerFile" "RegisterFile" 13 116, 14 1 0, S_0x13061a420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 5 "inst_read_reg_addr1";
    .port_info 2 /INPUT 5 "inst_read_reg_addr2";
    .port_info 3 /INPUT 5 "reg_wr_addr";
    .port_info 4 /INPUT 32 "reg_wr_data";
    .port_info 5 /INPUT 1 "reg_wr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 8 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 9 /INPUT 1 "reset";
v0x600001eb1c20_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb1cb0_0 .var/i "i", 31 0;
v0x600001eb1d40_0 .net "inst_read_reg_addr1", 4 0, L_0x600001dbcc80;  alias, 1 drivers
v0x600001eb1dd0_0 .net "inst_read_reg_addr2", 4 0, L_0x600001dbca00;  alias, 1 drivers
v0x600001eb1e60_0 .var "reg_file_rd_data1", 31 0;
v0x600001eb1ef0_0 .var "reg_file_rd_data2", 31 0;
v0x600001eb1f80_0 .net "reg_wr", 0 0, v0x600001eb1290_0;  alias, 1 drivers
v0x600001eb2010_0 .net "reg_wr_addr", 4 0, v0x600001eb1170_0;  alias, 1 drivers
v0x600001eb20a0_0 .net "reg_wr_data", 31 0, v0x600001eb1560_0;  alias, 1 drivers
v0x600001eb2130 .array "registers", 31 0, 31 0;
v0x600001eb21c0 .array "registers_flag", 31 0, 0 0;
v0x600001eb2250_0 .net "reset", 0 0, v0x600001eb55f0_0;  alias, 1 drivers
v0x600001eb22e0_0 .net "stall_flag", 0 0, v0x600001eb3330_0;  alias, 1 drivers
E_0x600002290ba0 .event edge, v0x600001ebd320_0;
S_0x13061a930 .scope module, "signExtend" "SignExtend" 13 119, 15 1 0, S_0x13061a420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall_flag";
    .port_info 2 /INPUT 16 "inp";
    .port_info 3 /OUTPUT 32 "out";
v0x600001eb2370_0 .net "clk", 0 0, v0x600001eb3c30_0;  alias, 1 drivers
v0x600001eb2400_0 .net "inp", 15 0, L_0x600001dbc960;  alias, 1 drivers
v0x600001eb2490_0 .var "out", 31 0;
v0x600001eb2520_0 .net "stall_flag", 0 0, v0x600001eb3330_0;  alias, 1 drivers
    .scope S_0x13060b290;
T_0 ;
    %wait E_0x6000022911a0;
    %load/vec4 v0x600001ebcea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x600001ebcc60_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600001ebccf0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x600001ebcc60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x600001ebcd80_0;
    %jmp/1 T_0.5, 9;
T_0.4 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_0.5, 9;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x600001ebce10_0, 0, 5;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x130619fd0;
T_1 ;
    %vpi_call 10 15 "$readmemb", "m.bin", v0x600001eb0a20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x130619fd0;
T_2 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eb0bd0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x130619fd0;
T_3 ;
    %wait E_0x600002290ea0;
    %vpi_call 10 30 "$display", "INSTRUCTION MEMORY: time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b stall = %b\012", $time, v0x600001eb0b40_0, v0x600001eb0bd0_0, v0x600001eb0cf0_0, v0x600001eb0e10_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x130619fd0;
T_4 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb0e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600001eb0c60_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600001eb0a20, 4;
    %store/vec4 v0x600001eb0b40_0, 0, 32;
    %load/vec4 v0x600001eb0c60_0;
    %store/vec4 v0x600001eb0cf0_0, 0, 32;
    %load/vec4 v0x600001eb0c60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x600001eb0bd0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x130619fd0;
T_5 ;
    %wait E_0x600002290e70;
    %load/vec4 v0x600001eb0bd0_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 10 47 "$finish" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x130618a50;
T_6 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001eb0750_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x130618a50;
T_7 ;
    %wait E_0x600002291fe0;
    %load/vec4 v0x600001eb0870_0;
    %assign/vec4 v0x600001eb0510_0, 0;
    %load/vec4 v0x600001eb0630_0;
    %assign/vec4 v0x600001eb06c0_0, 0;
    %load/vec4 v0x600001eb07e0_0;
    %store/vec4 v0x600001eb0900_0, 0, 32;
    %vpi_call 9 19 "$display", "time = %3d IF ID: Ouput inst: %b", $time, v0x600001eb0900_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x13061a2b0;
T_8 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb18c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eb15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1b00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13061a2b0;
T_9 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb19e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1b00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001eb15f0_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eb15f0_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eb15f0_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1b00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001eb15f0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb1950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb1b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eb15f0_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13061a7c0;
T_10 ;
    %wait E_0x600002290ba0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb21c0, 0, 4;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13061a7c0;
T_11 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb1d40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001eb2130, 4;
    %store/vec4 v0x600001eb1e60_0, 0, 32;
    %load/vec4 v0x600001eb1dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001eb2130, 4;
    %store/vec4 v0x600001eb1ef0_0, 0, 32;
    %vpi_call 14 76 "$display", "REGISTER FILE: time=%3d, register data1=%d, register data2=%d \012", $time, v0x600001eb1e60_0, v0x600001eb1ef0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x13061a7c0;
T_12 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb1f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x600001eb20a0_0;
    %load/vec4 v0x600001eb2010_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600001eb2130, 4, 0;
    %load/vec4 v0x600001eb2010_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001eb2130, 4;
    %vpi_call 14 85 "$display", "REGISTER FILE: time=%3d, ans=%b addr=%b data=%b \012", $time, S<0,vec4,u32>, v0x600001eb2010_0, v0x600001eb20a0_0 {1 0 0};
T_12.0 ;
    %vpi_call 14 87 "$display", "REGISTER FILE: time: %3d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001eb1cb0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x600001eb1cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %vpi_call 14 89 "$display", "Register ", v0x600001eb1cb0_0, " ", &A<v0x600001eb2130, v0x600001eb1cb0_0 > {0 0 0};
    %load/vec4 v0x600001eb1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001eb1cb0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13061a930;
T_13 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb2520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x600001eb2400_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x600001eb2400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x600001eb2400_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_13.4, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600001eb2400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.5, 9;
T_13.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_13.5, 9;
 ; End of false expr.
    %blend;
T_13.5;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0x600001eb2490_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13061a420;
T_14 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb3450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb3330_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13061a420;
T_15 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb2b50_0;
    %assign/vec4 v0x600001eb2be0_0, 0;
    %load/vec4 v0x600001eb2a30_0;
    %assign/vec4 v0x600001eb2ac0_0, 0;
    %load/vec4 v0x600001eb29a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001eb2fd0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x600001eb2a30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001eb2fd0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb3450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eb3330_0, 0;
T_15.0 ;
    %vpi_call 13 105 "$display", "INSTRUCTION DECODER: time = %3d, Register file: read reg 1 = %d, read reg 2 = %d", $time, v0x600001eb29a0_0, v0x600001eb2a30_0 {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x13061a420;
T_16 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb3180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x600001eb2910_0;
    %assign/vec4 v0x600001eb27f0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13061a420;
T_17 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001eb2d90_0;
    %assign/vec4 v0x600001eb2760_0, 0;
    %load/vec4 v0x600001eb2eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001eb2d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001eb2fd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb3450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb3330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eb32a0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1306188e0;
T_18 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ebf690_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1306188e0;
T_19 ;
    %wait E_0x600002291fe0;
    %load/vec4 v0x600001ebfc30_0;
    %assign/vec4 v0x600001ebfcc0_0, 0;
    %load/vec4 v0x600001ebf4e0_0;
    %assign/vec4 v0x600001ebf570_0, 0;
    %load/vec4 v0x600001eb0120_0;
    %assign/vec4 v0x600001eb0000_0, 0;
    %load/vec4 v0x600001eb01b0_0;
    %assign/vec4 v0x600001eb0090_0, 0;
    %load/vec4 v0x600001eb03f0_0;
    %assign/vec4 v0x600001eb0480_0, 0;
    %load/vec4 v0x600001ebfd50_0;
    %assign/vec4 v0x600001ebfde0_0, 0;
    %load/vec4 v0x600001ebf7b0_0;
    %assign/vec4 v0x600001ebf840_0, 0;
    %load/vec4 v0x600001eb0240_0;
    %assign/vec4 v0x600001eb02d0_0, 0;
    %load/vec4 v0x600001ebf9f0_0;
    %assign/vec4 v0x600001ebfa80_0, 0;
    %load/vec4 v0x600001ebfb10_0;
    %assign/vec4 v0x600001ebfba0_0, 0;
    %load/vec4 v0x600001ebf8d0_0;
    %assign/vec4 v0x600001ebf960_0, 0;
    %load/vec4 v0x600001ebf3c0_0;
    %assign/vec4 v0x600001ebf450_0, 0;
    %load/vec4 v0x600001ebf2a0_0;
    %assign/vec4 v0x600001ebf330_0, 0;
    %load/vec4 v0x600001ebfe70_0;
    %assign/vec4 v0x600001ebff00_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1306096f0;
T_20 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001ebed90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x600001ebea30_0;
    %store/vec4 v0x600001ebed00_0, 0, 5;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001ebec70_0;
    %store/vec4 v0x600001ebed00_0, 0, 5;
T_20.1 ;
    %load/vec4 v0x600001ebf180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x600001ebe6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x600001ebf060_0;
    %store/vec4 v0x600001ebe910_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x600001ebf0f0_0;
    %store/vec4 v0x600001ebe910_0, 0, 32;
T_20.5 ;
    %load/vec4 v0x600001ebeb50_0;
    %store/vec4 v0x600001ebebe0_0, 0, 32;
    %load/vec4 v0x600001ebe640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %load/vec4 v0x600001ebf0f0_0;
    %store/vec4 v0x600001ebeac0_0, 0, 32;
    %load/vec4 v0x600001ebeac0_0;
    %store/vec4 v0x600001ebe910_0, 0, 32;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %load/vec4 v0x600001ebf0f0_0;
    %store/vec4 v0x600001ebeac0_0, 0, 32;
    %load/vec4 v0x600001ebeac0_0;
    %store/vec4 v0x600001ebe910_0, 0, 32;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x600001ebe9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %jmp T_20.15;
T_20.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %jmp T_20.15;
T_20.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001ebdb00_0, 0, 4;
    %jmp T_20.15;
T_20.15 ;
    %pop/vec4 1;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %load/vec4 v0x600001ebefd0_0;
    %load/vec4 v0x600001ebe910_0;
    %cmp/e;
    %jmp/0xz  T_20.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ebf210_0, 0, 1;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ebf210_0, 0, 1;
T_20.17 ;
    %load/vec4 v0x600001ebdb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %jmp T_20.21;
T_20.18 ;
    %vpi_call 7 116 "$display", "EXECUTION UNIT: time = %3d, data1=%d, data2=%d \012", $time, v0x600001ebefd0_0, v0x600001ebe910_0 {0 0 0};
    %load/vec4 v0x600001ebefd0_0;
    %load/vec4 v0x600001ebe910_0;
    %add;
    %store/vec4 v0x600001ebeeb0_0, 0, 32;
    %jmp T_20.21;
T_20.19 ;
    %load/vec4 v0x600001ebefd0_0;
    %load/vec4 v0x600001ebe910_0;
    %sub;
    %store/vec4 v0x600001ebeeb0_0, 0, 32;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v0x600001ebefd0_0;
    %load/vec4 v0x600001ebe910_0;
    %mul;
    %store/vec4 v0x600001ebeeb0_0, 0, 32;
    %jmp T_20.21;
T_20.21 ;
    %pop/vec4 1;
    %load/vec4 v0x600001ebe7f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001ebf210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %load/vec4 v0x600001ebf0f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600001ebeac0_0, 0, 32;
T_20.22 ;
    %load/vec4 v0x600001ebe7f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001ebf210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %load/vec4 v0x600001ebf0f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600001ebeac0_0, 0, 32;
    %load/vec4 v0x600001ebeac0_0;
    %load/vec4 v0x600001ebeb50_0;
    %add;
    %store/vec4 v0x600001ebe760_0, 0, 32;
    %load/vec4 v0x600001ebe760_0;
    %store/vec4 v0x600001ebebe0_0, 0, 32;
T_20.24 ;
    %load/vec4 v0x600001ebeeb0_0;
    %store/vec4 v0x600001ebef40_0, 0, 32;
    %vpi_call 7 146 "$display", "EXECUTION UNIT: ", v0x600001ebef40_0 {0 0 0};
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1306096f0;
T_21 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ebf210_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13060c9f0;
T_22 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ebdef0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13060c9f0;
T_23 ;
    %wait E_0x600002291fe0;
    %load/vec4 v0x600001ebdb90_0;
    %assign/vec4 v0x600001ebdc20_0, 0;
    %load/vec4 v0x600001ebe2e0_0;
    %assign/vec4 v0x600001ebe370_0, 0;
    %load/vec4 v0x600001ebdf80_0;
    %assign/vec4 v0x600001ebe010_0, 0;
    %load/vec4 v0x600001ebe1c0_0;
    %assign/vec4 v0x600001ebe250_0, 0;
    %load/vec4 v0x600001ebdd40_0;
    %assign/vec4 v0x600001ebddd0_0, 0;
    %load/vec4 v0x600001ebe0a0_0;
    %assign/vec4 v0x600001ebe130_0, 0;
    %load/vec4 v0x600001ebe400_0;
    %assign/vec4 v0x600001ebe490_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x130617d80;
T_24 ;
    %wait E_0x6000022912f0;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
    %jmp T_24;
    .thread T_24;
    .scope S_0x130617d80;
T_25 ;
    %wait E_0x600002291200;
    %load/vec4 v0x600001ebcfc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %ix/getv 4, v0x600001ebcf30_0;
    %load/vec4a v0x600001ebd290, 4;
    %assign/vec4 v0x600001ebd0e0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x130617d80;
T_26 ;
    %wait E_0x600002291fe0;
    %load/vec4 v0x600001ebd050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x600001ebd170_0;
    %ix/getv 3, v0x600001ebcf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ebd290, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x130610350;
T_27 ;
    %wait E_0x600002290f30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ebd560_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x130610350;
T_28 ;
    %wait E_0x600002291fe0;
    %load/vec4 v0x600001ebd710_0;
    %assign/vec4 v0x600001ebd7a0_0, 0;
    %load/vec4 v0x600001ebd5f0_0;
    %assign/vec4 v0x600001ebd680_0, 0;
    %load/vec4 v0x600001ebd950_0;
    %assign/vec4 v0x600001ebd9e0_0, 0;
    %load/vec4 v0x600001ebd830_0;
    %assign/vec4 v0x600001ebd8c0_0, 0;
    %load/vec4 v0x600001ebd440_0;
    %assign/vec4 v0x600001ebd3b0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x13061a140;
T_29 ;
    %wait E_0x600002291200;
    %vpi_call 11 17 "$display", "Writeback rd_in", v0x600001eb10e0_0 {0 0 0};
    %load/vec4 v0x600001eb10e0_0;
    %assign/vec4 v0x600001eb13b0_0, 0;
    %load/vec4 v0x600001eb1200_0;
    %assign/vec4 v0x600001eb1440_0, 0;
    %load/vec4 v0x600001eb1050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x600001eb0fc0_0;
    %assign/vec4 v0x600001eb14d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600001eb0ea0_0;
    %assign/vec4 v0x600001eb14d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x13061a140;
T_30 ;
    %wait E_0x600002291fe0;
    %load/vec4 v0x600001eb13b0_0;
    %store/vec4 v0x600001eb1170_0, 0, 5;
    %load/vec4 v0x600001eb1440_0;
    %store/vec4 v0x600001eb1290_0, 0, 1;
    %load/vec4 v0x600001eb14d0_0;
    %store/vec4 v0x600001eb1560_0, 0, 32;
    %vpi_call 11 31 "$display", "Writeback ", v0x600001eb1170_0, " ", v0x600001eb1560_0 {0 0 0};
    %jmp T_30;
    .thread T_30;
    .scope S_0x130606a50;
T_31 ;
    %wait E_0x600002290ea0;
    %delay 100000, 0;
    %load/vec4 v0x600001eb3c30_0;
    %inv;
    %assign/vec4 v0x600001eb3c30_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x130606a50;
T_32 ;
    %vpi_call 3 256 "$monitor", "MONTIOR: time=%3d, reg_wr_data=%d \012", $time, v0x600001eb5290_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001eb55f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001eb3c30_0, 0, 1;
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./decode_unit/Mux2_1_5.v";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
