13:11:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/anubhav/workspace/hls_example/vitis/temp_xsdb_launch_script.tcl
13:11:28 INFO  : Registering command handlers for Vitis TCF services
13:11:37 INFO  : XSCT server has started successfully.
13:11:37 INFO  : plnx-install-location is set to ''
13:11:37 INFO  : Successfully done setting XSCT server connection channel  
13:11:38 INFO  : Successfully done setting workspace for the tool. 
13:11:38 INFO  : Successfully done query RDI_DATADIR 
13:11:38 INFO  : Platform repository initialization has completed.
13:21:14 INFO  : Launching XSCT server: xsct -n  -interactive /home/anubhav/workspace/hls_example/vitis/temp_xsdb_launch_script.tcl
13:21:14 INFO  : Launching XSCT server: xsct -n  -interactive /home/anubhav/workspace/hls_example/vitis/temp_xsdb_launch_script.tcl
13:21:15 INFO  : Registering command handlers for Vitis TCF services
13:21:19 INFO  : XSCT server has started successfully.
13:21:19 INFO  : plnx-install-location is set to ''
13:21:19 INFO  : Successfully done setting XSCT server connection channel  
13:21:19 INFO  : Successfully done query RDI_DATADIR 
13:21:19 INFO  : Successfully done setting workspace for the tool. 
13:21:20 ERROR : (XSDB Server)couldn't read file "/home/anubhav/workspace/hls_example/vitis/temp_xsdb_launch_script.tcl": no such file or directory

13:21:21 INFO  : Platform repository initialization has completed.
13:24:14 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
13:26:15 INFO  : Result from executing command 'getProjects': hls_wrapper
13:26:15 INFO  : Result from executing command 'getPlatforms': ULTRA96V2|/opt/xilinx/platforms/ULTRA96V2/ULTRA96V2.xpfm;u96v2_sbc_base|/opt/xilinx/platforms/u96v2_sbc_base/u96v2_sbc_base.xpfm
13:26:15 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:26:15 INFO  : Platform 'hls_wrapper' is added to custom repositories.
13:26:25 INFO  : Platform 'hls_wrapper' is added to custom repositories.
14:07:27 INFO  : Result from executing command 'getProjects': hls_wrapper
14:07:27 INFO  : Result from executing command 'getPlatforms': ULTRA96V2|/opt/xilinx/platforms/ULTRA96V2/ULTRA96V2.xpfm;hls_wrapper|/home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hls_wrapper.xpfm;u96v2_sbc_base|/opt/xilinx/platforms/u96v2_sbc_base/u96v2_sbc_base.xpfm
14:07:30 INFO  : Checking for BSP changes to sync application flags for project 'hls_example'...
14:08:20 INFO  : Checking for BSP changes to sync application flags for project 'hls_example'...
14:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:08:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:09:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:10:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:11:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:11:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:14:04 INFO  : Device configured successfully with "/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit"
14:14:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:12 INFO  : 'jtag frequency' command is executed.
14:14:12 INFO  : Context for 'APU' is selected.
14:14:12 INFO  : System reset is completed.
14:14:15 INFO  : 'after 3000' command is executed.
14:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:14:18 INFO  : Device configured successfully with "/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit"
14:14:18 INFO  : Context for 'APU' is selected.
14:14:18 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hw/hls_wrapper.xsa'.
14:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:18 INFO  : Context for 'APU' is selected.
14:14:18 INFO  : Sourcing of '/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/psinit/ps7_init.tcl' is done.
14:14:18 INFO  : 'ps7_init' command is executed.
14:14:18 INFO  : 'ps7_post_config' command is executed.
14:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:18 INFO  : The application '/home/anubhav/workspace/hls_example/vitis/hls_example/Debug/hls_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hw/hls_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/hls_example/vitis/hls_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/hls_example/vitis/hls_example/Debug/hls_example.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:18 INFO  : 'con' command is executed.
14:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:18 INFO  : Launch script is exported to file '/home/anubhav/workspace/hls_example/vitis/hls_example_system/_ide/scripts/systemdebugger_hls_example_system_standalone.tcl'
14:16:23 INFO  : Disconnected from the channel tcfchan#3.
14:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:16:24 INFO  : 'jtag frequency' command is executed.
14:16:24 INFO  : Context for 'APU' is selected.
14:16:24 INFO  : System reset is completed.
14:16:26 INFO  : Checking for BSP changes to sync application flags for project 'hls_example'...
14:16:27 INFO  : 'after 3000' command is executed.
14:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:16:29 INFO  : Device configured successfully with "/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit"
14:16:29 INFO  : Context for 'APU' is selected.
14:16:29 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hw/hls_wrapper.xsa'.
14:16:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:29 INFO  : Context for 'APU' is selected.
14:16:29 INFO  : Sourcing of '/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/psinit/ps7_init.tcl' is done.
14:16:30 INFO  : 'ps7_init' command is executed.
14:16:30 INFO  : 'ps7_post_config' command is executed.
14:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:30 INFO  : The application '/home/anubhav/workspace/hls_example/vitis/hls_example/Debug/hls_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hw/hls_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/hls_example/vitis/hls_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/hls_example/vitis/hls_example/Debug/hls_example.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:30 INFO  : 'con' command is executed.
14:16:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:30 INFO  : Launch script is exported to file '/home/anubhav/workspace/hls_example/vitis/hls_example_system/_ide/scripts/systemdebugger_hls_example_system_standalone.tcl'
14:16:36 INFO  : Checking for BSP changes to sync application flags for project 'hls_example'...
14:16:44 INFO  : Checking for BSP changes to sync application flags for project 'hls_example'...
14:17:00 INFO  : Disconnected from the channel tcfchan#4.
14:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:01 INFO  : 'jtag frequency' command is executed.
14:17:01 INFO  : Context for 'APU' is selected.
14:17:01 INFO  : System reset is completed.
14:17:04 INFO  : 'after 3000' command is executed.
14:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:17:06 INFO  : Device configured successfully with "/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit"
14:17:06 INFO  : Context for 'APU' is selected.
14:17:06 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hw/hls_wrapper.xsa'.
14:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:06 INFO  : Context for 'APU' is selected.
14:17:06 INFO  : Sourcing of '/home/anubhav/workspace/hls_example/vitis/hls_example/_ide/psinit/ps7_init.tcl' is done.
14:17:07 INFO  : 'ps7_init' command is executed.
14:17:07 INFO  : 'ps7_post_config' command is executed.
14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : The application '/home/anubhav/workspace/hls_example/vitis/hls_example/Debug/hls_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/hls_example/vitis/hls_example/_ide/bitstream/hls_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/hls_example/vitis/hls_wrapper/export/hls_wrapper/hw/hls_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/hls_example/vitis/hls_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/hls_example/vitis/hls_example/Debug/hls_example.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : 'con' command is executed.
14:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:07 INFO  : Launch script is exported to file '/home/anubhav/workspace/hls_example/vitis/hls_example_system/_ide/scripts/systemdebugger_hls_example_system_standalone.tcl'
16:58:44 INFO  : Disconnected from the channel tcfchan#6.
