module i_synchronizer#(parameter WIDTH=3)(
	input clk, input rst_n, input [WIDTH:0] d_in,
  input [WIDTH:0] q1,
       	input  [WIDTH:0] d_out
);

assert property(@(posedge clk) (!rst_n) |-> (q1 == 0));
assert property(@(posedge clk) (!rst_n) |-> (d_out == 0));
assert property(@(posedge clk) (rst_n && $past(rst_n) && $rose(clk)) |-> (q1 == $past(d_in)));
assert property(@(posedge clk) (rst_n && $past(rst_n) && $rose(clk)) |-> (d_out == $past(q1)));
assert property(@(posedge clk) (rst_n && $past(rst_n) && $rose(clk)) |-> (d_out == $past(d_in, 2)));
endmodule
