[2025-09-18 03:01:06] START suite=qualcomm_srv trace=srv473_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv473_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2641492 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5051208 heartbeat IPC: 4.15 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5051208 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5051208 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13694276 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22144704 heartbeat IPC: 1.183 cumulative IPC: 1.17 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30467126 heartbeat IPC: 1.202 cumulative IPC: 1.18 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 38900668 heartbeat IPC: 1.186 cumulative IPC: 1.182 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47396316 heartbeat IPC: 1.177 cumulative IPC: 1.181 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55843283 heartbeat IPC: 1.184 cumulative IPC: 1.181 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 64227142 heartbeat IPC: 1.193 cumulative IPC: 1.183 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72542089 heartbeat IPC: 1.203 cumulative IPC: 1.185 (Simulation time: 00 hr 10 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv473_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 81052699 heartbeat IPC: 1.175 cumulative IPC: 1.184 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 84580392 cumulative IPC: 1.182 (Simulation time: 00 hr 12 min 20 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 84580392 cumulative IPC: 1.182 (Simulation time: 00 hr 12 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv473_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.182 instructions: 100000001 cycles: 84580392
CPU 0 Branch Prediction Accuracy: 91.5% MPKI: 14.99 Average ROB Occupancy at Mispredict: 27.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2818
BRANCH_INDIRECT: 0.4185
BRANCH_CONDITIONAL: 12.62
BRANCH_DIRECT_CALL: 0.703
BRANCH_INDIRECT_CALL: 0.5126
BRANCH_RETURN: 0.4594


====Backend Stall Breakdown====
ROB_STALL: 173915
LQ_STALL: 0
SQ_STALL: 597061


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.55385
REPLAY_LOAD: 72.92405
NON_REPLAY_LOAD: 15.080849

== Total ==
ADDR_TRANS: 16712
REPLAY_LOAD: 11522
NON_REPLAY_LOAD: 145681

== Counts ==
ADDR_TRANS: 130
REPLAY_LOAD: 158
NON_REPLAY_LOAD: 9660

cpu0->cpu0_STLB TOTAL        ACCESS:    1762326 HIT:    1756905 MISS:       5421 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762326 HIT:    1756905 MISS:       5421 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 219 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7985016 HIT:    6951045 MISS:    1033971 MSHR_MERGE:      76807
cpu0->cpu0_L2C LOAD         ACCESS:    6195820 HIT:    5443983 MISS:     751837 MSHR_MERGE:      11316
cpu0->cpu0_L2C RFO          ACCESS:     537342 HIT:     395538 MISS:     141804 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     323643 HIT:     204230 MISS:     119413 MSHR_MERGE:      65491
cpu0->cpu0_L2C WRITE        ACCESS:     918383 HIT:     906264 MISS:      12119 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9828 HIT:       1030 MISS:       8798 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     350843 ISSUED:     204010 USEFUL:      13991 USELESS:       9427
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14420373 HIT:    8062698 MISS:    6357675 MSHR_MERGE:    1532764
cpu0->cpu0_L1I LOAD         ACCESS:   14420373 HIT:    8062698 MISS:    6357675 MSHR_MERGE:    1532764
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30459174 HIT:   26906856 MISS:    3552318 MSHR_MERGE:    1488172
cpu0->cpu0_L1D LOAD         ACCESS:   16855906 HIT:   15121139 MISS:    1734767 MSHR_MERGE:     363849
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     580521 HIT:     344067 MISS:     236454 MSHR_MERGE:      90404
cpu0->cpu0_L1D WRITE        ACCESS:   13011482 HIT:   11440224 MISS:    1571258 MSHR_MERGE:    1033908
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11265 HIT:       1426 MISS:       9839 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:     842034 ISSUED:     580515 USEFUL:      38518 USELESS:      39207
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12066576 HIT:   10342399 MISS:    1724177 MSHR_MERGE:     867896
cpu0->cpu0_ITLB LOAD         ACCESS:   12066576 HIT:   10342399 MISS:    1724177 MSHR_MERGE:     867896
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.132 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28269402 HIT:   27063045 MISS:    1206357 MSHR_MERGE:     300312
cpu0->cpu0_DTLB LOAD         ACCESS:   28269402 HIT:   27063045 MISS:    1206357 MSHR_MERGE:     300312
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.193 cycles
cpu0->LLC TOTAL        ACCESS:    1162812 HIT:    1080593 MISS:      82219 MSHR_MERGE:       2464
cpu0->LLC LOAD         ACCESS:     740521 HIT:     715844 MISS:      24677 MSHR_MERGE:        339
cpu0->LLC RFO          ACCESS:     141802 HIT:     103014 MISS:      38788 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      53921 HIT:      39846 MISS:      14075 MSHR_MERGE:       2125
cpu0->LLC WRITE        ACCESS:     217770 HIT:     217480 MISS:        290 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8798 HIT:       4409 MISS:       4389 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4844
  ROW_BUFFER_MISS:      74616
  AVG DBUS CONGESTED CYCLE: 3.607
Channel 0 WQ ROW_BUFFER_HIT:       1730
  ROW_BUFFER_MISS:      35845
  FULL:          0
Channel 0 REFRESHES ISSUED:       7049

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527778       412773        76245         5083
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          470          369          194
  STLB miss resolved @ L2C                0          246          277          400          141
  STLB miss resolved @ LLC                0          374          545         2320          937
  STLB miss resolved @ MEM                0            1          198         2218         2330

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156861        54084      1150620       108722          698
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          273          128           36
  STLB miss resolved @ L2C                0          211          258           38            7
  STLB miss resolved @ LLC                0           81          277          456          102
  STLB miss resolved @ MEM                0            3           95          290          149
[2025-09-18 03:13:27] END   suite=qualcomm_srv trace=srv473_ap (rc=0)
