// Seed: 4292659824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_5  = 32'd72,
    parameter id_7  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  output wire id_11;
  inout wire _id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_1
  );
  inout wire id_8;
  input wire _id_7;
  input wire id_6;
  input wire _id_5;
  inout uwire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  logic [id_7  ==  -1 : id_5  !=  id_10] id_12;
endmodule
