/* Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM1270T144) Path("D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer/output_files/") File("fryer.pof") MfrSpec(OpMask(1) SEC_Device(EPM1270T144) Child_OpMask(2 1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
