import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    w1 = std_wire(32);
    w2 = std_wire(32);
    w3 = std_wire(32);
    @external r = std_reg(32);
    @external p = std_reg(32);
  }
  wires {
    group write_p {
      w1.in = r.out;
      p.write_en = 1'd1;
      write_p[done] = p.done;
    }
    p.in = w1.out;
    w3.in = w1.out;
  }
  control {
    write_p;
  }
}
