Verilog implementation of a simple CPU based on NandToTetris.
