;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-2
	DJN -1, @-20
	SUB <0, @2
	SUB <121, 106
	SUB <0, @2
	ADD 130, 9
	ADD 130, 9
	MOV -1, <-30
	CMP 12, @10
	ADD 210, 30
	SPL -7, @-420
	SUB 4, @-2
	SUB <0, @2
	JMP -1, @-30
	ADD 210, 30
	SUB 0, @42
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	CMP 0, @42
	CMP 0, @42
	SLT 1, <1
	SUB 4, @-2
	SUB -6, <-920
	ADD 210, 30
	ADD 210, 30
	ADD 114, 0
	SUB @127, 100
	SLT 421, 1
	ADD 210, 30
	MOV -4, <-20
	ADD 270, 0
	SUB @127, 100
	SUB -7, <-420
	ADD 270, 0
	SUB -7, <-420
	SUB @0, @2
	SUB #72, @200
	SPL 300, 90
	SPL 0, <-2
	SPL 0, <-2
	SUB 0, @42
	SPL 0, <-2
	SUB 4, @-2
	SUB 4, @-2
	SUB @1, 2
	MOV -1, <-30
