#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b1fd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17b2160 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17bea20 .functor NOT 1, L_0x17ea050, C4<0>, C4<0>, C4<0>;
L_0x17e9db0 .functor XOR 1, L_0x17e9c50, L_0x17e9d10, C4<0>, C4<0>;
L_0x17e9f40 .functor XOR 1, L_0x17e9db0, L_0x17e9e70, C4<0>, C4<0>;
v0x17e58d0_0 .net *"_ivl_10", 0 0, L_0x17e9e70;  1 drivers
v0x17e59d0_0 .net *"_ivl_12", 0 0, L_0x17e9f40;  1 drivers
v0x17e5ab0_0 .net *"_ivl_2", 0 0, L_0x17e7800;  1 drivers
v0x17e5b70_0 .net *"_ivl_4", 0 0, L_0x17e9c50;  1 drivers
v0x17e5c50_0 .net *"_ivl_6", 0 0, L_0x17e9d10;  1 drivers
v0x17e5d80_0 .net *"_ivl_8", 0 0, L_0x17e9db0;  1 drivers
v0x17e5e60_0 .net "a", 0 0, v0x17e2250_0;  1 drivers
v0x17e5f00_0 .net "b", 0 0, v0x17e22f0_0;  1 drivers
v0x17e5fa0_0 .net "c", 0 0, v0x17e2390_0;  1 drivers
v0x17e6040_0 .var "clk", 0 0;
v0x17e60e0_0 .net "d", 0 0, v0x17e24d0_0;  1 drivers
v0x17e6180_0 .net "q_dut", 0 0, L_0x17e9af0;  1 drivers
v0x17e6220_0 .net "q_ref", 0 0, L_0x17bea90;  1 drivers
v0x17e62c0_0 .var/2u "stats1", 159 0;
v0x17e6360_0 .var/2u "strobe", 0 0;
v0x17e6400_0 .net "tb_match", 0 0, L_0x17ea050;  1 drivers
v0x17e64c0_0 .net "tb_mismatch", 0 0, L_0x17bea20;  1 drivers
v0x17e6580_0 .net "wavedrom_enable", 0 0, v0x17e25c0_0;  1 drivers
v0x17e6620_0 .net "wavedrom_title", 511 0, v0x17e2660_0;  1 drivers
L_0x17e7800 .concat [ 1 0 0 0], L_0x17bea90;
L_0x17e9c50 .concat [ 1 0 0 0], L_0x17bea90;
L_0x17e9d10 .concat [ 1 0 0 0], L_0x17e9af0;
L_0x17e9e70 .concat [ 1 0 0 0], L_0x17bea90;
L_0x17ea050 .cmp/eeq 1, L_0x17e7800, L_0x17e9f40;
S_0x17b22f0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17b2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x179dea0 .functor OR 1, v0x17e2250_0, v0x17e22f0_0, C4<0>, C4<0>;
L_0x17b2a50 .functor OR 1, v0x17e2390_0, v0x17e24d0_0, C4<0>, C4<0>;
L_0x17bea90 .functor AND 1, L_0x179dea0, L_0x17b2a50, C4<1>, C4<1>;
v0x17bec90_0 .net *"_ivl_0", 0 0, L_0x179dea0;  1 drivers
v0x17bed30_0 .net *"_ivl_2", 0 0, L_0x17b2a50;  1 drivers
v0x179dff0_0 .net "a", 0 0, v0x17e2250_0;  alias, 1 drivers
v0x179e090_0 .net "b", 0 0, v0x17e22f0_0;  alias, 1 drivers
v0x17e16d0_0 .net "c", 0 0, v0x17e2390_0;  alias, 1 drivers
v0x17e17e0_0 .net "d", 0 0, v0x17e24d0_0;  alias, 1 drivers
v0x17e18a0_0 .net "q", 0 0, L_0x17bea90;  alias, 1 drivers
S_0x17e1a00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17b2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17e2250_0 .var "a", 0 0;
v0x17e22f0_0 .var "b", 0 0;
v0x17e2390_0 .var "c", 0 0;
v0x17e2430_0 .net "clk", 0 0, v0x17e6040_0;  1 drivers
v0x17e24d0_0 .var "d", 0 0;
v0x17e25c0_0 .var "wavedrom_enable", 0 0;
v0x17e2660_0 .var "wavedrom_title", 511 0;
E_0x17acf70/0 .event negedge, v0x17e2430_0;
E_0x17acf70/1 .event posedge, v0x17e2430_0;
E_0x17acf70 .event/or E_0x17acf70/0, E_0x17acf70/1;
E_0x17ad1c0 .event posedge, v0x17e2430_0;
E_0x17969f0 .event negedge, v0x17e2430_0;
S_0x17e1d50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17e1a00;
 .timescale -12 -12;
v0x17e1f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17e2050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17e1a00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17e27c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17b2160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17e6950 .functor NOT 1, v0x17e22f0_0, C4<0>, C4<0>, C4<0>;
L_0x17e69e0 .functor AND 1, v0x17e2250_0, L_0x17e6950, C4<1>, C4<1>;
L_0x17e6a70 .functor NOT 1, v0x17e2390_0, C4<0>, C4<0>, C4<0>;
L_0x17e6ae0 .functor AND 1, L_0x17e69e0, L_0x17e6a70, C4<1>, C4<1>;
L_0x17e6bd0 .functor AND 1, L_0x17e6ae0, v0x17e24d0_0, C4<1>, C4<1>;
L_0x17e6c90 .functor NOT 1, v0x17e2250_0, C4<0>, C4<0>, C4<0>;
L_0x17e6d40 .functor AND 1, L_0x17e6c90, v0x17e22f0_0, C4<1>, C4<1>;
L_0x17e6e00 .functor NOT 1, v0x17e2390_0, C4<0>, C4<0>, C4<0>;
L_0x17e6ec0 .functor AND 1, L_0x17e6d40, L_0x17e6e00, C4<1>, C4<1>;
L_0x17e6fd0 .functor NOT 1, v0x17e24d0_0, C4<0>, C4<0>, C4<0>;
L_0x17e70a0 .functor AND 1, L_0x17e6ec0, L_0x17e6fd0, C4<1>, C4<1>;
L_0x17e7160 .functor OR 1, L_0x17e6bd0, L_0x17e70a0, C4<0>, C4<0>;
L_0x17e72e0 .functor NOT 1, v0x17e2250_0, C4<0>, C4<0>, C4<0>;
L_0x17e7350 .functor AND 1, L_0x17e72e0, v0x17e22f0_0, C4<1>, C4<1>;
L_0x17e7270 .functor AND 1, L_0x17e7350, v0x17e2390_0, C4<1>, C4<1>;
L_0x17e74e0 .functor NOT 1, v0x17e24d0_0, C4<0>, C4<0>, C4<0>;
L_0x17e75e0 .functor AND 1, L_0x17e7270, L_0x17e74e0, C4<1>, C4<1>;
L_0x17e76f0 .functor OR 1, L_0x17e7160, L_0x17e75e0, C4<0>, C4<0>;
L_0x17e78a0 .functor NOT 1, v0x17e2250_0, C4<0>, C4<0>, C4<0>;
L_0x17e7a20 .functor AND 1, L_0x17e78a0, v0x17e22f0_0, C4<1>, C4<1>;
L_0x17e7ca0 .functor AND 1, L_0x17e7a20, v0x17e2390_0, C4<1>, C4<1>;
L_0x17e7e70 .functor AND 1, L_0x17e7ca0, v0x17e24d0_0, C4<1>, C4<1>;
L_0x17e8100 .functor OR 1, L_0x17e76f0, L_0x17e7e70, C4<0>, C4<0>;
L_0x17e8210 .functor NOT 1, v0x17e22f0_0, C4<0>, C4<0>, C4<0>;
L_0x17e8350 .functor AND 1, v0x17e2250_0, L_0x17e8210, C4<1>, C4<1>;
L_0x17e8410 .functor NOT 1, v0x17e2390_0, C4<0>, C4<0>, C4<0>;
L_0x17e8560 .functor AND 1, L_0x17e8350, L_0x17e8410, C4<1>, C4<1>;
L_0x17e8670 .functor AND 1, L_0x17e8560, v0x17e24d0_0, C4<1>, C4<1>;
L_0x17e8820 .functor OR 1, L_0x17e8100, L_0x17e8670, C4<0>, C4<0>;
L_0x17e8930 .functor NOT 1, v0x17e22f0_0, C4<0>, C4<0>, C4<0>;
L_0x17e8aa0 .functor AND 1, v0x17e2250_0, L_0x17e8930, C4<1>, C4<1>;
L_0x17e8b60 .functor AND 1, L_0x17e8aa0, v0x17e2390_0, C4<1>, C4<1>;
L_0x17e8d30 .functor AND 1, L_0x17e8b60, v0x17e24d0_0, C4<1>, C4<1>;
L_0x17e8df0 .functor OR 1, L_0x17e8820, L_0x17e8d30, C4<0>, C4<0>;
L_0x17e9020 .functor AND 1, v0x17e2250_0, v0x17e22f0_0, C4<1>, C4<1>;
L_0x17e9090 .functor NOT 1, v0x17e2390_0, C4<0>, C4<0>, C4<0>;
L_0x17e9230 .functor AND 1, L_0x17e9020, L_0x17e9090, C4<1>, C4<1>;
L_0x17e9340 .functor AND 1, L_0x17e9230, v0x17e24d0_0, C4<1>, C4<1>;
L_0x17e9540 .functor OR 1, L_0x17e8df0, L_0x17e9340, C4<0>, C4<0>;
L_0x17e9650 .functor AND 1, v0x17e2250_0, v0x17e22f0_0, C4<1>, C4<1>;
L_0x17e9810 .functor AND 1, L_0x17e9650, v0x17e2390_0, C4<1>, C4<1>;
L_0x17e98d0 .functor AND 1, L_0x17e9810, v0x17e24d0_0, C4<1>, C4<1>;
L_0x17e9af0 .functor OR 1, L_0x17e9540, L_0x17e98d0, C4<0>, C4<0>;
v0x17e2ab0_0 .net *"_ivl_0", 0 0, L_0x17e6950;  1 drivers
v0x17e2b90_0 .net *"_ivl_10", 0 0, L_0x17e6c90;  1 drivers
v0x17e2c70_0 .net *"_ivl_12", 0 0, L_0x17e6d40;  1 drivers
v0x17e2d60_0 .net *"_ivl_14", 0 0, L_0x17e6e00;  1 drivers
v0x17e2e40_0 .net *"_ivl_16", 0 0, L_0x17e6ec0;  1 drivers
v0x17e2f70_0 .net *"_ivl_18", 0 0, L_0x17e6fd0;  1 drivers
v0x17e3050_0 .net *"_ivl_2", 0 0, L_0x17e69e0;  1 drivers
v0x17e3130_0 .net *"_ivl_20", 0 0, L_0x17e70a0;  1 drivers
v0x17e3210_0 .net *"_ivl_22", 0 0, L_0x17e7160;  1 drivers
v0x17e32f0_0 .net *"_ivl_24", 0 0, L_0x17e72e0;  1 drivers
v0x17e33d0_0 .net *"_ivl_26", 0 0, L_0x17e7350;  1 drivers
v0x17e34b0_0 .net *"_ivl_28", 0 0, L_0x17e7270;  1 drivers
v0x17e3590_0 .net *"_ivl_30", 0 0, L_0x17e74e0;  1 drivers
v0x17e3670_0 .net *"_ivl_32", 0 0, L_0x17e75e0;  1 drivers
v0x17e3750_0 .net *"_ivl_34", 0 0, L_0x17e76f0;  1 drivers
v0x17e3830_0 .net *"_ivl_36", 0 0, L_0x17e78a0;  1 drivers
v0x17e3910_0 .net *"_ivl_38", 0 0, L_0x17e7a20;  1 drivers
v0x17e39f0_0 .net *"_ivl_4", 0 0, L_0x17e6a70;  1 drivers
v0x17e3ad0_0 .net *"_ivl_40", 0 0, L_0x17e7ca0;  1 drivers
v0x17e3bb0_0 .net *"_ivl_42", 0 0, L_0x17e7e70;  1 drivers
v0x17e3c90_0 .net *"_ivl_44", 0 0, L_0x17e8100;  1 drivers
v0x17e3d70_0 .net *"_ivl_46", 0 0, L_0x17e8210;  1 drivers
v0x17e3e50_0 .net *"_ivl_48", 0 0, L_0x17e8350;  1 drivers
v0x17e3f30_0 .net *"_ivl_50", 0 0, L_0x17e8410;  1 drivers
v0x17e4010_0 .net *"_ivl_52", 0 0, L_0x17e8560;  1 drivers
v0x17e40f0_0 .net *"_ivl_54", 0 0, L_0x17e8670;  1 drivers
v0x17e41d0_0 .net *"_ivl_56", 0 0, L_0x17e8820;  1 drivers
v0x17e42b0_0 .net *"_ivl_58", 0 0, L_0x17e8930;  1 drivers
v0x17e4390_0 .net *"_ivl_6", 0 0, L_0x17e6ae0;  1 drivers
v0x17e4470_0 .net *"_ivl_60", 0 0, L_0x17e8aa0;  1 drivers
v0x17e4550_0 .net *"_ivl_62", 0 0, L_0x17e8b60;  1 drivers
v0x17e4630_0 .net *"_ivl_64", 0 0, L_0x17e8d30;  1 drivers
v0x17e4710_0 .net *"_ivl_66", 0 0, L_0x17e8df0;  1 drivers
v0x17e4a00_0 .net *"_ivl_68", 0 0, L_0x17e9020;  1 drivers
v0x17e4ae0_0 .net *"_ivl_70", 0 0, L_0x17e9090;  1 drivers
v0x17e4bc0_0 .net *"_ivl_72", 0 0, L_0x17e9230;  1 drivers
v0x17e4ca0_0 .net *"_ivl_74", 0 0, L_0x17e9340;  1 drivers
v0x17e4d80_0 .net *"_ivl_76", 0 0, L_0x17e9540;  1 drivers
v0x17e4e60_0 .net *"_ivl_78", 0 0, L_0x17e9650;  1 drivers
v0x17e4f40_0 .net *"_ivl_8", 0 0, L_0x17e6bd0;  1 drivers
v0x17e5020_0 .net *"_ivl_80", 0 0, L_0x17e9810;  1 drivers
v0x17e5100_0 .net *"_ivl_82", 0 0, L_0x17e98d0;  1 drivers
v0x17e51e0_0 .net "a", 0 0, v0x17e2250_0;  alias, 1 drivers
v0x17e5280_0 .net "b", 0 0, v0x17e22f0_0;  alias, 1 drivers
v0x17e5370_0 .net "c", 0 0, v0x17e2390_0;  alias, 1 drivers
v0x17e5460_0 .net "d", 0 0, v0x17e24d0_0;  alias, 1 drivers
v0x17e5550_0 .net "q", 0 0, L_0x17e9af0;  alias, 1 drivers
S_0x17e56b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17b2160;
 .timescale -12 -12;
E_0x17acd10 .event anyedge, v0x17e6360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17e6360_0;
    %nor/r;
    %assign/vec4 v0x17e6360_0, 0;
    %wait E_0x17acd10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17e1a00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17e24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e22f0_0, 0;
    %assign/vec4 v0x17e2250_0, 0;
    %wait E_0x17969f0;
    %wait E_0x17ad1c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17e24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e22f0_0, 0;
    %assign/vec4 v0x17e2250_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17acf70;
    %load/vec4 v0x17e2250_0;
    %load/vec4 v0x17e22f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17e2390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17e24d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17e24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e22f0_0, 0;
    %assign/vec4 v0x17e2250_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17e2050;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17acf70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17e24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e22f0_0, 0;
    %assign/vec4 v0x17e2250_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17b2160;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e6040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e6360_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17b2160;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17e6040_0;
    %inv;
    %store/vec4 v0x17e6040_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17b2160;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17e2430_0, v0x17e64c0_0, v0x17e5e60_0, v0x17e5f00_0, v0x17e5fa0_0, v0x17e60e0_0, v0x17e6220_0, v0x17e6180_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17b2160;
T_7 ;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17b2160;
T_8 ;
    %wait E_0x17acf70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17e62c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e62c0_0, 4, 32;
    %load/vec4 v0x17e6400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e62c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17e62c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e62c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17e6220_0;
    %load/vec4 v0x17e6220_0;
    %load/vec4 v0x17e6180_0;
    %xor;
    %load/vec4 v0x17e6220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e62c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17e62c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17e62c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/circuit3/iter2/response0/top_module.sv";
