Flow report for fpgaFM_matrix
Thu Aug 12 22:08:46 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------+
; Flow Summary                                                                                     ;
+------------------------------------+-------------------------------------------------------------+
; Flow Status                        ; Flow Failed - Thu Aug 12 22:08:46 2021                      ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition ;
; Revision Name                      ; fpgaFM_matrix                                               ;
; Top-level Entity Name              ; fpgaFM_matrix                                               ;
; Family                             ; MAX 10                                                      ;
; Device                             ; 10M50DAF484C7G                                              ;
; Timing Models                      ; Final                                                       ;
; Total logic elements               ; N/A until Partition Merge                                   ;
;     Total combinational functions  ; N/A until Partition Merge                                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                                   ;
; Total registers                    ; N/A until Partition Merge                                   ;
; Total pins                         ; N/A until Partition Merge                                   ;
; Total virtual pins                 ; N/A until Partition Merge                                   ;
; Total memory bits                  ; N/A until Partition Merge                                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                                   ;
; Total PLLs                         ; N/A until Partition Merge                                   ;
; UFM blocks                         ; N/A until Partition Merge                                   ;
; ADC blocks                         ; N/A until Partition Merge                                   ;
+------------------------------------+-------------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/12/2021 22:08:38 ;
; Main task         ; Compilation         ;
; Revision Name     ; fpgaFM_matrix       ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                          ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------------+-----------------------------------+
; Assignment Name                     ; Value                                                       ; Default Value ; Entity Name       ; Section Id                        ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 178780615904087.162883131812688                             ; --            ; --                ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                         ; --            ; --                ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                         ; --            ; --                ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                         ; --            ; --                ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                         ; --            ; --                ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                                           ; --            ; --                ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)                             ; <None>        ; --                ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                        ; --            ; --                ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                          ; --            ; --                ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                           ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/sqrRom4096_7_bb.v                                  ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/sqrRom4096_6_bb.v                                  ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/sawRom4096_7_bb.v                                  ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/sawRom4096_6_bb.v                                  ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/onChipFIFO_inst.v                                  ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/onChipFIFO_bb.v                                    ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/mult16_ip_bb.v                                     ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/mult8x16_ip_inst.v                                 ; --            ; --                ; --                                ;
; MISC_FILE                           ; IP_files/mult8x16_ip_bb.v                                   ; --            ; --                ; --                                ;
; MISC_FILE                           ; fpgaSynth/synthesis/../fpgaSynth.cmp                        ; --            ; --                ; --                                ;
; MISC_FILE                           ; fpgaSynth/synthesis/../../fpgaSynth.qsys                    ; --            ; --                ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                      ; --            ; DE10_LITE_Default ; Top                               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                      ; --            ; --                ; Top                               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                      ; --            ; fpgaSynth         ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                      ; --            ; DE10_LITE_Default ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                      ; --            ; --                ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                      ; --            ; fpgaSynth         ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                      ; --            ; DE10_LITE_Default ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                      ; --            ; --                ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                      ; --            ; fpgaSynth         ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                         ; --            ; --                ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                       ; --            ; --                ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                ; --            ; --                ; --                                ;
; SLD_FILE                            ; fpgaSynth/synthesis/fpgaSynth.regmap                        ; --            ; --                ; --                                ;
; SLD_FILE                            ; fpgaSynth/synthesis/fpgaSynth.debuginfo                     ; --            ; --                ; --                                ;
; SLD_INFO                            ; QSYS_NAME fpgaSynth HAS_SOPCINFO 1 GENERATION_ID 1627698169 ; --            ; fpgaSynth         ; --                                ;
; SOPCINFO_FILE                       ; fpgaSynth/synthesis/../../fpgaSynth.sopcinfo                ; --            ; --                ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                          ; --            ; --                ; --                                ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 4731 MB             ; 00:00:20                           ;
; Total                ; 00:00:09     ; --                      ; --                  ; 00:00:20                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-OT4JLP6  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off fpgaFM_matrix -c fpgaFM_matrix



