[{"id": "1", "content": "Define the module TopModule with the specified inputs and outputs.\n\nRetrieved Related Information:\n- clk: input clock signal\n- When r is low and on the rising edge of clk, q follows d.\n\n", "source": "input clk, input d, input r, output q", "parent_tasks": []}, {"id": "2", "content": "Implement a D flip-flop with a synchronous reset. When reset (r) is high, set the output (q) to 0 regardless of the input (d). When reset is low, the output (q) should follow the input (d) at the rising edge of the clock (clk).\n\nRetrieved Related Information:\n- clk: input clock signal (Type:Signal)\n- d: input data signal (Type:Signal)\n- r: input reset signal (Type:Signal)\n- q: output signal of the D flip flop (Type:Signal)\n- When r is low and on the rising edge of clk, q follows d. (Type:StateTransition)\n- When r is high, q is reset to 0 regardless of clk and d. (Type:StateTransition)\n\n", "source": "The module should implement a simple D flip flop with active high synchronous reset (reset output to 0).", "parent_tasks": ["1"]}]