# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4

PortSystem          1.0

name                iverilog
version             10.3
categories          science
license             GPL-2+
platforms           darwin
maintainers         paf_at_keeh_dot_net

description         Icarus Verilog

long_description    Icarus Verilog is a Verilog simulation and synthesis tool. \
                    It operates as a compiler, compiling source code writen in \
                    Verilog (IEEE-1364) into some target format. For batch \
                    simulation, the compiler can generate C++ code that is \
                    compiled and linked with a run time library (called \
                    \"vvm\") then executed as a command to run the simulation. \
                    For synthesis, the compiler generates netlists in the \
                    desired format.

homepage            http://iverilog.icarus.com/
master_sites        ftp://ftp.icarus.com/pub/eda/verilog/v10/
distname            verilog-${version}

checksums           rmd160  e6d58c825399404698c1e865aa71be45556e78be \
                    sha256  86bd45e7e12d1bc8772c3cdd394e68a9feccb2a6d14aaf7dae0773b7274368ef \
                    size 1698889

depends_lib         port:bzip2 \
                    port:readline \
                    port:zlib

test.run            yes
test.target         check

destroot.destdir    prefix=${destroot}${prefix}

post-destroot {
    set docdir ${destroot}${prefix}/share/doc/${name}
    xinstall -d ${docdir}
    copy ${worksrcpath}/examples ${docdir}
    xinstall -m 644 {*}[glob ${worksrcpath}/*.txt] ${docdir}
    xinstall -d ${docdir}/vvp
    xinstall -m 644 {*}[glob ${worksrcpath}/vvp/*.txt] ${docdir}/vvp
    xinstall -m 644 -W ${worksrcpath} cadpli/cadpli.txt ivlpp/ivlpp.txt \
        ${docdir}
}

platform darwin 8 {
    depends_build-append    port:bison
}

# g++-4.2: -E, -S, -save-temps and -M options are not allowed with multiple -arch flags
universal_variant   no

livecheck.type      regex
livecheck.url       ${master_sites}
livecheck.regex     "verilog-(\\d+(?:\\.\\d+)*)${extract.suffix}"
