
*** Running vivado
    with args -log Full_Adder_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_Adder_tb.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Full_Adder_tb.tcl -notrace
Command: synth_design -top Full_Adder_tb -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22144
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 831.879 ; gain = 412.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Full_Adder_tb' [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v:1]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Half_Adder' [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Half_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Half_Adder' (0#1) [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Half_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (0#1) [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v:23]
WARNING: [Synth 8-639] system function call 'urandom_range' not supported [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v:16]
WARNING: [Synth 8-639] system function call 'urandom_range' not supported [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v:17]
WARNING: [Synth 8-639] system function call 'urandom_range' not supported [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v:18]
WARNING: [Synth 8-85] always block has no event control specified [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder_tb' (0#1) [D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 921.090 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 921.090 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 921.090 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 921.090 ; gain = 501.430
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.363 ; gain = 723.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1143.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d4214784
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1260.172 ; gain = 865.363
INFO: [Common 17-1381] The checkpoint 'D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.runs/synth_1/Full_Adder_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Full_Adder_tb_utilization_synth.rpt -pb Full_Adder_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 16:36:31 2023...
