
freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d44  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08006ee4  08006ee4  00016ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800703c  0800703c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800703c  0800703c  0001703c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007044  08007044  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007044  08007044  00017044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007048  08007048  00017048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800704c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b3c  20000074  080070c0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bb0  080070c0  00024bb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fa2  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031fb  00000000  00000000  00036046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00039248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f90  00000000  00000000  0003a300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000476c  00000000  00000000  0003b290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013323  00000000  00000000  0003f9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d6af  00000000  00000000  00052d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f03ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cac  00000000  00000000  000f0420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006ecc 	.word	0x08006ecc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006ecc 	.word	0x08006ecc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000588:	f000 fbae 	bl	8000ce8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058c:	f000 f832 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 f938 	bl	8000804 <MX_GPIO_Init>
  MX_DMA_Init();
 8000594:	f000 f916 	bl	80007c4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000598:	f000 f8ea 	bl	8000770 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800059c:	f000 f888 	bl	80006b0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, valueAdc, 2);
 80005a0:	2202      	movs	r2, #2
 80005a2:	490c      	ldr	r1, [pc, #48]	; (80005d4 <main+0x50>)
 80005a4:	480c      	ldr	r0, [pc, #48]	; (80005d8 <main+0x54>)
 80005a6:	f000 fc55 	bl	8000e54 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005aa:	f002 fe65 	bl	8003278 <osKernelInitialize>
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
  TaskAHandle = osThreadNew(functionA, 0, &TaskA_attributes);
 80005ae:	4a0b      	ldr	r2, [pc, #44]	; (80005dc <main+0x58>)
 80005b0:	2100      	movs	r1, #0
 80005b2:	480b      	ldr	r0, [pc, #44]	; (80005e0 <main+0x5c>)
 80005b4:	f002 feaa 	bl	800330c <osThreadNew>
 80005b8:	4603      	mov	r3, r0
 80005ba:	4a0a      	ldr	r2, [pc, #40]	; (80005e4 <main+0x60>)
 80005bc:	6013      	str	r3, [r2, #0]
  TaskBHandle = osThreadNew(functionB, 0, &TaskB_attributes);
 80005be:	4a0a      	ldr	r2, [pc, #40]	; (80005e8 <main+0x64>)
 80005c0:	2100      	movs	r1, #0
 80005c2:	480a      	ldr	r0, [pc, #40]	; (80005ec <main+0x68>)
 80005c4:	f002 fea2 	bl	800330c <osThreadNew>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4a09      	ldr	r2, [pc, #36]	; (80005f0 <main+0x6c>)
 80005cc:	6013      	str	r3, [r2, #0]
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 80005ce:	f002 fe77 	bl	80032c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d2:	e7fe      	b.n	80005d2 <main+0x4e>
 80005d4:	20000184 	.word	0x20000184
 80005d8:	20000090 	.word	0x20000090
 80005dc:	08006f3c 	.word	0x08006f3c
 80005e0:	08000839 	.word	0x08000839
 80005e4:	2000017c 	.word	0x2000017c
 80005e8:	08006f60 	.word	0x08006f60
 80005ec:	08000865 	.word	0x08000865
 80005f0:	20000180 	.word	0x20000180

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b094      	sub	sp, #80	; 0x50
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0320 	add.w	r3, r7, #32
 80005fe:	2230      	movs	r2, #48	; 0x30
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f005 fce3 	bl	8005fce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	f107 030c 	add.w	r3, r7, #12
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
 8000612:	609a      	str	r2, [r3, #8]
 8000614:	60da      	str	r2, [r3, #12]
 8000616:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000618:	2300      	movs	r3, #0
 800061a:	60bb      	str	r3, [r7, #8]
 800061c:	4b22      	ldr	r3, [pc, #136]	; (80006a8 <SystemClock_Config+0xb4>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	4a21      	ldr	r2, [pc, #132]	; (80006a8 <SystemClock_Config+0xb4>)
 8000622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000626:	6413      	str	r3, [r2, #64]	; 0x40
 8000628:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <SystemClock_Config+0xb4>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800062c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000634:	2300      	movs	r3, #0
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	4b1c      	ldr	r3, [pc, #112]	; (80006ac <SystemClock_Config+0xb8>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a1b      	ldr	r2, [pc, #108]	; (80006ac <SystemClock_Config+0xb8>)
 800063e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000642:	6013      	str	r3, [r2, #0]
 8000644:	4b19      	ldr	r3, [pc, #100]	; (80006ac <SystemClock_Config+0xb8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000650:	2302      	movs	r3, #2
 8000652:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000654:	2301      	movs	r3, #1
 8000656:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000658:	2310      	movs	r3, #16
 800065a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800065c:	2300      	movs	r3, #0
 800065e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000660:	f107 0320 	add.w	r3, r7, #32
 8000664:	4618      	mov	r0, r3
 8000666:	f001 fdb9 	bl	80021dc <HAL_RCC_OscConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000670:	f000 f942 	bl	80008f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000674:	230f      	movs	r3, #15
 8000676:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000678:	2300      	movs	r3, #0
 800067a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000688:	f107 030c 	add.w	r3, r7, #12
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f002 f81c 	bl	80026cc <HAL_RCC_ClockConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800069a:	f000 f92d 	bl	80008f8 <Error_Handler>
  }
}
 800069e:	bf00      	nop
 80006a0:	3750      	adds	r7, #80	; 0x50
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40007000 	.word	0x40007000

080006b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006b6:	463b      	mov	r3, r7
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006c2:	4b28      	ldr	r3, [pc, #160]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006c4:	4a28      	ldr	r2, [pc, #160]	; (8000768 <MX_ADC1_Init+0xb8>)
 80006c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80006c8:	4b26      	ldr	r3, [pc, #152]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006ca:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006d0:	4b24      	ldr	r3, [pc, #144]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80006d6:	4b23      	ldr	r3, [pc, #140]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006d8:	2201      	movs	r2, #1
 80006da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006dc:	4b21      	ldr	r3, [pc, #132]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006de:	2201      	movs	r2, #1
 80006e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006e2:	4b20      	ldr	r3, [pc, #128]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ea:	4b1e      	ldr	r3, [pc, #120]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006f0:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006f2:	4a1e      	ldr	r2, [pc, #120]	; (800076c <MX_ADC1_Init+0xbc>)
 80006f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f6:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80006fc:	4b19      	ldr	r3, [pc, #100]	; (8000764 <MX_ADC1_Init+0xb4>)
 80006fe:	2202      	movs	r2, #2
 8000700:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000702:	4b18      	ldr	r3, [pc, #96]	; (8000764 <MX_ADC1_Init+0xb4>)
 8000704:	2201      	movs	r2, #1
 8000706:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800070a:	4b16      	ldr	r3, [pc, #88]	; (8000764 <MX_ADC1_Init+0xb4>)
 800070c:	2201      	movs	r2, #1
 800070e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000710:	4814      	ldr	r0, [pc, #80]	; (8000764 <MX_ADC1_Init+0xb4>)
 8000712:	f000 fb5b 	bl	8000dcc <HAL_ADC_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800071c:	f000 f8ec 	bl	80008f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000720:	2300      	movs	r3, #0
 8000722:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000724:	2301      	movs	r3, #1
 8000726:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000728:	2307      	movs	r3, #7
 800072a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800072c:	463b      	mov	r3, r7
 800072e:	4619      	mov	r1, r3
 8000730:	480c      	ldr	r0, [pc, #48]	; (8000764 <MX_ADC1_Init+0xb4>)
 8000732:	f000 fc9d 	bl	8001070 <HAL_ADC_ConfigChannel>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800073c:	f000 f8dc 	bl	80008f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000740:	2301      	movs	r3, #1
 8000742:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000744:	2302      	movs	r3, #2
 8000746:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000748:	463b      	mov	r3, r7
 800074a:	4619      	mov	r1, r3
 800074c:	4805      	ldr	r0, [pc, #20]	; (8000764 <MX_ADC1_Init+0xb4>)
 800074e:	f000 fc8f 	bl	8001070 <HAL_ADC_ConfigChannel>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000758:	f000 f8ce 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800075c:	bf00      	nop
 800075e:	3710      	adds	r7, #16
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000090 	.word	0x20000090
 8000768:	40012000 	.word	0x40012000
 800076c:	0f000001 	.word	0x0f000001

08000770 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000774:	4b11      	ldr	r3, [pc, #68]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 8000776:	4a12      	ldr	r2, [pc, #72]	; (80007c0 <MX_USART1_UART_Init+0x50>)
 8000778:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800077a:	4b10      	ldr	r3, [pc, #64]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 800077c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000780:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000788:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000794:	4b09      	ldr	r3, [pc, #36]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 8000796:	220c      	movs	r2, #12
 8000798:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079a:	4b08      	ldr	r3, [pc, #32]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	; (80007bc <MX_USART1_UART_Init+0x4c>)
 80007a8:	f002 f970 	bl	8002a8c <HAL_UART_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007b2:	f000 f8a1 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000138 	.word	0x20000138
 80007c0:	40011000 	.word	0x40011000

080007c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <MX_DMA_Init+0x3c>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a0b      	ldr	r2, [pc, #44]	; (8000800 <MX_DMA_Init+0x3c>)
 80007d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <MX_DMA_Init+0x3c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2105      	movs	r1, #5
 80007ea:	2038      	movs	r0, #56	; 0x38
 80007ec:	f000 ffcb 	bl	8001786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007f0:	2038      	movs	r0, #56	; 0x38
 80007f2:	f000 ffe4 	bl	80017be <HAL_NVIC_EnableIRQ>

}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800

08000804 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	4b09      	ldr	r3, [pc, #36]	; (8000834 <MX_GPIO_Init+0x30>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a08      	ldr	r2, [pc, #32]	; (8000834 <MX_GPIO_Init+0x30>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b06      	ldr	r3, [pc, #24]	; (8000834 <MX_GPIO_Init+0x30>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

}
 8000826:	bf00      	nop
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	40023800 	.word	0x40023800

08000838 <functionA>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_functionA */
void functionA(void *argument)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
  	printf("%d %d\n", valueAdc[0], valueAdc[1]);
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <functionA+0x24>)
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	4619      	mov	r1, r3
 8000846:	4b05      	ldr	r3, [pc, #20]	; (800085c <functionA+0x24>)
 8000848:	885b      	ldrh	r3, [r3, #2]
 800084a:	461a      	mov	r2, r3
 800084c:	4804      	ldr	r0, [pc, #16]	; (8000860 <functionA+0x28>)
 800084e:	f005 fc5b 	bl	8006108 <iprintf>
    osDelay(100);
 8000852:	2064      	movs	r0, #100	; 0x64
 8000854:	f002 fdec 	bl	8003430 <osDelay>
  {
 8000858:	e7f2      	b.n	8000840 <functionA+0x8>
 800085a:	bf00      	nop
 800085c:	20000184 	.word	0x20000184
 8000860:	08006ef4 	.word	0x08006ef4

08000864 <functionB>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_functionB */
void functionB(void *argument)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	// PA0 : 서미스터
	// PA1 : CDS
  for(;;)
  {
  	if(valueAdc[0] < 380 && valueAdc[1] < 500) printf("heater on\n");
 800086c:	4b1d      	ldr	r3, [pc, #116]	; (80008e4 <functionB+0x80>)
 800086e:	881b      	ldrh	r3, [r3, #0]
 8000870:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 8000874:	d207      	bcs.n	8000886 <functionB+0x22>
 8000876:	4b1b      	ldr	r3, [pc, #108]	; (80008e4 <functionB+0x80>)
 8000878:	885b      	ldrh	r3, [r3, #2]
 800087a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800087e:	d202      	bcs.n	8000886 <functionB+0x22>
 8000880:	4819      	ldr	r0, [pc, #100]	; (80008e8 <functionB+0x84>)
 8000882:	f005 fcc7 	bl	8006214 <puts>
  	if(valueAdc[0] > 400 && valueAdc[1] < 500) printf("heater off\n");
 8000886:	4b17      	ldr	r3, [pc, #92]	; (80008e4 <functionB+0x80>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800088e:	d907      	bls.n	80008a0 <functionB+0x3c>
 8000890:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <functionB+0x80>)
 8000892:	885b      	ldrh	r3, [r3, #2]
 8000894:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000898:	d202      	bcs.n	80008a0 <functionB+0x3c>
 800089a:	4814      	ldr	r0, [pc, #80]	; (80008ec <functionB+0x88>)
 800089c:	f005 fcba 	bl	8006214 <puts>
  	if(valueAdc[0] < 380 && valueAdc[1] > 550) printf("fan off\n");
 80008a0:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <functionB+0x80>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 80008a8:	d208      	bcs.n	80008bc <functionB+0x58>
 80008aa:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <functionB+0x80>)
 80008ac:	885b      	ldrh	r3, [r3, #2]
 80008ae:	f240 2226 	movw	r2, #550	; 0x226
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d902      	bls.n	80008bc <functionB+0x58>
 80008b6:	480e      	ldr	r0, [pc, #56]	; (80008f0 <functionB+0x8c>)
 80008b8:	f005 fcac 	bl	8006214 <puts>
  	if(valueAdc[0] > 400 && valueAdc[1] > 550) printf("fan on\n");
 80008bc:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <functionB+0x80>)
 80008be:	881b      	ldrh	r3, [r3, #0]
 80008c0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80008c4:	d908      	bls.n	80008d8 <functionB+0x74>
 80008c6:	4b07      	ldr	r3, [pc, #28]	; (80008e4 <functionB+0x80>)
 80008c8:	885b      	ldrh	r3, [r3, #2]
 80008ca:	f240 2226 	movw	r2, #550	; 0x226
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d902      	bls.n	80008d8 <functionB+0x74>
 80008d2:	4808      	ldr	r0, [pc, #32]	; (80008f4 <functionB+0x90>)
 80008d4:	f005 fc9e 	bl	8006214 <puts>
    osDelay(1000);
 80008d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008dc:	f002 fda8 	bl	8003430 <osDelay>
  	if(valueAdc[0] < 380 && valueAdc[1] < 500) printf("heater on\n");
 80008e0:	e7c4      	b.n	800086c <functionB+0x8>
 80008e2:	bf00      	nop
 80008e4:	20000184 	.word	0x20000184
 80008e8:	08006efc 	.word	0x08006efc
 80008ec:	08006f08 	.word	0x08006f08
 80008f0:	08006f14 	.word	0x08006f14
 80008f4:	08006f1c 	.word	0x08006f1c

080008f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fc:	b672      	cpsid	i
}
 80008fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000900:	e7fe      	b.n	8000900 <Error_Handler+0x8>
	...

08000904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b12      	ldr	r3, [pc, #72]	; (8000958 <HAL_MspInit+0x54>)
 8000910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000912:	4a11      	ldr	r2, [pc, #68]	; (8000958 <HAL_MspInit+0x54>)
 8000914:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000918:	6453      	str	r3, [r2, #68]	; 0x44
 800091a:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <HAL_MspInit+0x54>)
 800091c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <HAL_MspInit+0x54>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	4a0a      	ldr	r2, [pc, #40]	; (8000958 <HAL_MspInit+0x54>)
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000934:	6413      	str	r3, [r2, #64]	; 0x40
 8000936:	4b08      	ldr	r3, [pc, #32]	; (8000958 <HAL_MspInit+0x54>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	210f      	movs	r1, #15
 8000946:	f06f 0001 	mvn.w	r0, #1
 800094a:	f000 ff1c 	bl	8001786 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	; 0x28
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a2f      	ldr	r2, [pc, #188]	; (8000a38 <HAL_ADC_MspInit+0xdc>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d157      	bne.n	8000a2e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	4b2e      	ldr	r3, [pc, #184]	; (8000a3c <HAL_ADC_MspInit+0xe0>)
 8000984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000986:	4a2d      	ldr	r2, [pc, #180]	; (8000a3c <HAL_ADC_MspInit+0xe0>)
 8000988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800098c:	6453      	str	r3, [r2, #68]	; 0x44
 800098e:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <HAL_ADC_MspInit+0xe0>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b27      	ldr	r3, [pc, #156]	; (8000a3c <HAL_ADC_MspInit+0xe0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a26      	ldr	r2, [pc, #152]	; (8000a3c <HAL_ADC_MspInit+0xe0>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b24      	ldr	r3, [pc, #144]	; (8000a3c <HAL_ADC_MspInit+0xe0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009b6:	2303      	movs	r3, #3
 80009b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ba:	2303      	movs	r3, #3
 80009bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4619      	mov	r1, r3
 80009c8:	481d      	ldr	r0, [pc, #116]	; (8000a40 <HAL_ADC_MspInit+0xe4>)
 80009ca:	f001 fa83 	bl	8001ed4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80009ce:	4b1d      	ldr	r3, [pc, #116]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009d0:	4a1d      	ldr	r2, [pc, #116]	; (8000a48 <HAL_ADC_MspInit+0xec>)
 80009d2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80009d4:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009da:	4b1a      	ldr	r3, [pc, #104]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80009e0:	4b18      	ldr	r3, [pc, #96]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80009e6:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009ec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80009f4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009f6:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 80009f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009fc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80009fe:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 8000a00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a04:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a0c:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a12:	480c      	ldr	r0, [pc, #48]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 8000a14:	f000 feee 	bl	80017f4 <HAL_DMA_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000a1e:	f7ff ff6b 	bl	80008f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 8000a26:	639a      	str	r2, [r3, #56]	; 0x38
 8000a28:	4a06      	ldr	r2, [pc, #24]	; (8000a44 <HAL_ADC_MspInit+0xe8>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a2e:	bf00      	nop
 8000a30:	3728      	adds	r7, #40	; 0x28
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40012000 	.word	0x40012000
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40020000 	.word	0x40020000
 8000a44:	200000d8 	.word	0x200000d8
 8000a48:	40026410 	.word	0x40026410

08000a4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	; 0x28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a19      	ldr	r2, [pc, #100]	; (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d12c      	bne.n	8000ac8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
 8000a72:	4b18      	ldr	r3, [pc, #96]	; (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a76:	4a17      	ldr	r2, [pc, #92]	; (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a78:	f043 0310 	orr.w	r3, r3, #16
 8000a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a7e:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a82:	f003 0310 	and.w	r3, r3, #16
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	4a10      	ldr	r2, [pc, #64]	; (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aa6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ab8:	2307      	movs	r3, #7
 8000aba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4805      	ldr	r0, [pc, #20]	; (8000ad8 <HAL_UART_MspInit+0x8c>)
 8000ac4:	f001 fa06 	bl	8001ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ac8:	bf00      	nop
 8000aca:	3728      	adds	r7, #40	; 0x28
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40011000 	.word	0x40011000
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020000 	.word	0x40020000

08000adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <NMI_Handler+0x4>

08000ae2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae6:	e7fe      	b.n	8000ae6 <HardFault_Handler+0x4>

08000ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aec:	e7fe      	b.n	8000aec <MemManage_Handler+0x4>

08000aee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000af2:	e7fe      	b.n	8000af2 <BusFault_Handler+0x4>

08000af4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af8:	e7fe      	b.n	8000af8 <UsageFault_Handler+0x4>

08000afa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b0c:	f000 f93e 	bl	8000d8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b10:	f004 f8c6 	bl	8004ca0 <xTaskGetSchedulerState>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d001      	beq.n	8000b1e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b1a:	f004 fead 	bl	8005878 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000b28:	4802      	ldr	r0, [pc, #8]	; (8000b34 <DMA2_Stream0_IRQHandler+0x10>)
 8000b2a:	f000 ff69 	bl	8001a00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200000d8 	.word	0x200000d8

08000b38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	e00a      	b.n	8000b60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b4a:	f3af 8000 	nop.w
 8000b4e:	4601      	mov	r1, r0
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	1c5a      	adds	r2, r3, #1
 8000b54:	60ba      	str	r2, [r7, #8]
 8000b56:	b2ca      	uxtb	r2, r1
 8000b58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	617b      	str	r3, [r7, #20]
 8000b60:	697a      	ldr	r2, [r7, #20]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	dbf0      	blt.n	8000b4a <_read+0x12>
  }

  return len;
 8000b68:	687b      	ldr	r3, [r7, #4]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
 8000b92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b9a:	605a      	str	r2, [r3, #4]
  return 0;
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <_isatty>:

int _isatty(int file)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bb2:	2301      	movs	r3, #1
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3714      	adds	r7, #20
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
	...

08000bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be4:	4a14      	ldr	r2, [pc, #80]	; (8000c38 <_sbrk+0x5c>)
 8000be6:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <_sbrk+0x60>)
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf0:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d102      	bne.n	8000bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <_sbrk+0x64>)
 8000bfa:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <_sbrk+0x68>)
 8000bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <_sbrk+0x64>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4413      	add	r3, r2
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d207      	bcs.n	8000c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c0c:	f005 f8ae 	bl	8005d6c <__errno>
 8000c10:	4603      	mov	r3, r0
 8000c12:	220c      	movs	r2, #12
 8000c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1a:	e009      	b.n	8000c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c1c:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c22:	4b07      	ldr	r3, [pc, #28]	; (8000c40 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <_sbrk+0x64>)
 8000c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20020000 	.word	0x20020000
 8000c3c:	00000400 	.word	0x00000400
 8000c40:	20000188 	.word	0x20000188
 8000c44:	20004bb0 	.word	0x20004bb0

08000c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <SystemInit+0x20>)
 8000c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <SystemInit+0x20>)
 8000c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <_write>:
	result = rxBuffer[rxBufferGp++];
	rxBufferGp %= rxBufferMax;
	return result;
}

int _write(int file, char *p, int len) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, p, len, 1);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	68b9      	ldr	r1, [r7, #8]
 8000c80:	4803      	ldr	r0, [pc, #12]	; (8000c90 <_write+0x24>)
 8000c82:	f001 ff50 	bl	8002b26 <HAL_UART_Transmit>
	return len;
 8000c86:	687b      	ldr	r3, [r7, #4]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000138 	.word	0x20000138

08000c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ccc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c98:	480d      	ldr	r0, [pc, #52]	; (8000cd0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c9a:	490e      	ldr	r1, [pc, #56]	; (8000cd4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c9c:	4a0e      	ldr	r2, [pc, #56]	; (8000cd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cb0:	4c0b      	ldr	r4, [pc, #44]	; (8000ce0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cbe:	f7ff ffc3 	bl	8000c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cc2:	f005 f94f 	bl	8005f64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc6:	f7ff fc5d 	bl	8000584 <main>
  bx  lr    
 8000cca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ccc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000cd8:	0800704c 	.word	0x0800704c
  ldr r2, =_sbss
 8000cdc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ce0:	20004bb0 	.word	0x20004bb0

08000ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce4:	e7fe      	b.n	8000ce4 <ADC_IRQHandler>
	...

08000ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cec:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a0d      	ldr	r2, [pc, #52]	; (8000d28 <HAL_Init+0x40>)
 8000cf2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cf8:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <HAL_Init+0x40>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a0a      	ldr	r2, [pc, #40]	; (8000d28 <HAL_Init+0x40>)
 8000cfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <HAL_Init+0x40>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a07      	ldr	r2, [pc, #28]	; (8000d28 <HAL_Init+0x40>)
 8000d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d10:	2003      	movs	r0, #3
 8000d12:	f000 fd2d 	bl	8001770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d16:	200f      	movs	r0, #15
 8000d18:	f000 f808 	bl	8000d2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d1c:	f7ff fdf2 	bl	8000904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40023c00 	.word	0x40023c00

08000d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d34:	4b12      	ldr	r3, [pc, #72]	; (8000d80 <HAL_InitTick+0x54>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_InitTick+0x58>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 fd45 	bl	80017da <HAL_SYSTICK_Config>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e00e      	b.n	8000d78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2b0f      	cmp	r3, #15
 8000d5e:	d80a      	bhi.n	8000d76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d60:	2200      	movs	r2, #0
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295
 8000d68:	f000 fd0d 	bl	8001786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d6c:	4a06      	ldr	r2, [pc, #24]	; (8000d88 <HAL_InitTick+0x5c>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	e000      	b.n	8000d78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000000 	.word	0x20000000
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000004 	.word	0x20000004

08000d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_IncTick+0x20>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	461a      	mov	r2, r3
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_IncTick+0x24>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <HAL_IncTick+0x24>)
 8000d9e:	6013      	str	r3, [r2, #0]
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	20000008 	.word	0x20000008
 8000db0:	2000018c 	.word	0x2000018c

08000db4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  return uwTick;
 8000db8:	4b03      	ldr	r3, [pc, #12]	; (8000dc8 <HAL_GetTick+0x14>)
 8000dba:	681b      	ldr	r3, [r3, #0]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	2000018c 	.word	0x2000018c

08000dcc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d101      	bne.n	8000de2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e033      	b.n	8000e4a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d109      	bne.n	8000dfe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff fdb6 	bl	800095c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2200      	movs	r2, #0
 8000df4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	f003 0310 	and.w	r3, r3, #16
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d118      	bne.n	8000e3c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e12:	f023 0302 	bic.w	r3, r3, #2
 8000e16:	f043 0202 	orr.w	r2, r3, #2
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f000 fa58 	bl	80012d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	f023 0303 	bic.w	r3, r3, #3
 8000e32:	f043 0201 	orr.w	r2, r3, #1
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	641a      	str	r2, [r3, #64]	; 0x40
 8000e3a:	e001      	b.n	8000e40 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2200      	movs	r2, #0
 8000e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000e60:	2300      	movs	r3, #0
 8000e62:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d101      	bne.n	8000e72 <HAL_ADC_Start_DMA+0x1e>
 8000e6e:	2302      	movs	r3, #2
 8000e70:	e0ce      	b.n	8001010 <HAL_ADC_Start_DMA+0x1bc>
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	2201      	movs	r2, #1
 8000e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d018      	beq.n	8000eba <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	689a      	ldr	r2, [r3, #8]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f042 0201 	orr.w	r2, r2, #1
 8000e96:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e98:	4b5f      	ldr	r3, [pc, #380]	; (8001018 <HAL_ADC_Start_DMA+0x1c4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a5f      	ldr	r2, [pc, #380]	; (800101c <HAL_ADC_Start_DMA+0x1c8>)
 8000e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea2:	0c9a      	lsrs	r2, r3, #18
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	4413      	add	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000eac:	e002      	b.n	8000eb4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d1f9      	bne.n	8000eae <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ec4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ec8:	d107      	bne.n	8000eda <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ed8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	f040 8086 	bne.w	8000ff6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ef2:	f023 0301 	bic.w	r3, r3, #1
 8000ef6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d007      	beq.n	8000f1c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f10:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f14:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f28:	d106      	bne.n	8000f38 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2e:	f023 0206 	bic.w	r2, r3, #6
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	645a      	str	r2, [r3, #68]	; 0x44
 8000f36:	e002      	b.n	8000f3e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f46:	4b36      	ldr	r3, [pc, #216]	; (8001020 <HAL_ADC_Start_DMA+0x1cc>)
 8000f48:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f4e:	4a35      	ldr	r2, [pc, #212]	; (8001024 <HAL_ADC_Start_DMA+0x1d0>)
 8000f50:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f56:	4a34      	ldr	r2, [pc, #208]	; (8001028 <HAL_ADC_Start_DMA+0x1d4>)
 8000f58:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f5e:	4a33      	ldr	r2, [pc, #204]	; (800102c <HAL_ADC_Start_DMA+0x1d8>)
 8000f60:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000f6a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000f7a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f8a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	334c      	adds	r3, #76	; 0x4c
 8000f96:	4619      	mov	r1, r3
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f000 fcd8 	bl	8001950 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 031f 	and.w	r3, r3, #31
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10f      	bne.n	8000fcc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d129      	bne.n	800100e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	e020      	b.n	800100e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a17      	ldr	r2, [pc, #92]	; (8001030 <HAL_ADC_Start_DMA+0x1dc>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d11b      	bne.n	800100e <HAL_ADC_Start_DMA+0x1ba>
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d114      	bne.n	800100e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	689a      	ldr	r2, [r3, #8]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	e00b      	b.n	800100e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f043 0210 	orr.w	r2, r3, #16
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001006:	f043 0201 	orr.w	r2, r3, #1
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800100e:	2300      	movs	r3, #0
}
 8001010:	4618      	mov	r0, r3
 8001012:	3718      	adds	r7, #24
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000000 	.word	0x20000000
 800101c:	431bde83 	.word	0x431bde83
 8001020:	40012300 	.word	0x40012300
 8001024:	080014cd 	.word	0x080014cd
 8001028:	08001587 	.word	0x08001587
 800102c:	080015a3 	.word	0x080015a3
 8001030:	40012000 	.word	0x40012000

08001034 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001084:	2b01      	cmp	r3, #1
 8001086:	d101      	bne.n	800108c <HAL_ADC_ConfigChannel+0x1c>
 8001088:	2302      	movs	r3, #2
 800108a:	e113      	b.n	80012b4 <HAL_ADC_ConfigChannel+0x244>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2201      	movs	r2, #1
 8001090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b09      	cmp	r3, #9
 800109a:	d925      	bls.n	80010e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	68d9      	ldr	r1, [r3, #12]
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	461a      	mov	r2, r3
 80010aa:	4613      	mov	r3, r2
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	4413      	add	r3, r2
 80010b0:	3b1e      	subs	r3, #30
 80010b2:	2207      	movs	r2, #7
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43da      	mvns	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	400a      	ands	r2, r1
 80010c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	68d9      	ldr	r1, [r3, #12]
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	4618      	mov	r0, r3
 80010d4:	4603      	mov	r3, r0
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	4403      	add	r3, r0
 80010da:	3b1e      	subs	r3, #30
 80010dc:	409a      	lsls	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	430a      	orrs	r2, r1
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	e022      	b.n	800112e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	6919      	ldr	r1, [r3, #16]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	461a      	mov	r2, r3
 80010f6:	4613      	mov	r3, r2
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	4413      	add	r3, r2
 80010fc:	2207      	movs	r2, #7
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43da      	mvns	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	400a      	ands	r2, r1
 800110a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	6919      	ldr	r1, [r3, #16]
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	689a      	ldr	r2, [r3, #8]
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	b29b      	uxth	r3, r3
 800111c:	4618      	mov	r0, r3
 800111e:	4603      	mov	r3, r0
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	4403      	add	r3, r0
 8001124:	409a      	lsls	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	430a      	orrs	r2, r1
 800112c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b06      	cmp	r3, #6
 8001134:	d824      	bhi.n	8001180 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	4613      	mov	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	3b05      	subs	r3, #5
 8001148:	221f      	movs	r2, #31
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43da      	mvns	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	400a      	ands	r2, r1
 8001156:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	b29b      	uxth	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685a      	ldr	r2, [r3, #4]
 800116a:	4613      	mov	r3, r2
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	4413      	add	r3, r2
 8001170:	3b05      	subs	r3, #5
 8001172:	fa00 f203 	lsl.w	r2, r0, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	430a      	orrs	r2, r1
 800117c:	635a      	str	r2, [r3, #52]	; 0x34
 800117e:	e04c      	b.n	800121a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b0c      	cmp	r3, #12
 8001186:	d824      	bhi.n	80011d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	4613      	mov	r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	3b23      	subs	r3, #35	; 0x23
 800119a:	221f      	movs	r2, #31
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43da      	mvns	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	400a      	ands	r2, r1
 80011a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685a      	ldr	r2, [r3, #4]
 80011bc:	4613      	mov	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4413      	add	r3, r2
 80011c2:	3b23      	subs	r3, #35	; 0x23
 80011c4:	fa00 f203 	lsl.w	r2, r0, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	631a      	str	r2, [r3, #48]	; 0x30
 80011d0:	e023      	b.n	800121a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	4613      	mov	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	3b41      	subs	r3, #65	; 0x41
 80011e4:	221f      	movs	r2, #31
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	43da      	mvns	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	400a      	ands	r2, r1
 80011f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	4618      	mov	r0, r3
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	3b41      	subs	r3, #65	; 0x41
 800120e:	fa00 f203 	lsl.w	r2, r0, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	430a      	orrs	r2, r1
 8001218:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800121a:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <HAL_ADC_ConfigChannel+0x250>)
 800121c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a28      	ldr	r2, [pc, #160]	; (80012c4 <HAL_ADC_ConfigChannel+0x254>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d10f      	bne.n	8001248 <HAL_ADC_ConfigChannel+0x1d8>
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b12      	cmp	r3, #18
 800122e:	d10b      	bne.n	8001248 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a1d      	ldr	r2, [pc, #116]	; (80012c4 <HAL_ADC_ConfigChannel+0x254>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d12b      	bne.n	80012aa <HAL_ADC_ConfigChannel+0x23a>
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a1c      	ldr	r2, [pc, #112]	; (80012c8 <HAL_ADC_ConfigChannel+0x258>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d003      	beq.n	8001264 <HAL_ADC_ConfigChannel+0x1f4>
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b11      	cmp	r3, #17
 8001262:	d122      	bne.n	80012aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a11      	ldr	r2, [pc, #68]	; (80012c8 <HAL_ADC_ConfigChannel+0x258>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d111      	bne.n	80012aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001286:	4b11      	ldr	r3, [pc, #68]	; (80012cc <HAL_ADC_ConfigChannel+0x25c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a11      	ldr	r2, [pc, #68]	; (80012d0 <HAL_ADC_ConfigChannel+0x260>)
 800128c:	fba2 2303 	umull	r2, r3, r2, r3
 8001290:	0c9a      	lsrs	r2, r3, #18
 8001292:	4613      	mov	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800129c:	e002      	b.n	80012a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f9      	bne.n	800129e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	40012300 	.word	0x40012300
 80012c4:	40012000 	.word	0x40012000
 80012c8:	10000012 	.word	0x10000012
 80012cc:	20000000 	.word	0x20000000
 80012d0:	431bde83 	.word	0x431bde83

080012d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012dc:	4b79      	ldr	r3, [pc, #484]	; (80014c4 <ADC_Init+0x1f0>)
 80012de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	431a      	orrs	r2, r3
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001308:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	6859      	ldr	r1, [r3, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	021a      	lsls	r2, r3, #8
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	430a      	orrs	r2, r1
 800131c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800132c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	6859      	ldr	r1, [r3, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	430a      	orrs	r2, r1
 800133e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689a      	ldr	r2, [r3, #8]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800134e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6899      	ldr	r1, [r3, #8]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	430a      	orrs	r2, r1
 8001360:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001366:	4a58      	ldr	r2, [pc, #352]	; (80014c8 <ADC_Init+0x1f4>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d022      	beq.n	80013b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	689a      	ldr	r2, [r3, #8]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800137a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6899      	ldr	r1, [r3, #8]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	430a      	orrs	r2, r1
 800138c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800139c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	6899      	ldr	r1, [r3, #8]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	430a      	orrs	r2, r1
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	e00f      	b.n	80013d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80013d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	689a      	ldr	r2, [r3, #8]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f022 0202 	bic.w	r2, r2, #2
 80013e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6899      	ldr	r1, [r3, #8]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7e1b      	ldrb	r3, [r3, #24]
 80013ec:	005a      	lsls	r2, r3, #1
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	430a      	orrs	r2, r1
 80013f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d01b      	beq.n	8001438 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	685a      	ldr	r2, [r3, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800140e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800141e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6859      	ldr	r1, [r3, #4]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142a:	3b01      	subs	r3, #1
 800142c:	035a      	lsls	r2, r3, #13
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	430a      	orrs	r2, r1
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	e007      	b.n	8001448 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	685a      	ldr	r2, [r3, #4]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001446:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001456:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	3b01      	subs	r3, #1
 8001464:	051a      	lsls	r2, r3, #20
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	430a      	orrs	r2, r1
 800146c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800147c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	6899      	ldr	r1, [r3, #8]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800148a:	025a      	lsls	r2, r3, #9
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	430a      	orrs	r2, r1
 8001492:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6899      	ldr	r1, [r3, #8]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	029a      	lsls	r2, r3, #10
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	430a      	orrs	r2, r1
 80014b6:	609a      	str	r2, [r3, #8]
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	40012300 	.word	0x40012300
 80014c8:	0f000001 	.word	0x0f000001

080014cc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014d8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d13c      	bne.n	8001560 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d12b      	bne.n	8001558 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001504:	2b00      	cmp	r3, #0
 8001506:	d127      	bne.n	8001558 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001512:	2b00      	cmp	r3, #0
 8001514:	d006      	beq.n	8001524 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001520:	2b00      	cmp	r3, #0
 8001522:	d119      	bne.n	8001558 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0220 	bic.w	r2, r2, #32
 8001532:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001538:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001544:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d105      	bne.n	8001558 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	f043 0201 	orr.w	r2, r3, #1
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f7ff fd6b 	bl	8001034 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800155e:	e00e      	b.n	800157e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	f003 0310 	and.w	r3, r3, #16
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800156c:	68f8      	ldr	r0, [r7, #12]
 800156e:	f7ff fd75 	bl	800105c <HAL_ADC_ErrorCallback>
}
 8001572:	e004      	b.n	800157e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	4798      	blx	r3
}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b084      	sub	sp, #16
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001592:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001594:	68f8      	ldr	r0, [r7, #12]
 8001596:	f7ff fd57 	bl	8001048 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b084      	sub	sp, #16
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2240      	movs	r2, #64	; 0x40
 80015b4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	f043 0204 	orr.w	r2, r3, #4
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f7ff fd4a 	bl	800105c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80015c8:	bf00      	nop
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f003 0307 	and.w	r3, r3, #7
 80015de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015e0:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <__NVIC_SetPriorityGrouping+0x44>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015ec:	4013      	ands	r3, r2
 80015ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001602:	4a04      	ldr	r2, [pc, #16]	; (8001614 <__NVIC_SetPriorityGrouping+0x44>)
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	60d3      	str	r3, [r2, #12]
}
 8001608:	bf00      	nop
 800160a:	3714      	adds	r7, #20
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	e000ed00 	.word	0xe000ed00

08001618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800161c:	4b04      	ldr	r3, [pc, #16]	; (8001630 <__NVIC_GetPriorityGrouping+0x18>)
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	0a1b      	lsrs	r3, r3, #8
 8001622:	f003 0307 	and.w	r3, r3, #7
}
 8001626:	4618      	mov	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	2b00      	cmp	r3, #0
 8001644:	db0b      	blt.n	800165e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	f003 021f 	and.w	r2, r3, #31
 800164c:	4907      	ldr	r1, [pc, #28]	; (800166c <__NVIC_EnableIRQ+0x38>)
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	095b      	lsrs	r3, r3, #5
 8001654:	2001      	movs	r0, #1
 8001656:	fa00 f202 	lsl.w	r2, r0, r2
 800165a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000e100 	.word	0xe000e100

08001670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	6039      	str	r1, [r7, #0]
 800167a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800167c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001680:	2b00      	cmp	r3, #0
 8001682:	db0a      	blt.n	800169a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	b2da      	uxtb	r2, r3
 8001688:	490c      	ldr	r1, [pc, #48]	; (80016bc <__NVIC_SetPriority+0x4c>)
 800168a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168e:	0112      	lsls	r2, r2, #4
 8001690:	b2d2      	uxtb	r2, r2
 8001692:	440b      	add	r3, r1
 8001694:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001698:	e00a      	b.n	80016b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4908      	ldr	r1, [pc, #32]	; (80016c0 <__NVIC_SetPriority+0x50>)
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	f003 030f 	and.w	r3, r3, #15
 80016a6:	3b04      	subs	r3, #4
 80016a8:	0112      	lsls	r2, r2, #4
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	440b      	add	r3, r1
 80016ae:	761a      	strb	r2, [r3, #24]
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000e100 	.word	0xe000e100
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b089      	sub	sp, #36	; 0x24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f003 0307 	and.w	r3, r3, #7
 80016d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	f1c3 0307 	rsb	r3, r3, #7
 80016de:	2b04      	cmp	r3, #4
 80016e0:	bf28      	it	cs
 80016e2:	2304      	movcs	r3, #4
 80016e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	3304      	adds	r3, #4
 80016ea:	2b06      	cmp	r3, #6
 80016ec:	d902      	bls.n	80016f4 <NVIC_EncodePriority+0x30>
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	3b03      	subs	r3, #3
 80016f2:	e000      	b.n	80016f6 <NVIC_EncodePriority+0x32>
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f8:	f04f 32ff 	mov.w	r2, #4294967295
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43da      	mvns	r2, r3
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	401a      	ands	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800170c:	f04f 31ff 	mov.w	r1, #4294967295
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	fa01 f303 	lsl.w	r3, r1, r3
 8001716:	43d9      	mvns	r1, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171c:	4313      	orrs	r3, r2
         );
}
 800171e:	4618      	mov	r0, r3
 8001720:	3724      	adds	r7, #36	; 0x24
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
	...

0800172c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800173c:	d301      	bcc.n	8001742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800173e:	2301      	movs	r3, #1
 8001740:	e00f      	b.n	8001762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001742:	4a0a      	ldr	r2, [pc, #40]	; (800176c <SysTick_Config+0x40>)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3b01      	subs	r3, #1
 8001748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800174a:	210f      	movs	r1, #15
 800174c:	f04f 30ff 	mov.w	r0, #4294967295
 8001750:	f7ff ff8e 	bl	8001670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <SysTick_Config+0x40>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800175a:	4b04      	ldr	r3, [pc, #16]	; (800176c <SysTick_Config+0x40>)
 800175c:	2207      	movs	r2, #7
 800175e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	e000e010 	.word	0xe000e010

08001770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ff29 	bl	80015d0 <__NVIC_SetPriorityGrouping>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001786:	b580      	push	{r7, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af00      	add	r7, sp, #0
 800178c:	4603      	mov	r3, r0
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	607a      	str	r2, [r7, #4]
 8001792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001798:	f7ff ff3e 	bl	8001618 <__NVIC_GetPriorityGrouping>
 800179c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	68b9      	ldr	r1, [r7, #8]
 80017a2:	6978      	ldr	r0, [r7, #20]
 80017a4:	f7ff ff8e 	bl	80016c4 <NVIC_EncodePriority>
 80017a8:	4602      	mov	r2, r0
 80017aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ae:	4611      	mov	r1, r2
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ff5d 	bl	8001670 <__NVIC_SetPriority>
}
 80017b6:	bf00      	nop
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	4603      	mov	r3, r0
 80017c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ff31 	bl	8001634 <__NVIC_EnableIRQ>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ffa2 	bl	800172c <SysTick_Config>
 80017e8:	4603      	mov	r3, r0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001800:	f7ff fad8 	bl	8000db4 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e099      	b.n	8001944 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2202      	movs	r2, #2
 8001814:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f022 0201 	bic.w	r2, r2, #1
 800182e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001830:	e00f      	b.n	8001852 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001832:	f7ff fabf 	bl	8000db4 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b05      	cmp	r3, #5
 800183e:	d908      	bls.n	8001852 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2220      	movs	r2, #32
 8001844:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2203      	movs	r2, #3
 800184a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e078      	b.n	8001944 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1e8      	bne.n	8001832 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	4b38      	ldr	r3, [pc, #224]	; (800194c <HAL_DMA_Init+0x158>)
 800186c:	4013      	ands	r3, r2
 800186e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800187e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	2b04      	cmp	r3, #4
 80018aa:	d107      	bne.n	80018bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b4:	4313      	orrs	r3, r2
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f023 0307 	bic.w	r3, r3, #7
 80018d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	4313      	orrs	r3, r2
 80018dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	d117      	bne.n	8001916 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d00e      	beq.n	8001916 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 fa6f 	bl	8001ddc <DMA_CheckFifoParam>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d008      	beq.n	8001916 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2240      	movs	r2, #64	; 0x40
 8001908:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2201      	movs	r2, #1
 800190e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001912:	2301      	movs	r3, #1
 8001914:	e016      	b.n	8001944 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 fa26 	bl	8001d70 <DMA_CalcBaseAndBitshift>
 8001924:	4603      	mov	r3, r0
 8001926:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800192c:	223f      	movs	r2, #63	; 0x3f
 800192e:	409a      	lsls	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	f010803f 	.word	0xf010803f

08001950 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
 800195c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001966:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800196e:	2b01      	cmp	r3, #1
 8001970:	d101      	bne.n	8001976 <HAL_DMA_Start_IT+0x26>
 8001972:	2302      	movs	r3, #2
 8001974:	e040      	b.n	80019f8 <HAL_DMA_Start_IT+0xa8>
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2201      	movs	r2, #1
 800197a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b01      	cmp	r3, #1
 8001988:	d12f      	bne.n	80019ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2202      	movs	r2, #2
 800198e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f000 f9b8 	bl	8001d14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019a8:	223f      	movs	r2, #63	; 0x3f
 80019aa:	409a      	lsls	r2, r3
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0216 	orr.w	r2, r2, #22
 80019be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d007      	beq.n	80019d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f042 0208 	orr.w	r2, r2, #8
 80019d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0201 	orr.w	r2, r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	e005      	b.n	80019f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019f2:	2302      	movs	r3, #2
 80019f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3718      	adds	r7, #24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a0c:	4b8e      	ldr	r3, [pc, #568]	; (8001c48 <HAL_DMA_IRQHandler+0x248>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a8e      	ldr	r2, [pc, #568]	; (8001c4c <HAL_DMA_IRQHandler+0x24c>)
 8001a12:	fba2 2303 	umull	r2, r3, r2, r3
 8001a16:	0a9b      	lsrs	r3, r3, #10
 8001a18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a2a:	2208      	movs	r2, #8
 8001a2c:	409a      	lsls	r2, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	4013      	ands	r3, r2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d01a      	beq.n	8001a6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d013      	beq.n	8001a6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0204 	bic.w	r2, r2, #4
 8001a52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a58:	2208      	movs	r2, #8
 8001a5a:	409a      	lsls	r2, r3
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a64:	f043 0201 	orr.w	r2, r3, #1
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a70:	2201      	movs	r2, #1
 8001a72:	409a      	lsls	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d012      	beq.n	8001aa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	695b      	ldr	r3, [r3, #20]
 8001a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00b      	beq.n	8001aa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	409a      	lsls	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a9a:	f043 0202 	orr.w	r2, r3, #2
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	409a      	lsls	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4013      	ands	r3, r2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d012      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00b      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	409a      	lsls	r2, r3
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ad0:	f043 0204 	orr.w	r2, r3, #4
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001adc:	2210      	movs	r2, #16
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d043      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d03c      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001afa:	2210      	movs	r2, #16
 8001afc:	409a      	lsls	r2, r3
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d018      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d108      	bne.n	8001b30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d024      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	4798      	blx	r3
 8001b2e:	e01f      	b.n	8001b70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d01b      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	4798      	blx	r3
 8001b40:	e016      	b.n	8001b70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d107      	bne.n	8001b60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0208 	bic.w	r2, r2, #8
 8001b5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b74:	2220      	movs	r2, #32
 8001b76:	409a      	lsls	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 808f 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0310 	and.w	r3, r3, #16
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 8087 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b96:	2220      	movs	r2, #32
 8001b98:	409a      	lsls	r2, r3
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b05      	cmp	r3, #5
 8001ba8:	d136      	bne.n	8001c18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0216 	bic.w	r2, r2, #22
 8001bb8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d103      	bne.n	8001bda <HAL_DMA_IRQHandler+0x1da>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d007      	beq.n	8001bea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f022 0208 	bic.w	r2, r2, #8
 8001be8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bee:	223f      	movs	r2, #63	; 0x3f
 8001bf0:	409a      	lsls	r2, r3
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d07e      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	4798      	blx	r3
        }
        return;
 8001c16:	e079      	b.n	8001d0c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d01d      	beq.n	8001c62 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d10d      	bne.n	8001c50 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d031      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	4798      	blx	r3
 8001c44:	e02c      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
 8001c46:	bf00      	nop
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d023      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	4798      	blx	r3
 8001c60:	e01e      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10f      	bne.n	8001c90 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0210 	bic.w	r2, r2, #16
 8001c7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d032      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d022      	beq.n	8001cfa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2205      	movs	r2, #5
 8001cb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0201 	bic.w	r2, r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d307      	bcc.n	8001ce8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f2      	bne.n	8001ccc <HAL_DMA_IRQHandler+0x2cc>
 8001ce6:	e000      	b.n	8001cea <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ce8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d005      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	4798      	blx	r3
 8001d0a:	e000      	b.n	8001d0e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d0c:	bf00      	nop
    }
  }
}
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b40      	cmp	r3, #64	; 0x40
 8001d40:	d108      	bne.n	8001d54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d52:	e007      	b.n	8001d64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	60da      	str	r2, [r3, #12]
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	3b10      	subs	r3, #16
 8001d80:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <DMA_CalcBaseAndBitshift+0x64>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d8a:	4a13      	ldr	r2, [pc, #76]	; (8001dd8 <DMA_CalcBaseAndBitshift+0x68>)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4413      	add	r3, r2
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b03      	cmp	r3, #3
 8001d9c:	d909      	bls.n	8001db2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001da6:	f023 0303 	bic.w	r3, r3, #3
 8001daa:	1d1a      	adds	r2, r3, #4
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	659a      	str	r2, [r3, #88]	; 0x58
 8001db0:	e007      	b.n	8001dc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001dba:	f023 0303 	bic.w	r3, r3, #3
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	aaaaaaab 	.word	0xaaaaaaab
 8001dd8:	08006f9c 	.word	0x08006f9c

08001ddc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d11f      	bne.n	8001e36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	d856      	bhi.n	8001eaa <DMA_CheckFifoParam+0xce>
 8001dfc:	a201      	add	r2, pc, #4	; (adr r2, 8001e04 <DMA_CheckFifoParam+0x28>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e15 	.word	0x08001e15
 8001e08:	08001e27 	.word	0x08001e27
 8001e0c:	08001e15 	.word	0x08001e15
 8001e10:	08001eab 	.word	0x08001eab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d046      	beq.n	8001eae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e24:	e043      	b.n	8001eae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e2e:	d140      	bne.n	8001eb2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e34:	e03d      	b.n	8001eb2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e3e:	d121      	bne.n	8001e84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d837      	bhi.n	8001eb6 <DMA_CheckFifoParam+0xda>
 8001e46:	a201      	add	r2, pc, #4	; (adr r2, 8001e4c <DMA_CheckFifoParam+0x70>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001e5d 	.word	0x08001e5d
 8001e50:	08001e63 	.word	0x08001e63
 8001e54:	08001e5d 	.word	0x08001e5d
 8001e58:	08001e75 	.word	0x08001e75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e60:	e030      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d025      	beq.n	8001eba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e72:	e022      	b.n	8001eba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e78:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e7c:	d11f      	bne.n	8001ebe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e82:	e01c      	b.n	8001ebe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d903      	bls.n	8001e92 <DMA_CheckFifoParam+0xb6>
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d003      	beq.n	8001e98 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e90:	e018      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	73fb      	strb	r3, [r7, #15]
      break;
 8001e96:	e015      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00e      	beq.n	8001ec2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ea8:	e00b      	b.n	8001ec2 <DMA_CheckFifoParam+0xe6>
      break;
 8001eaa:	bf00      	nop
 8001eac:	e00a      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eae:	bf00      	nop
 8001eb0:	e008      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb2:	bf00      	nop
 8001eb4:	e006      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb6:	bf00      	nop
 8001eb8:	e004      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eba:	bf00      	nop
 8001ebc:	e002      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ebe:	bf00      	nop
 8001ec0:	e000      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001ec2:	bf00      	nop
    }
  } 
  
  return status; 
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop

08001ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b089      	sub	sp, #36	; 0x24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
 8001eee:	e159      	b.n	80021a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	4013      	ands	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	f040 8148 	bne.w	800219e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d005      	beq.n	8001f26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d130      	bne.n	8001f88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	2203      	movs	r2, #3
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43db      	mvns	r3, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	091b      	lsrs	r3, r3, #4
 8001f72:	f003 0201 	and.w	r2, r3, #1
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d017      	beq.n	8001fc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d123      	bne.n	8002018 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	08da      	lsrs	r2, r3, #3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3208      	adds	r2, #8
 8001fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	f003 0307 	and.w	r3, r3, #7
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	220f      	movs	r2, #15
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	08da      	lsrs	r2, r3, #3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3208      	adds	r2, #8
 8002012:	69b9      	ldr	r1, [r7, #24]
 8002014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	2203      	movs	r2, #3
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	4013      	ands	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 0203 	and.w	r2, r3, #3
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4313      	orrs	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 80a2 	beq.w	800219e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	4b57      	ldr	r3, [pc, #348]	; (80021bc <HAL_GPIO_Init+0x2e8>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	4a56      	ldr	r2, [pc, #344]	; (80021bc <HAL_GPIO_Init+0x2e8>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002068:	6453      	str	r3, [r2, #68]	; 0x44
 800206a:	4b54      	ldr	r3, [pc, #336]	; (80021bc <HAL_GPIO_Init+0x2e8>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002076:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_GPIO_Init+0x2ec>)
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	3302      	adds	r3, #2
 800207e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002082:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	220f      	movs	r2, #15
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a49      	ldr	r2, [pc, #292]	; (80021c4 <HAL_GPIO_Init+0x2f0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d019      	beq.n	80020d6 <HAL_GPIO_Init+0x202>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a48      	ldr	r2, [pc, #288]	; (80021c8 <HAL_GPIO_Init+0x2f4>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d013      	beq.n	80020d2 <HAL_GPIO_Init+0x1fe>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a47      	ldr	r2, [pc, #284]	; (80021cc <HAL_GPIO_Init+0x2f8>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00d      	beq.n	80020ce <HAL_GPIO_Init+0x1fa>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a46      	ldr	r2, [pc, #280]	; (80021d0 <HAL_GPIO_Init+0x2fc>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d007      	beq.n	80020ca <HAL_GPIO_Init+0x1f6>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a45      	ldr	r2, [pc, #276]	; (80021d4 <HAL_GPIO_Init+0x300>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d101      	bne.n	80020c6 <HAL_GPIO_Init+0x1f2>
 80020c2:	2304      	movs	r3, #4
 80020c4:	e008      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020c6:	2307      	movs	r3, #7
 80020c8:	e006      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020ca:	2303      	movs	r3, #3
 80020cc:	e004      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020ce:	2302      	movs	r3, #2
 80020d0:	e002      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020d2:	2301      	movs	r3, #1
 80020d4:	e000      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020d6:	2300      	movs	r3, #0
 80020d8:	69fa      	ldr	r2, [r7, #28]
 80020da:	f002 0203 	and.w	r2, r2, #3
 80020de:	0092      	lsls	r2, r2, #2
 80020e0:	4093      	lsls	r3, r2
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020e8:	4935      	ldr	r1, [pc, #212]	; (80021c0 <HAL_GPIO_Init+0x2ec>)
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	089b      	lsrs	r3, r3, #2
 80020ee:	3302      	adds	r3, #2
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020f6:	4b38      	ldr	r3, [pc, #224]	; (80021d8 <HAL_GPIO_Init+0x304>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800211a:	4a2f      	ldr	r2, [pc, #188]	; (80021d8 <HAL_GPIO_Init+0x304>)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002120:	4b2d      	ldr	r3, [pc, #180]	; (80021d8 <HAL_GPIO_Init+0x304>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002144:	4a24      	ldr	r2, [pc, #144]	; (80021d8 <HAL_GPIO_Init+0x304>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800214a:	4b23      	ldr	r3, [pc, #140]	; (80021d8 <HAL_GPIO_Init+0x304>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	43db      	mvns	r3, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4013      	ands	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800216e:	4a1a      	ldr	r2, [pc, #104]	; (80021d8 <HAL_GPIO_Init+0x304>)
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002174:	4b18      	ldr	r3, [pc, #96]	; (80021d8 <HAL_GPIO_Init+0x304>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4313      	orrs	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002198:	4a0f      	ldr	r2, [pc, #60]	; (80021d8 <HAL_GPIO_Init+0x304>)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3301      	adds	r3, #1
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	2b0f      	cmp	r3, #15
 80021a8:	f67f aea2 	bls.w	8001ef0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3724      	adds	r7, #36	; 0x24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40013800 	.word	0x40013800
 80021c4:	40020000 	.word	0x40020000
 80021c8:	40020400 	.word	0x40020400
 80021cc:	40020800 	.word	0x40020800
 80021d0:	40020c00 	.word	0x40020c00
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40013c00 	.word	0x40013c00

080021dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e267      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d075      	beq.n	80022e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021fa:	4b88      	ldr	r3, [pc, #544]	; (800241c <HAL_RCC_OscConfig+0x240>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 030c 	and.w	r3, r3, #12
 8002202:	2b04      	cmp	r3, #4
 8002204:	d00c      	beq.n	8002220 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002206:	4b85      	ldr	r3, [pc, #532]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800220e:	2b08      	cmp	r3, #8
 8002210:	d112      	bne.n	8002238 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002212:	4b82      	ldr	r3, [pc, #520]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800221a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800221e:	d10b      	bne.n	8002238 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002220:	4b7e      	ldr	r3, [pc, #504]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d05b      	beq.n	80022e4 <HAL_RCC_OscConfig+0x108>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d157      	bne.n	80022e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e242      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002240:	d106      	bne.n	8002250 <HAL_RCC_OscConfig+0x74>
 8002242:	4b76      	ldr	r3, [pc, #472]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a75      	ldr	r2, [pc, #468]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800224c:	6013      	str	r3, [r2, #0]
 800224e:	e01d      	b.n	800228c <HAL_RCC_OscConfig+0xb0>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002258:	d10c      	bne.n	8002274 <HAL_RCC_OscConfig+0x98>
 800225a:	4b70      	ldr	r3, [pc, #448]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a6f      	ldr	r2, [pc, #444]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002260:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	4b6d      	ldr	r3, [pc, #436]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a6c      	ldr	r2, [pc, #432]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800226c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	e00b      	b.n	800228c <HAL_RCC_OscConfig+0xb0>
 8002274:	4b69      	ldr	r3, [pc, #420]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a68      	ldr	r2, [pc, #416]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800227a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	4b66      	ldr	r3, [pc, #408]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a65      	ldr	r2, [pc, #404]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002286:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800228a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d013      	beq.n	80022bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002294:	f7fe fd8e 	bl	8000db4 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800229c:	f7fe fd8a 	bl	8000db4 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b64      	cmp	r3, #100	; 0x64
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e207      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ae:	4b5b      	ldr	r3, [pc, #364]	; (800241c <HAL_RCC_OscConfig+0x240>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d0f0      	beq.n	800229c <HAL_RCC_OscConfig+0xc0>
 80022ba:	e014      	b.n	80022e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022bc:	f7fe fd7a 	bl	8000db4 <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022c4:	f7fe fd76 	bl	8000db4 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b64      	cmp	r3, #100	; 0x64
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e1f3      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d6:	4b51      	ldr	r3, [pc, #324]	; (800241c <HAL_RCC_OscConfig+0x240>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f0      	bne.n	80022c4 <HAL_RCC_OscConfig+0xe8>
 80022e2:	e000      	b.n	80022e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d063      	beq.n	80023ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022f2:	4b4a      	ldr	r3, [pc, #296]	; (800241c <HAL_RCC_OscConfig+0x240>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 030c 	and.w	r3, r3, #12
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00b      	beq.n	8002316 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022fe:	4b47      	ldr	r3, [pc, #284]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002306:	2b08      	cmp	r3, #8
 8002308:	d11c      	bne.n	8002344 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800230a:	4b44      	ldr	r3, [pc, #272]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d116      	bne.n	8002344 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002316:	4b41      	ldr	r3, [pc, #260]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d005      	beq.n	800232e <HAL_RCC_OscConfig+0x152>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d001      	beq.n	800232e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e1c7      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232e:	4b3b      	ldr	r3, [pc, #236]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4937      	ldr	r1, [pc, #220]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800233e:	4313      	orrs	r3, r2
 8002340:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002342:	e03a      	b.n	80023ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d020      	beq.n	800238e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800234c:	4b34      	ldr	r3, [pc, #208]	; (8002420 <HAL_RCC_OscConfig+0x244>)
 800234e:	2201      	movs	r2, #1
 8002350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002352:	f7fe fd2f 	bl	8000db4 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800235a:	f7fe fd2b 	bl	8000db4 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e1a8      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236c:	4b2b      	ldr	r3, [pc, #172]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0f0      	beq.n	800235a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002378:	4b28      	ldr	r3, [pc, #160]	; (800241c <HAL_RCC_OscConfig+0x240>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4925      	ldr	r1, [pc, #148]	; (800241c <HAL_RCC_OscConfig+0x240>)
 8002388:	4313      	orrs	r3, r2
 800238a:	600b      	str	r3, [r1, #0]
 800238c:	e015      	b.n	80023ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800238e:	4b24      	ldr	r3, [pc, #144]	; (8002420 <HAL_RCC_OscConfig+0x244>)
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002394:	f7fe fd0e 	bl	8000db4 <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800239c:	f7fe fd0a 	bl	8000db4 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e187      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ae:	4b1b      	ldr	r3, [pc, #108]	; (800241c <HAL_RCC_OscConfig+0x240>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d036      	beq.n	8002434 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d016      	beq.n	80023fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ce:	4b15      	ldr	r3, [pc, #84]	; (8002424 <HAL_RCC_OscConfig+0x248>)
 80023d0:	2201      	movs	r2, #1
 80023d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d4:	f7fe fcee 	bl	8000db4 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023da:	e008      	b.n	80023ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023dc:	f7fe fcea 	bl	8000db4 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e167      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ee:	4b0b      	ldr	r3, [pc, #44]	; (800241c <HAL_RCC_OscConfig+0x240>)
 80023f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0f0      	beq.n	80023dc <HAL_RCC_OscConfig+0x200>
 80023fa:	e01b      	b.n	8002434 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023fc:	4b09      	ldr	r3, [pc, #36]	; (8002424 <HAL_RCC_OscConfig+0x248>)
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002402:	f7fe fcd7 	bl	8000db4 <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002408:	e00e      	b.n	8002428 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800240a:	f7fe fcd3 	bl	8000db4 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d907      	bls.n	8002428 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e150      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
 800241c:	40023800 	.word	0x40023800
 8002420:	42470000 	.word	0x42470000
 8002424:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002428:	4b88      	ldr	r3, [pc, #544]	; (800264c <HAL_RCC_OscConfig+0x470>)
 800242a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1ea      	bne.n	800240a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 8097 	beq.w	8002570 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002442:	2300      	movs	r3, #0
 8002444:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002446:	4b81      	ldr	r3, [pc, #516]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10f      	bne.n	8002472 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	4b7d      	ldr	r3, [pc, #500]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	4a7c      	ldr	r2, [pc, #496]	; (800264c <HAL_RCC_OscConfig+0x470>)
 800245c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002460:	6413      	str	r3, [r2, #64]	; 0x40
 8002462:	4b7a      	ldr	r3, [pc, #488]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246a:	60bb      	str	r3, [r7, #8]
 800246c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800246e:	2301      	movs	r3, #1
 8002470:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002472:	4b77      	ldr	r3, [pc, #476]	; (8002650 <HAL_RCC_OscConfig+0x474>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247a:	2b00      	cmp	r3, #0
 800247c:	d118      	bne.n	80024b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800247e:	4b74      	ldr	r3, [pc, #464]	; (8002650 <HAL_RCC_OscConfig+0x474>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a73      	ldr	r2, [pc, #460]	; (8002650 <HAL_RCC_OscConfig+0x474>)
 8002484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800248a:	f7fe fc93 	bl	8000db4 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002492:	f7fe fc8f 	bl	8000db4 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e10c      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a4:	4b6a      	ldr	r3, [pc, #424]	; (8002650 <HAL_RCC_OscConfig+0x474>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0f0      	beq.n	8002492 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d106      	bne.n	80024c6 <HAL_RCC_OscConfig+0x2ea>
 80024b8:	4b64      	ldr	r3, [pc, #400]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024bc:	4a63      	ldr	r2, [pc, #396]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6713      	str	r3, [r2, #112]	; 0x70
 80024c4:	e01c      	b.n	8002500 <HAL_RCC_OscConfig+0x324>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b05      	cmp	r3, #5
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCC_OscConfig+0x30c>
 80024ce:	4b5f      	ldr	r3, [pc, #380]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d2:	4a5e      	ldr	r2, [pc, #376]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024d4:	f043 0304 	orr.w	r3, r3, #4
 80024d8:	6713      	str	r3, [r2, #112]	; 0x70
 80024da:	4b5c      	ldr	r3, [pc, #368]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024de:	4a5b      	ldr	r2, [pc, #364]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6713      	str	r3, [r2, #112]	; 0x70
 80024e6:	e00b      	b.n	8002500 <HAL_RCC_OscConfig+0x324>
 80024e8:	4b58      	ldr	r3, [pc, #352]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ec:	4a57      	ldr	r2, [pc, #348]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024ee:	f023 0301 	bic.w	r3, r3, #1
 80024f2:	6713      	str	r3, [r2, #112]	; 0x70
 80024f4:	4b55      	ldr	r3, [pc, #340]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f8:	4a54      	ldr	r2, [pc, #336]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80024fa:	f023 0304 	bic.w	r3, r3, #4
 80024fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d015      	beq.n	8002534 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002508:	f7fe fc54 	bl	8000db4 <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250e:	e00a      	b.n	8002526 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002510:	f7fe fc50 	bl	8000db4 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	f241 3288 	movw	r2, #5000	; 0x1388
 800251e:	4293      	cmp	r3, r2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e0cb      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002526:	4b49      	ldr	r3, [pc, #292]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0ee      	beq.n	8002510 <HAL_RCC_OscConfig+0x334>
 8002532:	e014      	b.n	800255e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002534:	f7fe fc3e 	bl	8000db4 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800253a:	e00a      	b.n	8002552 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800253c:	f7fe fc3a 	bl	8000db4 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	f241 3288 	movw	r2, #5000	; 0x1388
 800254a:	4293      	cmp	r3, r2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e0b5      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002552:	4b3e      	ldr	r3, [pc, #248]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1ee      	bne.n	800253c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800255e:	7dfb      	ldrb	r3, [r7, #23]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d105      	bne.n	8002570 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002564:	4b39      	ldr	r3, [pc, #228]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	4a38      	ldr	r2, [pc, #224]	; (800264c <HAL_RCC_OscConfig+0x470>)
 800256a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800256e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80a1 	beq.w	80026bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800257a:	4b34      	ldr	r3, [pc, #208]	; (800264c <HAL_RCC_OscConfig+0x470>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 030c 	and.w	r3, r3, #12
 8002582:	2b08      	cmp	r3, #8
 8002584:	d05c      	beq.n	8002640 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d141      	bne.n	8002612 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258e:	4b31      	ldr	r3, [pc, #196]	; (8002654 <HAL_RCC_OscConfig+0x478>)
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002594:	f7fe fc0e 	bl	8000db4 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800259c:	f7fe fc0a 	bl	8000db4 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e087      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ae:	4b27      	ldr	r3, [pc, #156]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	69da      	ldr	r2, [r3, #28]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c8:	019b      	lsls	r3, r3, #6
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	085b      	lsrs	r3, r3, #1
 80025d2:	3b01      	subs	r3, #1
 80025d4:	041b      	lsls	r3, r3, #16
 80025d6:	431a      	orrs	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	061b      	lsls	r3, r3, #24
 80025de:	491b      	ldr	r1, [pc, #108]	; (800264c <HAL_RCC_OscConfig+0x470>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025e4:	4b1b      	ldr	r3, [pc, #108]	; (8002654 <HAL_RCC_OscConfig+0x478>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ea:	f7fe fbe3 	bl	8000db4 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025f2:	f7fe fbdf 	bl	8000db4 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e05c      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002604:	4b11      	ldr	r3, [pc, #68]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x416>
 8002610:	e054      	b.n	80026bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002612:	4b10      	ldr	r3, [pc, #64]	; (8002654 <HAL_RCC_OscConfig+0x478>)
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002618:	f7fe fbcc 	bl	8000db4 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002620:	f7fe fbc8 	bl	8000db4 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e045      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002632:	4b06      	ldr	r3, [pc, #24]	; (800264c <HAL_RCC_OscConfig+0x470>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0x444>
 800263e:	e03d      	b.n	80026bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e038      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
 800264c:	40023800 	.word	0x40023800
 8002650:	40007000 	.word	0x40007000
 8002654:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002658:	4b1b      	ldr	r3, [pc, #108]	; (80026c8 <HAL_RCC_OscConfig+0x4ec>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d028      	beq.n	80026b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002670:	429a      	cmp	r2, r3
 8002672:	d121      	bne.n	80026b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267e:	429a      	cmp	r2, r3
 8002680:	d11a      	bne.n	80026b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002688:	4013      	ands	r3, r2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800268e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002690:	4293      	cmp	r3, r2
 8002692:	d111      	bne.n	80026b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269e:	085b      	lsrs	r3, r3, #1
 80026a0:	3b01      	subs	r3, #1
 80026a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d107      	bne.n	80026b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d001      	beq.n	80026bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e000      	b.n	80026be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40023800 	.word	0x40023800

080026cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e0cc      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026e0:	4b68      	ldr	r3, [pc, #416]	; (8002884 <HAL_RCC_ClockConfig+0x1b8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d90c      	bls.n	8002708 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ee:	4b65      	ldr	r3, [pc, #404]	; (8002884 <HAL_RCC_ClockConfig+0x1b8>)
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b63      	ldr	r3, [pc, #396]	; (8002884 <HAL_RCC_ClockConfig+0x1b8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0b8      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d020      	beq.n	8002756 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0304 	and.w	r3, r3, #4
 800271c:	2b00      	cmp	r3, #0
 800271e:	d005      	beq.n	800272c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002720:	4b59      	ldr	r3, [pc, #356]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	4a58      	ldr	r2, [pc, #352]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 8002726:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800272a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0308 	and.w	r3, r3, #8
 8002734:	2b00      	cmp	r3, #0
 8002736:	d005      	beq.n	8002744 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002738:	4b53      	ldr	r3, [pc, #332]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	4a52      	ldr	r2, [pc, #328]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800273e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002742:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002744:	4b50      	ldr	r3, [pc, #320]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	494d      	ldr	r1, [pc, #308]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 8002752:	4313      	orrs	r3, r2
 8002754:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d044      	beq.n	80027ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d107      	bne.n	800277a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276a:	4b47      	ldr	r3, [pc, #284]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d119      	bne.n	80027aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e07f      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2b02      	cmp	r3, #2
 8002780:	d003      	beq.n	800278a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002786:	2b03      	cmp	r3, #3
 8002788:	d107      	bne.n	800279a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800278a:	4b3f      	ldr	r3, [pc, #252]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d109      	bne.n	80027aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e06f      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279a:	4b3b      	ldr	r3, [pc, #236]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e067      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027aa:	4b37      	ldr	r3, [pc, #220]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f023 0203 	bic.w	r2, r3, #3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	4934      	ldr	r1, [pc, #208]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027bc:	f7fe fafa 	bl	8000db4 <HAL_GetTick>
 80027c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c2:	e00a      	b.n	80027da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c4:	f7fe faf6 	bl	8000db4 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e04f      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027da:	4b2b      	ldr	r3, [pc, #172]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 020c 	and.w	r2, r3, #12
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d1eb      	bne.n	80027c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027ec:	4b25      	ldr	r3, [pc, #148]	; (8002884 <HAL_RCC_ClockConfig+0x1b8>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d20c      	bcs.n	8002814 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fa:	4b22      	ldr	r3, [pc, #136]	; (8002884 <HAL_RCC_ClockConfig+0x1b8>)
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	b2d2      	uxtb	r2, r2
 8002800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002802:	4b20      	ldr	r3, [pc, #128]	; (8002884 <HAL_RCC_ClockConfig+0x1b8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d001      	beq.n	8002814 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e032      	b.n	800287a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0304 	and.w	r3, r3, #4
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002820:	4b19      	ldr	r3, [pc, #100]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	4916      	ldr	r1, [pc, #88]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	4313      	orrs	r3, r2
 8002830:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	2b00      	cmp	r3, #0
 800283c:	d009      	beq.n	8002852 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800283e:	4b12      	ldr	r3, [pc, #72]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	490e      	ldr	r1, [pc, #56]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800284e:	4313      	orrs	r3, r2
 8002850:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002852:	f000 f821 	bl	8002898 <HAL_RCC_GetSysClockFreq>
 8002856:	4602      	mov	r2, r0
 8002858:	4b0b      	ldr	r3, [pc, #44]	; (8002888 <HAL_RCC_ClockConfig+0x1bc>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	091b      	lsrs	r3, r3, #4
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	490a      	ldr	r1, [pc, #40]	; (800288c <HAL_RCC_ClockConfig+0x1c0>)
 8002864:	5ccb      	ldrb	r3, [r1, r3]
 8002866:	fa22 f303 	lsr.w	r3, r2, r3
 800286a:	4a09      	ldr	r2, [pc, #36]	; (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 800286c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800286e:	4b09      	ldr	r3, [pc, #36]	; (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7fe fa5a 	bl	8000d2c <HAL_InitTick>

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40023c00 	.word	0x40023c00
 8002888:	40023800 	.word	0x40023800
 800288c:	08006f84 	.word	0x08006f84
 8002890:	20000000 	.word	0x20000000
 8002894:	20000004 	.word	0x20000004

08002898 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800289c:	b090      	sub	sp, #64	; 0x40
 800289e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	637b      	str	r3, [r7, #52]	; 0x34
 80028a4:	2300      	movs	r3, #0
 80028a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028a8:	2300      	movs	r3, #0
 80028aa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028b0:	4b59      	ldr	r3, [pc, #356]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x180>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 030c 	and.w	r3, r3, #12
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d00d      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x40>
 80028bc:	2b08      	cmp	r3, #8
 80028be:	f200 80a1 	bhi.w	8002a04 <HAL_RCC_GetSysClockFreq+0x16c>
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d002      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x34>
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	d003      	beq.n	80028d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80028ca:	e09b      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028cc:	4b53      	ldr	r3, [pc, #332]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x184>)
 80028ce:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80028d0:	e09b      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028d2:	4b53      	ldr	r3, [pc, #332]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x188>)
 80028d4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028d6:	e098      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028d8:	4b4f      	ldr	r3, [pc, #316]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x180>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028e0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028e2:	4b4d      	ldr	r3, [pc, #308]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x180>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d028      	beq.n	8002940 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028ee:	4b4a      	ldr	r3, [pc, #296]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x180>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	099b      	lsrs	r3, r3, #6
 80028f4:	2200      	movs	r2, #0
 80028f6:	623b      	str	r3, [r7, #32]
 80028f8:	627a      	str	r2, [r7, #36]	; 0x24
 80028fa:	6a3b      	ldr	r3, [r7, #32]
 80028fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002900:	2100      	movs	r1, #0
 8002902:	4b47      	ldr	r3, [pc, #284]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x188>)
 8002904:	fb03 f201 	mul.w	r2, r3, r1
 8002908:	2300      	movs	r3, #0
 800290a:	fb00 f303 	mul.w	r3, r0, r3
 800290e:	4413      	add	r3, r2
 8002910:	4a43      	ldr	r2, [pc, #268]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x188>)
 8002912:	fba0 1202 	umull	r1, r2, r0, r2
 8002916:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002918:	460a      	mov	r2, r1
 800291a:	62ba      	str	r2, [r7, #40]	; 0x28
 800291c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800291e:	4413      	add	r3, r2
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002924:	2200      	movs	r2, #0
 8002926:	61bb      	str	r3, [r7, #24]
 8002928:	61fa      	str	r2, [r7, #28]
 800292a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800292e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002932:	f7fd fca5 	bl	8000280 <__aeabi_uldivmod>
 8002936:	4602      	mov	r2, r0
 8002938:	460b      	mov	r3, r1
 800293a:	4613      	mov	r3, r2
 800293c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800293e:	e053      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002940:	4b35      	ldr	r3, [pc, #212]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x180>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	099b      	lsrs	r3, r3, #6
 8002946:	2200      	movs	r2, #0
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	617a      	str	r2, [r7, #20]
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002952:	f04f 0b00 	mov.w	fp, #0
 8002956:	4652      	mov	r2, sl
 8002958:	465b      	mov	r3, fp
 800295a:	f04f 0000 	mov.w	r0, #0
 800295e:	f04f 0100 	mov.w	r1, #0
 8002962:	0159      	lsls	r1, r3, #5
 8002964:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002968:	0150      	lsls	r0, r2, #5
 800296a:	4602      	mov	r2, r0
 800296c:	460b      	mov	r3, r1
 800296e:	ebb2 080a 	subs.w	r8, r2, sl
 8002972:	eb63 090b 	sbc.w	r9, r3, fp
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002982:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002986:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800298a:	ebb2 0408 	subs.w	r4, r2, r8
 800298e:	eb63 0509 	sbc.w	r5, r3, r9
 8002992:	f04f 0200 	mov.w	r2, #0
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	00eb      	lsls	r3, r5, #3
 800299c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029a0:	00e2      	lsls	r2, r4, #3
 80029a2:	4614      	mov	r4, r2
 80029a4:	461d      	mov	r5, r3
 80029a6:	eb14 030a 	adds.w	r3, r4, sl
 80029aa:	603b      	str	r3, [r7, #0]
 80029ac:	eb45 030b 	adc.w	r3, r5, fp
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	f04f 0300 	mov.w	r3, #0
 80029ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029be:	4629      	mov	r1, r5
 80029c0:	028b      	lsls	r3, r1, #10
 80029c2:	4621      	mov	r1, r4
 80029c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029c8:	4621      	mov	r1, r4
 80029ca:	028a      	lsls	r2, r1, #10
 80029cc:	4610      	mov	r0, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029d2:	2200      	movs	r2, #0
 80029d4:	60bb      	str	r3, [r7, #8]
 80029d6:	60fa      	str	r2, [r7, #12]
 80029d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029dc:	f7fd fc50 	bl	8000280 <__aeabi_uldivmod>
 80029e0:	4602      	mov	r2, r0
 80029e2:	460b      	mov	r3, r1
 80029e4:	4613      	mov	r3, r2
 80029e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029e8:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x180>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	3301      	adds	r3, #1
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80029f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a00:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a02:	e002      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x184>)
 8002a06:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3740      	adds	r7, #64	; 0x40
 8002a10:	46bd      	mov	sp, r7
 8002a12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	00f42400 	.word	0x00f42400
 8002a20:	017d7840 	.word	0x017d7840

08002a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a28:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000000 	.word	0x20000000

08002a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a40:	f7ff fff0 	bl	8002a24 <HAL_RCC_GetHCLKFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	0a9b      	lsrs	r3, r3, #10
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	4903      	ldr	r1, [pc, #12]	; (8002a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a52:	5ccb      	ldrb	r3, [r1, r3]
 8002a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	08006f94 	.word	0x08006f94

08002a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a68:	f7ff ffdc 	bl	8002a24 <HAL_RCC_GetHCLKFreq>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	0b5b      	lsrs	r3, r3, #13
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	4903      	ldr	r1, [pc, #12]	; (8002a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a7a:	5ccb      	ldrb	r3, [r1, r3]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40023800 	.word	0x40023800
 8002a88:	08006f94 	.word	0x08006f94

08002a8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e03f      	b.n	8002b1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d106      	bne.n	8002ab8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7fd ffca 	bl	8000a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2224      	movs	r2, #36	; 0x24
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ace:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f929 	bl	8002d28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	691a      	ldr	r2, [r3, #16]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ae4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	695a      	ldr	r2, [r3, #20]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002af4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68da      	ldr	r2, [r3, #12]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2220      	movs	r2, #32
 8002b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b08a      	sub	sp, #40	; 0x28
 8002b2a:	af02      	add	r7, sp, #8
 8002b2c:	60f8      	str	r0, [r7, #12]
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	4613      	mov	r3, r2
 8002b34:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b20      	cmp	r3, #32
 8002b44:	d17c      	bne.n	8002c40 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <HAL_UART_Transmit+0x2c>
 8002b4c:	88fb      	ldrh	r3, [r7, #6]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e075      	b.n	8002c42 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d101      	bne.n	8002b64 <HAL_UART_Transmit+0x3e>
 8002b60:	2302      	movs	r3, #2
 8002b62:	e06e      	b.n	8002c42 <HAL_UART_Transmit+0x11c>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2221      	movs	r2, #33	; 0x21
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b7a:	f7fe f91b 	bl	8000db4 <HAL_GetTick>
 8002b7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	88fa      	ldrh	r2, [r7, #6]
 8002b84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	88fa      	ldrh	r2, [r7, #6]
 8002b8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b94:	d108      	bne.n	8002ba8 <HAL_UART_Transmit+0x82>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d104      	bne.n	8002ba8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	61bb      	str	r3, [r7, #24]
 8002ba6:	e003      	b.n	8002bb0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002bb8:	e02a      	b.n	8002c10 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2180      	movs	r1, #128	; 0x80
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f000 f840 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e036      	b.n	8002c42 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10b      	bne.n	8002bf2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	461a      	mov	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002be8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	3302      	adds	r3, #2
 8002bee:	61bb      	str	r3, [r7, #24]
 8002bf0:	e007      	b.n	8002c02 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	781a      	ldrb	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1cf      	bne.n	8002bba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	9300      	str	r3, [sp, #0]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	2200      	movs	r2, #0
 8002c22:	2140      	movs	r1, #64	; 0x40
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f810 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e006      	b.n	8002c42 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2220      	movs	r2, #32
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e000      	b.n	8002c42 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c40:	2302      	movs	r3, #2
  }
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3720      	adds	r7, #32
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b090      	sub	sp, #64	; 0x40
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	603b      	str	r3, [r7, #0]
 8002c56:	4613      	mov	r3, r2
 8002c58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c5a:	e050      	b.n	8002cfe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c62:	d04c      	beq.n	8002cfe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <UART_WaitOnFlagUntilTimeout+0x30>
 8002c6a:	f7fe f8a3 	bl	8000db4 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d241      	bcs.n	8002cfe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	330c      	adds	r3, #12
 8002c80:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c84:	e853 3f00 	ldrex	r3, [r3]
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	330c      	adds	r3, #12
 8002c98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c9a:	637a      	str	r2, [r7, #52]	; 0x34
 8002c9c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ca0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ca2:	e841 2300 	strex	r3, r2, [r1]
 8002ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1e5      	bne.n	8002c7a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	3314      	adds	r3, #20
 8002cb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	e853 3f00 	ldrex	r3, [r3]
 8002cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	f023 0301 	bic.w	r3, r3, #1
 8002cc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	3314      	adds	r3, #20
 8002ccc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cce:	623a      	str	r2, [r7, #32]
 8002cd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd2:	69f9      	ldr	r1, [r7, #28]
 8002cd4:	6a3a      	ldr	r2, [r7, #32]
 8002cd6:	e841 2300 	strex	r3, r2, [r1]
 8002cda:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1e5      	bne.n	8002cae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e00f      	b.n	8002d1e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	4013      	ands	r3, r2
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	bf0c      	ite	eq
 8002d0e:	2301      	moveq	r3, #1
 8002d10:	2300      	movne	r3, #0
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	461a      	mov	r2, r3
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d09f      	beq.n	8002c5c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3740      	adds	r7, #64	; 0x40
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
	...

08002d28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d2c:	b0c0      	sub	sp, #256	; 0x100
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d44:	68d9      	ldr	r1, [r3, #12]
 8002d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	ea40 0301 	orr.w	r3, r0, r1
 8002d50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d80:	f021 010c 	bic.w	r1, r1, #12
 8002d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d8e:	430b      	orrs	r3, r1
 8002d90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da2:	6999      	ldr	r1, [r3, #24]
 8002da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	ea40 0301 	orr.w	r3, r0, r1
 8002dae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4b8f      	ldr	r3, [pc, #572]	; (8002ff4 <UART_SetConfig+0x2cc>)
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d005      	beq.n	8002dc8 <UART_SetConfig+0xa0>
 8002dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	4b8d      	ldr	r3, [pc, #564]	; (8002ff8 <UART_SetConfig+0x2d0>)
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d104      	bne.n	8002dd2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002dc8:	f7ff fe4c 	bl	8002a64 <HAL_RCC_GetPCLK2Freq>
 8002dcc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002dd0:	e003      	b.n	8002dda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dd2:	f7ff fe33 	bl	8002a3c <HAL_RCC_GetPCLK1Freq>
 8002dd6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002de4:	f040 810c 	bne.w	8003000 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002de8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dec:	2200      	movs	r2, #0
 8002dee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002df2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002df6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002dfa:	4622      	mov	r2, r4
 8002dfc:	462b      	mov	r3, r5
 8002dfe:	1891      	adds	r1, r2, r2
 8002e00:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e02:	415b      	adcs	r3, r3
 8002e04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e0a:	4621      	mov	r1, r4
 8002e0c:	eb12 0801 	adds.w	r8, r2, r1
 8002e10:	4629      	mov	r1, r5
 8002e12:	eb43 0901 	adc.w	r9, r3, r1
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	f04f 0300 	mov.w	r3, #0
 8002e1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e2a:	4690      	mov	r8, r2
 8002e2c:	4699      	mov	r9, r3
 8002e2e:	4623      	mov	r3, r4
 8002e30:	eb18 0303 	adds.w	r3, r8, r3
 8002e34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e38:	462b      	mov	r3, r5
 8002e3a:	eb49 0303 	adc.w	r3, r9, r3
 8002e3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002e52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e56:	460b      	mov	r3, r1
 8002e58:	18db      	adds	r3, r3, r3
 8002e5a:	653b      	str	r3, [r7, #80]	; 0x50
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	eb42 0303 	adc.w	r3, r2, r3
 8002e62:	657b      	str	r3, [r7, #84]	; 0x54
 8002e64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e6c:	f7fd fa08 	bl	8000280 <__aeabi_uldivmod>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4b61      	ldr	r3, [pc, #388]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002e76:	fba3 2302 	umull	r2, r3, r3, r2
 8002e7a:	095b      	lsrs	r3, r3, #5
 8002e7c:	011c      	lsls	r4, r3, #4
 8002e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e82:	2200      	movs	r2, #0
 8002e84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e90:	4642      	mov	r2, r8
 8002e92:	464b      	mov	r3, r9
 8002e94:	1891      	adds	r1, r2, r2
 8002e96:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e98:	415b      	adcs	r3, r3
 8002e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ea0:	4641      	mov	r1, r8
 8002ea2:	eb12 0a01 	adds.w	sl, r2, r1
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	eb43 0b01 	adc.w	fp, r3, r1
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	f04f 0300 	mov.w	r3, #0
 8002eb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002eb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ebc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ec0:	4692      	mov	sl, r2
 8002ec2:	469b      	mov	fp, r3
 8002ec4:	4643      	mov	r3, r8
 8002ec6:	eb1a 0303 	adds.w	r3, sl, r3
 8002eca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ece:	464b      	mov	r3, r9
 8002ed0:	eb4b 0303 	adc.w	r3, fp, r3
 8002ed4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ee4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ee8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002eec:	460b      	mov	r3, r1
 8002eee:	18db      	adds	r3, r3, r3
 8002ef0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	eb42 0303 	adc.w	r3, r2, r3
 8002ef8:	647b      	str	r3, [r7, #68]	; 0x44
 8002efa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002efe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f02:	f7fd f9bd 	bl	8000280 <__aeabi_uldivmod>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002f0e:	fba3 2301 	umull	r2, r3, r3, r1
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2264      	movs	r2, #100	; 0x64
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	1acb      	subs	r3, r1, r3
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f22:	4b36      	ldr	r3, [pc, #216]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002f24:	fba3 2302 	umull	r2, r3, r3, r2
 8002f28:	095b      	lsrs	r3, r3, #5
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f30:	441c      	add	r4, r3
 8002f32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f36:	2200      	movs	r2, #0
 8002f38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f3c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002f40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002f44:	4642      	mov	r2, r8
 8002f46:	464b      	mov	r3, r9
 8002f48:	1891      	adds	r1, r2, r2
 8002f4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f4c:	415b      	adcs	r3, r3
 8002f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f54:	4641      	mov	r1, r8
 8002f56:	1851      	adds	r1, r2, r1
 8002f58:	6339      	str	r1, [r7, #48]	; 0x30
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	414b      	adcs	r3, r1
 8002f5e:	637b      	str	r3, [r7, #52]	; 0x34
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f6c:	4659      	mov	r1, fp
 8002f6e:	00cb      	lsls	r3, r1, #3
 8002f70:	4651      	mov	r1, sl
 8002f72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f76:	4651      	mov	r1, sl
 8002f78:	00ca      	lsls	r2, r1, #3
 8002f7a:	4610      	mov	r0, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4603      	mov	r3, r0
 8002f80:	4642      	mov	r2, r8
 8002f82:	189b      	adds	r3, r3, r2
 8002f84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f88:	464b      	mov	r3, r9
 8002f8a:	460a      	mov	r2, r1
 8002f8c:	eb42 0303 	adc.w	r3, r2, r3
 8002f90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002fa0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002fa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002fa8:	460b      	mov	r3, r1
 8002faa:	18db      	adds	r3, r3, r3
 8002fac:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fae:	4613      	mov	r3, r2
 8002fb0:	eb42 0303 	adc.w	r3, r2, r3
 8002fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002fbe:	f7fd f95f 	bl	8000280 <__aeabi_uldivmod>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	2164      	movs	r1, #100	; 0x64
 8002fd0:	fb01 f303 	mul.w	r3, r1, r3
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	3332      	adds	r3, #50	; 0x32
 8002fda:	4a08      	ldr	r2, [pc, #32]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe0:	095b      	lsrs	r3, r3, #5
 8002fe2:	f003 0207 	and.w	r2, r3, #7
 8002fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4422      	add	r2, r4
 8002fee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ff0:	e105      	b.n	80031fe <UART_SetConfig+0x4d6>
 8002ff2:	bf00      	nop
 8002ff4:	40011000 	.word	0x40011000
 8002ff8:	40011400 	.word	0x40011400
 8002ffc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003000:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003004:	2200      	movs	r2, #0
 8003006:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800300a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800300e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003012:	4642      	mov	r2, r8
 8003014:	464b      	mov	r3, r9
 8003016:	1891      	adds	r1, r2, r2
 8003018:	6239      	str	r1, [r7, #32]
 800301a:	415b      	adcs	r3, r3
 800301c:	627b      	str	r3, [r7, #36]	; 0x24
 800301e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003022:	4641      	mov	r1, r8
 8003024:	1854      	adds	r4, r2, r1
 8003026:	4649      	mov	r1, r9
 8003028:	eb43 0501 	adc.w	r5, r3, r1
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	00eb      	lsls	r3, r5, #3
 8003036:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800303a:	00e2      	lsls	r2, r4, #3
 800303c:	4614      	mov	r4, r2
 800303e:	461d      	mov	r5, r3
 8003040:	4643      	mov	r3, r8
 8003042:	18e3      	adds	r3, r4, r3
 8003044:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003048:	464b      	mov	r3, r9
 800304a:	eb45 0303 	adc.w	r3, r5, r3
 800304e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800305e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	f04f 0300 	mov.w	r3, #0
 800306a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800306e:	4629      	mov	r1, r5
 8003070:	008b      	lsls	r3, r1, #2
 8003072:	4621      	mov	r1, r4
 8003074:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003078:	4621      	mov	r1, r4
 800307a:	008a      	lsls	r2, r1, #2
 800307c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003080:	f7fd f8fe 	bl	8000280 <__aeabi_uldivmod>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4b60      	ldr	r3, [pc, #384]	; (800320c <UART_SetConfig+0x4e4>)
 800308a:	fba3 2302 	umull	r2, r3, r3, r2
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	011c      	lsls	r4, r3, #4
 8003092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003096:	2200      	movs	r2, #0
 8003098:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800309c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80030a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80030a4:	4642      	mov	r2, r8
 80030a6:	464b      	mov	r3, r9
 80030a8:	1891      	adds	r1, r2, r2
 80030aa:	61b9      	str	r1, [r7, #24]
 80030ac:	415b      	adcs	r3, r3
 80030ae:	61fb      	str	r3, [r7, #28]
 80030b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030b4:	4641      	mov	r1, r8
 80030b6:	1851      	adds	r1, r2, r1
 80030b8:	6139      	str	r1, [r7, #16]
 80030ba:	4649      	mov	r1, r9
 80030bc:	414b      	adcs	r3, r1
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030cc:	4659      	mov	r1, fp
 80030ce:	00cb      	lsls	r3, r1, #3
 80030d0:	4651      	mov	r1, sl
 80030d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030d6:	4651      	mov	r1, sl
 80030d8:	00ca      	lsls	r2, r1, #3
 80030da:	4610      	mov	r0, r2
 80030dc:	4619      	mov	r1, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	4642      	mov	r2, r8
 80030e2:	189b      	adds	r3, r3, r2
 80030e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030e8:	464b      	mov	r3, r9
 80030ea:	460a      	mov	r2, r1
 80030ec:	eb42 0303 	adc.w	r3, r2, r3
 80030f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80030f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80030fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800310c:	4649      	mov	r1, r9
 800310e:	008b      	lsls	r3, r1, #2
 8003110:	4641      	mov	r1, r8
 8003112:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003116:	4641      	mov	r1, r8
 8003118:	008a      	lsls	r2, r1, #2
 800311a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800311e:	f7fd f8af 	bl	8000280 <__aeabi_uldivmod>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <UART_SetConfig+0x4e4>)
 8003128:	fba3 1302 	umull	r1, r3, r3, r2
 800312c:	095b      	lsrs	r3, r3, #5
 800312e:	2164      	movs	r1, #100	; 0x64
 8003130:	fb01 f303 	mul.w	r3, r1, r3
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	3332      	adds	r3, #50	; 0x32
 800313a:	4a34      	ldr	r2, [pc, #208]	; (800320c <UART_SetConfig+0x4e4>)
 800313c:	fba2 2303 	umull	r2, r3, r2, r3
 8003140:	095b      	lsrs	r3, r3, #5
 8003142:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003146:	441c      	add	r4, r3
 8003148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800314c:	2200      	movs	r2, #0
 800314e:	673b      	str	r3, [r7, #112]	; 0x70
 8003150:	677a      	str	r2, [r7, #116]	; 0x74
 8003152:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003156:	4642      	mov	r2, r8
 8003158:	464b      	mov	r3, r9
 800315a:	1891      	adds	r1, r2, r2
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	415b      	adcs	r3, r3
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003166:	4641      	mov	r1, r8
 8003168:	1851      	adds	r1, r2, r1
 800316a:	6039      	str	r1, [r7, #0]
 800316c:	4649      	mov	r1, r9
 800316e:	414b      	adcs	r3, r1
 8003170:	607b      	str	r3, [r7, #4]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800317e:	4659      	mov	r1, fp
 8003180:	00cb      	lsls	r3, r1, #3
 8003182:	4651      	mov	r1, sl
 8003184:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003188:	4651      	mov	r1, sl
 800318a:	00ca      	lsls	r2, r1, #3
 800318c:	4610      	mov	r0, r2
 800318e:	4619      	mov	r1, r3
 8003190:	4603      	mov	r3, r0
 8003192:	4642      	mov	r2, r8
 8003194:	189b      	adds	r3, r3, r2
 8003196:	66bb      	str	r3, [r7, #104]	; 0x68
 8003198:	464b      	mov	r3, r9
 800319a:	460a      	mov	r2, r1
 800319c:	eb42 0303 	adc.w	r3, r2, r3
 80031a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	663b      	str	r3, [r7, #96]	; 0x60
 80031ac:	667a      	str	r2, [r7, #100]	; 0x64
 80031ae:	f04f 0200 	mov.w	r2, #0
 80031b2:	f04f 0300 	mov.w	r3, #0
 80031b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80031ba:	4649      	mov	r1, r9
 80031bc:	008b      	lsls	r3, r1, #2
 80031be:	4641      	mov	r1, r8
 80031c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031c4:	4641      	mov	r1, r8
 80031c6:	008a      	lsls	r2, r1, #2
 80031c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80031cc:	f7fd f858 	bl	8000280 <__aeabi_uldivmod>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4b0d      	ldr	r3, [pc, #52]	; (800320c <UART_SetConfig+0x4e4>)
 80031d6:	fba3 1302 	umull	r1, r3, r3, r2
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	2164      	movs	r1, #100	; 0x64
 80031de:	fb01 f303 	mul.w	r3, r1, r3
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	3332      	adds	r3, #50	; 0x32
 80031e8:	4a08      	ldr	r2, [pc, #32]	; (800320c <UART_SetConfig+0x4e4>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	f003 020f 	and.w	r2, r3, #15
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4422      	add	r2, r4
 80031fc:	609a      	str	r2, [r3, #8]
}
 80031fe:	bf00      	nop
 8003200:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003204:	46bd      	mov	sp, r7
 8003206:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800320a:	bf00      	nop
 800320c:	51eb851f 	.word	0x51eb851f

08003210 <__NVIC_SetPriority>:
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	6039      	str	r1, [r7, #0]
 800321a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003220:	2b00      	cmp	r3, #0
 8003222:	db0a      	blt.n	800323a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	b2da      	uxtb	r2, r3
 8003228:	490c      	ldr	r1, [pc, #48]	; (800325c <__NVIC_SetPriority+0x4c>)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	0112      	lsls	r2, r2, #4
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	440b      	add	r3, r1
 8003234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003238:	e00a      	b.n	8003250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	b2da      	uxtb	r2, r3
 800323e:	4908      	ldr	r1, [pc, #32]	; (8003260 <__NVIC_SetPriority+0x50>)
 8003240:	79fb      	ldrb	r3, [r7, #7]
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	3b04      	subs	r3, #4
 8003248:	0112      	lsls	r2, r2, #4
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	440b      	add	r3, r1
 800324e:	761a      	strb	r2, [r3, #24]
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	e000e100 	.word	0xe000e100
 8003260:	e000ed00 	.word	0xe000ed00

08003264 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003268:	2100      	movs	r1, #0
 800326a:	f06f 0004 	mvn.w	r0, #4
 800326e:	f7ff ffcf 	bl	8003210 <__NVIC_SetPriority>
#endif
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800327e:	f3ef 8305 	mrs	r3, IPSR
 8003282:	603b      	str	r3, [r7, #0]
  return(result);
 8003284:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800328a:	f06f 0305 	mvn.w	r3, #5
 800328e:	607b      	str	r3, [r7, #4]
 8003290:	e00c      	b.n	80032ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003292:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <osKernelInitialize+0x44>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d105      	bne.n	80032a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800329a:	4b08      	ldr	r3, [pc, #32]	; (80032bc <osKernelInitialize+0x44>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	607b      	str	r3, [r7, #4]
 80032a4:	e002      	b.n	80032ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80032a6:	f04f 33ff 	mov.w	r3, #4294967295
 80032aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80032ac:	687b      	ldr	r3, [r7, #4]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	20000190 	.word	0x20000190

080032c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032c6:	f3ef 8305 	mrs	r3, IPSR
 80032ca:	603b      	str	r3, [r7, #0]
  return(result);
 80032cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <osKernelStart+0x1a>
    stat = osErrorISR;
 80032d2:	f06f 0305 	mvn.w	r3, #5
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	e010      	b.n	80032fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80032da:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <osKernelStart+0x48>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d109      	bne.n	80032f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80032e2:	f7ff ffbf 	bl	8003264 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80032e6:	4b08      	ldr	r3, [pc, #32]	; (8003308 <osKernelStart+0x48>)
 80032e8:	2202      	movs	r2, #2
 80032ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80032ec:	f001 f87c 	bl	80043e8 <vTaskStartScheduler>
      stat = osOK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	607b      	str	r3, [r7, #4]
 80032f4:	e002      	b.n	80032fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295
 80032fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80032fc:	687b      	ldr	r3, [r7, #4]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	20000190 	.word	0x20000190

0800330c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800330c:	b580      	push	{r7, lr}
 800330e:	b08e      	sub	sp, #56	; 0x38
 8003310:	af04      	add	r7, sp, #16
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003318:	2300      	movs	r3, #0
 800331a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800331c:	f3ef 8305 	mrs	r3, IPSR
 8003320:	617b      	str	r3, [r7, #20]
  return(result);
 8003322:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003324:	2b00      	cmp	r3, #0
 8003326:	d17e      	bne.n	8003426 <osThreadNew+0x11a>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d07b      	beq.n	8003426 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003332:	2318      	movs	r3, #24
 8003334:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003336:	2300      	movs	r3, #0
 8003338:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800333a:	f04f 33ff 	mov.w	r3, #4294967295
 800333e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d045      	beq.n	80033d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d002      	beq.n	8003354 <osThreadNew+0x48>
        name = attr->name;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d008      	beq.n	800337a <osThreadNew+0x6e>
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	2b38      	cmp	r3, #56	; 0x38
 800336c:	d805      	bhi.n	800337a <osThreadNew+0x6e>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <osThreadNew+0x72>
        return (NULL);
 800337a:	2300      	movs	r3, #0
 800337c:	e054      	b.n	8003428 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00e      	beq.n	80033b4 <osThreadNew+0xa8>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	2bbb      	cmp	r3, #187	; 0xbb
 800339c:	d90a      	bls.n	80033b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d006      	beq.n	80033b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <osThreadNew+0xa8>
        mem = 1;
 80033ae:	2301      	movs	r3, #1
 80033b0:	61bb      	str	r3, [r7, #24]
 80033b2:	e010      	b.n	80033d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10c      	bne.n	80033d6 <osThreadNew+0xca>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d108      	bne.n	80033d6 <osThreadNew+0xca>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d104      	bne.n	80033d6 <osThreadNew+0xca>
          mem = 0;
 80033cc:	2300      	movs	r3, #0
 80033ce:	61bb      	str	r3, [r7, #24]
 80033d0:	e001      	b.n	80033d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d110      	bne.n	80033fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033e4:	9202      	str	r2, [sp, #8]
 80033e6:	9301      	str	r3, [sp, #4]
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	6a3a      	ldr	r2, [r7, #32]
 80033f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 fe0c 	bl	8004010 <xTaskCreateStatic>
 80033f8:	4603      	mov	r3, r0
 80033fa:	613b      	str	r3, [r7, #16]
 80033fc:	e013      	b.n	8003426 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d110      	bne.n	8003426 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	b29a      	uxth	r2, r3
 8003408:	f107 0310 	add.w	r3, r7, #16
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fe57 	bl	80040ca <xTaskCreate>
 800341c:	4603      	mov	r3, r0
 800341e:	2b01      	cmp	r3, #1
 8003420:	d001      	beq.n	8003426 <osThreadNew+0x11a>
            hTask = NULL;
 8003422:	2300      	movs	r3, #0
 8003424:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003426:	693b      	ldr	r3, [r7, #16]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3728      	adds	r7, #40	; 0x28
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003438:	f3ef 8305 	mrs	r3, IPSR
 800343c:	60bb      	str	r3, [r7, #8]
  return(result);
 800343e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <osDelay+0x1c>
    stat = osErrorISR;
 8003444:	f06f 0305 	mvn.w	r3, #5
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	e007      	b.n	800345c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800344c:	2300      	movs	r3, #0
 800344e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 ff92 	bl	8004380 <vTaskDelay>
    }
  }

  return (stat);
 800345c:	68fb      	ldr	r3, [r7, #12]
}
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
	...

08003468 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4a07      	ldr	r2, [pc, #28]	; (8003494 <vApplicationGetIdleTaskMemory+0x2c>)
 8003478:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	4a06      	ldr	r2, [pc, #24]	; (8003498 <vApplicationGetIdleTaskMemory+0x30>)
 800347e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2280      	movs	r2, #128	; 0x80
 8003484:	601a      	str	r2, [r3, #0]
}
 8003486:	bf00      	nop
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	20000194 	.word	0x20000194
 8003498:	20000250 	.word	0x20000250

0800349c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4a07      	ldr	r2, [pc, #28]	; (80034c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80034ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	4a06      	ldr	r2, [pc, #24]	; (80034cc <vApplicationGetTimerTaskMemory+0x30>)
 80034b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034ba:	601a      	str	r2, [r3, #0]
}
 80034bc:	bf00      	nop
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	20000450 	.word	0x20000450
 80034cc:	2000050c 	.word	0x2000050c

080034d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f103 0208 	add.w	r2, r3, #8
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f04f 32ff 	mov.w	r2, #4294967295
 80034e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f103 0208 	add.w	r2, r3, #8
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f103 0208 	add.w	r2, r3, #8
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800352a:	b480      	push	{r7}
 800352c:	b085      	sub	sp, #20
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
 8003532:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	601a      	str	r2, [r3, #0]
}
 8003566:	bf00      	nop
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003572:	b480      	push	{r7}
 8003574:	b085      	sub	sp, #20
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
 800357a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003588:	d103      	bne.n	8003592 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	e00c      	b.n	80035ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	3308      	adds	r3, #8
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	e002      	b.n	80035a0 <vListInsert+0x2e>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d2f6      	bcs.n	800359a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	601a      	str	r2, [r3, #0]
}
 80035d8:	bf00      	nop
 80035da:	3714      	adds	r7, #20
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6892      	ldr	r2, [r2, #8]
 80035fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6852      	ldr	r2, [r2, #4]
 8003604:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	429a      	cmp	r2, r3
 800360e:	d103      	bne.n	8003618 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	1e5a      	subs	r2, r3, #1
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10a      	bne.n	8003662 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800364c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003650:	f383 8811 	msr	BASEPRI, r3
 8003654:	f3bf 8f6f 	isb	sy
 8003658:	f3bf 8f4f 	dsb	sy
 800365c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800365e:	bf00      	nop
 8003660:	e7fe      	b.n	8003660 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003662:	f002 f877 	bl	8005754 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366e:	68f9      	ldr	r1, [r7, #12]
 8003670:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003672:	fb01 f303 	mul.w	r3, r1, r3
 8003676:	441a      	add	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003692:	3b01      	subs	r3, #1
 8003694:	68f9      	ldr	r1, [r7, #12]
 8003696:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003698:	fb01 f303 	mul.w	r3, r1, r3
 800369c:	441a      	add	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	22ff      	movs	r2, #255	; 0xff
 80036a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	22ff      	movs	r2, #255	; 0xff
 80036ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d114      	bne.n	80036e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d01a      	beq.n	80036f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	3310      	adds	r3, #16
 80036c4:	4618      	mov	r0, r3
 80036c6:	f001 f929 	bl	800491c <xTaskRemoveFromEventList>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d012      	beq.n	80036f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80036d0:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <xQueueGenericReset+0xcc>)
 80036d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	f3bf 8f6f 	isb	sy
 80036e0:	e009      	b.n	80036f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	3310      	adds	r3, #16
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff fef2 	bl	80034d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	3324      	adds	r3, #36	; 0x24
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff feed 	bl	80034d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80036f6:	f002 f85d 	bl	80057b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80036fa:	2301      	movs	r3, #1
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	e000ed04 	.word	0xe000ed04

08003708 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08e      	sub	sp, #56	; 0x38
 800370c:	af02      	add	r7, sp, #8
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
 8003714:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10a      	bne.n	8003732 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800371c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003720:	f383 8811 	msr	BASEPRI, r3
 8003724:	f3bf 8f6f 	isb	sy
 8003728:	f3bf 8f4f 	dsb	sy
 800372c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800372e:	bf00      	nop
 8003730:	e7fe      	b.n	8003730 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10a      	bne.n	800374e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800373c:	f383 8811 	msr	BASEPRI, r3
 8003740:	f3bf 8f6f 	isb	sy
 8003744:	f3bf 8f4f 	dsb	sy
 8003748:	627b      	str	r3, [r7, #36]	; 0x24
}
 800374a:	bf00      	nop
 800374c:	e7fe      	b.n	800374c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d002      	beq.n	800375a <xQueueGenericCreateStatic+0x52>
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <xQueueGenericCreateStatic+0x56>
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <xQueueGenericCreateStatic+0x58>
 800375e:	2300      	movs	r3, #0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10a      	bne.n	800377a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003768:	f383 8811 	msr	BASEPRI, r3
 800376c:	f3bf 8f6f 	isb	sy
 8003770:	f3bf 8f4f 	dsb	sy
 8003774:	623b      	str	r3, [r7, #32]
}
 8003776:	bf00      	nop
 8003778:	e7fe      	b.n	8003778 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d102      	bne.n	8003786 <xQueueGenericCreateStatic+0x7e>
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <xQueueGenericCreateStatic+0x82>
 8003786:	2301      	movs	r3, #1
 8003788:	e000      	b.n	800378c <xQueueGenericCreateStatic+0x84>
 800378a:	2300      	movs	r3, #0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10a      	bne.n	80037a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003794:	f383 8811 	msr	BASEPRI, r3
 8003798:	f3bf 8f6f 	isb	sy
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	61fb      	str	r3, [r7, #28]
}
 80037a2:	bf00      	nop
 80037a4:	e7fe      	b.n	80037a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80037a6:	2350      	movs	r3, #80	; 0x50
 80037a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2b50      	cmp	r3, #80	; 0x50
 80037ae:	d00a      	beq.n	80037c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80037b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b4:	f383 8811 	msr	BASEPRI, r3
 80037b8:	f3bf 8f6f 	isb	sy
 80037bc:	f3bf 8f4f 	dsb	sy
 80037c0:	61bb      	str	r3, [r7, #24]
}
 80037c2:	bf00      	nop
 80037c4:	e7fe      	b.n	80037c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80037c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80037cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00d      	beq.n	80037ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80037d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80037de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	4613      	mov	r3, r2
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	68b9      	ldr	r1, [r7, #8]
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 f805 	bl	80037f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3730      	adds	r7, #48	; 0x30
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d103      	bne.n	8003814 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	e002      	b.n	800381a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003826:	2101      	movs	r1, #1
 8003828:	69b8      	ldr	r0, [r7, #24]
 800382a:	f7ff ff05 	bl	8003638 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	78fa      	ldrb	r2, [r7, #3]
 8003832:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003836:	bf00      	nop
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08e      	sub	sp, #56	; 0x38
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800384e:	2300      	movs	r3, #0
 8003850:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10a      	bne.n	8003872 <xQueueGenericSend+0x32>
	__asm volatile
 800385c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003860:	f383 8811 	msr	BASEPRI, r3
 8003864:	f3bf 8f6f 	isb	sy
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800386e:	bf00      	nop
 8003870:	e7fe      	b.n	8003870 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d103      	bne.n	8003880 <xQueueGenericSend+0x40>
 8003878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <xQueueGenericSend+0x44>
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <xQueueGenericSend+0x46>
 8003884:	2300      	movs	r3, #0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10a      	bne.n	80038a0 <xQueueGenericSend+0x60>
	__asm volatile
 800388a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388e:	f383 8811 	msr	BASEPRI, r3
 8003892:	f3bf 8f6f 	isb	sy
 8003896:	f3bf 8f4f 	dsb	sy
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800389c:	bf00      	nop
 800389e:	e7fe      	b.n	800389e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d103      	bne.n	80038ae <xQueueGenericSend+0x6e>
 80038a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d101      	bne.n	80038b2 <xQueueGenericSend+0x72>
 80038ae:	2301      	movs	r3, #1
 80038b0:	e000      	b.n	80038b4 <xQueueGenericSend+0x74>
 80038b2:	2300      	movs	r3, #0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d10a      	bne.n	80038ce <xQueueGenericSend+0x8e>
	__asm volatile
 80038b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038bc:	f383 8811 	msr	BASEPRI, r3
 80038c0:	f3bf 8f6f 	isb	sy
 80038c4:	f3bf 8f4f 	dsb	sy
 80038c8:	623b      	str	r3, [r7, #32]
}
 80038ca:	bf00      	nop
 80038cc:	e7fe      	b.n	80038cc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038ce:	f001 f9e7 	bl	8004ca0 <xTaskGetSchedulerState>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d102      	bne.n	80038de <xQueueGenericSend+0x9e>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <xQueueGenericSend+0xa2>
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <xQueueGenericSend+0xa4>
 80038e2:	2300      	movs	r3, #0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10a      	bne.n	80038fe <xQueueGenericSend+0xbe>
	__asm volatile
 80038e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ec:	f383 8811 	msr	BASEPRI, r3
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	f3bf 8f4f 	dsb	sy
 80038f8:	61fb      	str	r3, [r7, #28]
}
 80038fa:	bf00      	nop
 80038fc:	e7fe      	b.n	80038fc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80038fe:	f001 ff29 	bl	8005754 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390a:	429a      	cmp	r2, r3
 800390c:	d302      	bcc.n	8003914 <xQueueGenericSend+0xd4>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	2b02      	cmp	r3, #2
 8003912:	d129      	bne.n	8003968 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	68b9      	ldr	r1, [r7, #8]
 8003918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800391a:	f000 fa0b 	bl	8003d34 <prvCopyDataToQueue>
 800391e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003924:	2b00      	cmp	r3, #0
 8003926:	d010      	beq.n	800394a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392a:	3324      	adds	r3, #36	; 0x24
 800392c:	4618      	mov	r0, r3
 800392e:	f000 fff5 	bl	800491c <xTaskRemoveFromEventList>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d013      	beq.n	8003960 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003938:	4b3f      	ldr	r3, [pc, #252]	; (8003a38 <xQueueGenericSend+0x1f8>)
 800393a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	e00a      	b.n	8003960 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800394a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394c:	2b00      	cmp	r3, #0
 800394e:	d007      	beq.n	8003960 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003950:	4b39      	ldr	r3, [pc, #228]	; (8003a38 <xQueueGenericSend+0x1f8>)
 8003952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003960:	f001 ff28 	bl	80057b4 <vPortExitCritical>
				return pdPASS;
 8003964:	2301      	movs	r3, #1
 8003966:	e063      	b.n	8003a30 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d103      	bne.n	8003976 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800396e:	f001 ff21 	bl	80057b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003972:	2300      	movs	r3, #0
 8003974:	e05c      	b.n	8003a30 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003978:	2b00      	cmp	r3, #0
 800397a:	d106      	bne.n	800398a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800397c:	f107 0314 	add.w	r3, r7, #20
 8003980:	4618      	mov	r0, r3
 8003982:	f001 f82f 	bl	80049e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003986:	2301      	movs	r3, #1
 8003988:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800398a:	f001 ff13 	bl	80057b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800398e:	f000 fd9b 	bl	80044c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003992:	f001 fedf 	bl	8005754 <vPortEnterCritical>
 8003996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003998:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800399c:	b25b      	sxtb	r3, r3
 800399e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a2:	d103      	bne.n	80039ac <xQueueGenericSend+0x16c>
 80039a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039b2:	b25b      	sxtb	r3, r3
 80039b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b8:	d103      	bne.n	80039c2 <xQueueGenericSend+0x182>
 80039ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039c2:	f001 fef7 	bl	80057b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039c6:	1d3a      	adds	r2, r7, #4
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	4611      	mov	r1, r2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f001 f81e 	bl	8004a10 <xTaskCheckForTimeOut>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d124      	bne.n	8003a24 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80039da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039dc:	f000 faa2 	bl	8003f24 <prvIsQueueFull>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d018      	beq.n	8003a18 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80039e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e8:	3310      	adds	r3, #16
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	4611      	mov	r1, r2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 ff44 	bl	800487c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80039f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039f6:	f000 fa2d 	bl	8003e54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80039fa:	f000 fd73 	bl	80044e4 <xTaskResumeAll>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f47f af7c 	bne.w	80038fe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003a06:	4b0c      	ldr	r3, [pc, #48]	; (8003a38 <xQueueGenericSend+0x1f8>)
 8003a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	f3bf 8f4f 	dsb	sy
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	e772      	b.n	80038fe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a1a:	f000 fa1b 	bl	8003e54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a1e:	f000 fd61 	bl	80044e4 <xTaskResumeAll>
 8003a22:	e76c      	b.n	80038fe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a26:	f000 fa15 	bl	8003e54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a2a:	f000 fd5b 	bl	80044e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a2e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3738      	adds	r7, #56	; 0x38
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	e000ed04 	.word	0xe000ed04

08003a3c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b090      	sub	sp, #64	; 0x40
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10a      	bne.n	8003a6a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	f3bf 8f4f 	dsb	sy
 8003a64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003a66:	bf00      	nop
 8003a68:	e7fe      	b.n	8003a68 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d103      	bne.n	8003a78 <xQueueGenericSendFromISR+0x3c>
 8003a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <xQueueGenericSendFromISR+0x40>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <xQueueGenericSendFromISR+0x42>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10a      	bne.n	8003a98 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a86:	f383 8811 	msr	BASEPRI, r3
 8003a8a:	f3bf 8f6f 	isb	sy
 8003a8e:	f3bf 8f4f 	dsb	sy
 8003a92:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003a94:	bf00      	nop
 8003a96:	e7fe      	b.n	8003a96 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d103      	bne.n	8003aa6 <xQueueGenericSendFromISR+0x6a>
 8003a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d101      	bne.n	8003aaa <xQueueGenericSendFromISR+0x6e>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e000      	b.n	8003aac <xQueueGenericSendFromISR+0x70>
 8003aaa:	2300      	movs	r3, #0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10a      	bne.n	8003ac6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab4:	f383 8811 	msr	BASEPRI, r3
 8003ab8:	f3bf 8f6f 	isb	sy
 8003abc:	f3bf 8f4f 	dsb	sy
 8003ac0:	623b      	str	r3, [r7, #32]
}
 8003ac2:	bf00      	nop
 8003ac4:	e7fe      	b.n	8003ac4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ac6:	f001 ff27 	bl	8005918 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003aca:	f3ef 8211 	mrs	r2, BASEPRI
 8003ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad2:	f383 8811 	msr	BASEPRI, r3
 8003ad6:	f3bf 8f6f 	isb	sy
 8003ada:	f3bf 8f4f 	dsb	sy
 8003ade:	61fa      	str	r2, [r7, #28]
 8003ae0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ae2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003ae4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <xQueueGenericSendFromISR+0xbc>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d12f      	bne.n	8003b58 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b06:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	68b9      	ldr	r1, [r7, #8]
 8003b0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003b0e:	f000 f911 	bl	8003d34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b12:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1a:	d112      	bne.n	8003b42 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d016      	beq.n	8003b52 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b26:	3324      	adds	r3, #36	; 0x24
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 fef7 	bl	800491c <xTaskRemoveFromEventList>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00e      	beq.n	8003b52 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00b      	beq.n	8003b52 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	e007      	b.n	8003b52 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003b42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003b46:	3301      	adds	r3, #1
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	b25a      	sxtb	r2, r3
 8003b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003b52:	2301      	movs	r3, #1
 8003b54:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003b56:	e001      	b.n	8003b5c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b5e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003b66:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3740      	adds	r7, #64	; 0x40
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
	...

08003b74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b08c      	sub	sp, #48	; 0x30
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003b80:	2300      	movs	r3, #0
 8003b82:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10a      	bne.n	8003ba4 <xQueueReceive+0x30>
	__asm volatile
 8003b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b92:	f383 8811 	msr	BASEPRI, r3
 8003b96:	f3bf 8f6f 	isb	sy
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	623b      	str	r3, [r7, #32]
}
 8003ba0:	bf00      	nop
 8003ba2:	e7fe      	b.n	8003ba2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d103      	bne.n	8003bb2 <xQueueReceive+0x3e>
 8003baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <xQueueReceive+0x42>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <xQueueReceive+0x44>
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10a      	bne.n	8003bd2 <xQueueReceive+0x5e>
	__asm volatile
 8003bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc0:	f383 8811 	msr	BASEPRI, r3
 8003bc4:	f3bf 8f6f 	isb	sy
 8003bc8:	f3bf 8f4f 	dsb	sy
 8003bcc:	61fb      	str	r3, [r7, #28]
}
 8003bce:	bf00      	nop
 8003bd0:	e7fe      	b.n	8003bd0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003bd2:	f001 f865 	bl	8004ca0 <xTaskGetSchedulerState>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d102      	bne.n	8003be2 <xQueueReceive+0x6e>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <xQueueReceive+0x72>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <xQueueReceive+0x74>
 8003be6:	2300      	movs	r3, #0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10a      	bne.n	8003c02 <xQueueReceive+0x8e>
	__asm volatile
 8003bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf0:	f383 8811 	msr	BASEPRI, r3
 8003bf4:	f3bf 8f6f 	isb	sy
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	61bb      	str	r3, [r7, #24]
}
 8003bfe:	bf00      	nop
 8003c00:	e7fe      	b.n	8003c00 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c02:	f001 fda7 	bl	8005754 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d01f      	beq.n	8003c52 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c12:	68b9      	ldr	r1, [r7, #8]
 8003c14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c16:	f000 f8f7 	bl	8003e08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	1e5a      	subs	r2, r3, #1
 8003c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c20:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00f      	beq.n	8003c4a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2c:	3310      	adds	r3, #16
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fe74 	bl	800491c <xTaskRemoveFromEventList>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d007      	beq.n	8003c4a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003c3a:	4b3d      	ldr	r3, [pc, #244]	; (8003d30 <xQueueReceive+0x1bc>)
 8003c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	f3bf 8f4f 	dsb	sy
 8003c46:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003c4a:	f001 fdb3 	bl	80057b4 <vPortExitCritical>
				return pdPASS;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e069      	b.n	8003d26 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d103      	bne.n	8003c60 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003c58:	f001 fdac 	bl	80057b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	e062      	b.n	8003d26 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d106      	bne.n	8003c74 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c66:	f107 0310 	add.w	r3, r7, #16
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 feba 	bl	80049e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c70:	2301      	movs	r3, #1
 8003c72:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c74:	f001 fd9e 	bl	80057b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c78:	f000 fc26 	bl	80044c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c7c:	f001 fd6a 	bl	8005754 <vPortEnterCritical>
 8003c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c86:	b25b      	sxtb	r3, r3
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d103      	bne.n	8003c96 <xQueueReceive+0x122>
 8003c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c9c:	b25b      	sxtb	r3, r3
 8003c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ca2:	d103      	bne.n	8003cac <xQueueReceive+0x138>
 8003ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cac:	f001 fd82 	bl	80057b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cb0:	1d3a      	adds	r2, r7, #4
 8003cb2:	f107 0310 	add.w	r3, r7, #16
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f000 fea9 	bl	8004a10 <xTaskCheckForTimeOut>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d123      	bne.n	8003d0c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cc6:	f000 f917 	bl	8003ef8 <prvIsQueueEmpty>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d017      	beq.n	8003d00 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd2:	3324      	adds	r3, #36	; 0x24
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4611      	mov	r1, r2
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 fdcf 	bl	800487c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003cde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ce0:	f000 f8b8 	bl	8003e54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ce4:	f000 fbfe 	bl	80044e4 <xTaskResumeAll>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d189      	bne.n	8003c02 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003cee:	4b10      	ldr	r3, [pc, #64]	; (8003d30 <xQueueReceive+0x1bc>)
 8003cf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	f3bf 8f6f 	isb	sy
 8003cfe:	e780      	b.n	8003c02 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d02:	f000 f8a7 	bl	8003e54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d06:	f000 fbed 	bl	80044e4 <xTaskResumeAll>
 8003d0a:	e77a      	b.n	8003c02 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003d0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d0e:	f000 f8a1 	bl	8003e54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d12:	f000 fbe7 	bl	80044e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d18:	f000 f8ee 	bl	8003ef8 <prvIsQueueEmpty>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f43f af6f 	beq.w	8003c02 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3730      	adds	r7, #48	; 0x30
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	e000ed04 	.word	0xe000ed04

08003d34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10d      	bne.n	8003d6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d14d      	bne.n	8003df6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 ffbc 	bl	8004cdc <xTaskPriorityDisinherit>
 8003d64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	609a      	str	r2, [r3, #8]
 8003d6c:	e043      	b.n	8003df6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d119      	bne.n	8003da8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6858      	ldr	r0, [r3, #4]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	68b9      	ldr	r1, [r7, #8]
 8003d80:	f002 f917 	bl	8005fb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8c:	441a      	add	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d32b      	bcc.n	8003df6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	e026      	b.n	8003df6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	68d8      	ldr	r0, [r3, #12]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db0:	461a      	mov	r2, r3
 8003db2:	68b9      	ldr	r1, [r7, #8]
 8003db4:	f002 f8fd 	bl	8005fb2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	68da      	ldr	r2, [r3, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	425b      	negs	r3, r3
 8003dc2:	441a      	add	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d207      	bcs.n	8003de4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ddc:	425b      	negs	r3, r3
 8003dde:	441a      	add	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d105      	bne.n	8003df6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d002      	beq.n	8003df6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	3b01      	subs	r3, #1
 8003df4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003dfe:	697b      	ldr	r3, [r7, #20]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d018      	beq.n	8003e4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	441a      	add	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68da      	ldr	r2, [r3, #12]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d303      	bcc.n	8003e3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68d9      	ldr	r1, [r3, #12]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e44:	461a      	mov	r2, r3
 8003e46:	6838      	ldr	r0, [r7, #0]
 8003e48:	f002 f8b3 	bl	8005fb2 <memcpy>
	}
}
 8003e4c:	bf00      	nop
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003e5c:	f001 fc7a 	bl	8005754 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e68:	e011      	b.n	8003e8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d012      	beq.n	8003e98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	3324      	adds	r3, #36	; 0x24
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fd50 	bl	800491c <xTaskRemoveFromEventList>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003e82:	f000 fe27 	bl	8004ad4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003e86:	7bfb      	ldrb	r3, [r7, #15]
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	dce9      	bgt.n	8003e6a <prvUnlockQueue+0x16>
 8003e96:	e000      	b.n	8003e9a <prvUnlockQueue+0x46>
					break;
 8003e98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	22ff      	movs	r2, #255	; 0xff
 8003e9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003ea2:	f001 fc87 	bl	80057b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003ea6:	f001 fc55 	bl	8005754 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003eb0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003eb2:	e011      	b.n	8003ed8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d012      	beq.n	8003ee2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3310      	adds	r3, #16
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fd2b 	bl	800491c <xTaskRemoveFromEventList>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003ecc:	f000 fe02 	bl	8004ad4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ed0:	7bbb      	ldrb	r3, [r7, #14]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ed8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	dce9      	bgt.n	8003eb4 <prvUnlockQueue+0x60>
 8003ee0:	e000      	b.n	8003ee4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ee2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	22ff      	movs	r2, #255	; 0xff
 8003ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003eec:	f001 fc62 	bl	80057b4 <vPortExitCritical>
}
 8003ef0:	bf00      	nop
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f00:	f001 fc28 	bl	8005754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d102      	bne.n	8003f12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	e001      	b.n	8003f16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f16:	f001 fc4d 	bl	80057b4 <vPortExitCritical>

	return xReturn;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f2c:	f001 fc12 	bl	8005754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d102      	bne.n	8003f42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	e001      	b.n	8003f46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003f42:	2300      	movs	r3, #0
 8003f44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f46:	f001 fc35 	bl	80057b4 <vPortExitCritical>

	return xReturn;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	e014      	b.n	8003f8e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003f64:	4a0f      	ldr	r2, [pc, #60]	; (8003fa4 <vQueueAddToRegistry+0x50>)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10b      	bne.n	8003f88 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003f70:	490c      	ldr	r1, [pc, #48]	; (8003fa4 <vQueueAddToRegistry+0x50>)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	683a      	ldr	r2, [r7, #0]
 8003f76:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003f7a:	4a0a      	ldr	r2, [pc, #40]	; (8003fa4 <vQueueAddToRegistry+0x50>)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	4413      	add	r3, r2
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003f86:	e006      	b.n	8003f96 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b07      	cmp	r3, #7
 8003f92:	d9e7      	bls.n	8003f64 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003f94:	bf00      	nop
 8003f96:	bf00      	nop
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	2000090c 	.word	0x2000090c

08003fa8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003fb8:	f001 fbcc 	bl	8005754 <vPortEnterCritical>
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fc2:	b25b      	sxtb	r3, r3
 8003fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc8:	d103      	bne.n	8003fd2 <vQueueWaitForMessageRestricted+0x2a>
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fd8:	b25b      	sxtb	r3, r3
 8003fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fde:	d103      	bne.n	8003fe8 <vQueueWaitForMessageRestricted+0x40>
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fe8:	f001 fbe4 	bl	80057b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d106      	bne.n	8004002 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	3324      	adds	r3, #36	; 0x24
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	68b9      	ldr	r1, [r7, #8]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f000 fc61 	bl	80048c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004002:	6978      	ldr	r0, [r7, #20]
 8004004:	f7ff ff26 	bl	8003e54 <prvUnlockQueue>
	}
 8004008:	bf00      	nop
 800400a:	3718      	adds	r7, #24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004010:	b580      	push	{r7, lr}
 8004012:	b08e      	sub	sp, #56	; 0x38
 8004014:	af04      	add	r7, sp, #16
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800401e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10a      	bne.n	800403a <xTaskCreateStatic+0x2a>
	__asm volatile
 8004024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	623b      	str	r3, [r7, #32]
}
 8004036:	bf00      	nop
 8004038:	e7fe      	b.n	8004038 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800403a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10a      	bne.n	8004056 <xTaskCreateStatic+0x46>
	__asm volatile
 8004040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004044:	f383 8811 	msr	BASEPRI, r3
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	61fb      	str	r3, [r7, #28]
}
 8004052:	bf00      	nop
 8004054:	e7fe      	b.n	8004054 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004056:	23bc      	movs	r3, #188	; 0xbc
 8004058:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	2bbc      	cmp	r3, #188	; 0xbc
 800405e:	d00a      	beq.n	8004076 <xTaskCreateStatic+0x66>
	__asm volatile
 8004060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	61bb      	str	r3, [r7, #24]
}
 8004072:	bf00      	nop
 8004074:	e7fe      	b.n	8004074 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004076:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407a:	2b00      	cmp	r3, #0
 800407c:	d01e      	beq.n	80040bc <xTaskCreateStatic+0xac>
 800407e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01b      	beq.n	80040bc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004086:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800408c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	2202      	movs	r2, #2
 8004092:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004096:	2300      	movs	r3, #0
 8004098:	9303      	str	r3, [sp, #12]
 800409a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409c:	9302      	str	r3, [sp, #8]
 800409e:	f107 0314 	add.w	r3, r7, #20
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68b9      	ldr	r1, [r7, #8]
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f850 	bl	8004154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80040b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040b6:	f000 f8f3 	bl	80042a0 <prvAddNewTaskToReadyList>
 80040ba:	e001      	b.n	80040c0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80040c0:	697b      	ldr	r3, [r7, #20]
	}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3728      	adds	r7, #40	; 0x28
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b08c      	sub	sp, #48	; 0x30
 80040ce:	af04      	add	r7, sp, #16
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	603b      	str	r3, [r7, #0]
 80040d6:	4613      	mov	r3, r2
 80040d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	4618      	mov	r0, r3
 80040e0:	f001 fc5a 	bl	8005998 <pvPortMalloc>
 80040e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00e      	beq.n	800410a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80040ec:	20bc      	movs	r0, #188	; 0xbc
 80040ee:	f001 fc53 	bl	8005998 <pvPortMalloc>
 80040f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
 8004100:	e005      	b.n	800410e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004102:	6978      	ldr	r0, [r7, #20]
 8004104:	f001 fd14 	bl	8005b30 <vPortFree>
 8004108:	e001      	b.n	800410e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d017      	beq.n	8004144 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800411c:	88fa      	ldrh	r2, [r7, #6]
 800411e:	2300      	movs	r3, #0
 8004120:	9303      	str	r3, [sp, #12]
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	9302      	str	r3, [sp, #8]
 8004126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004128:	9301      	str	r3, [sp, #4]
 800412a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68b9      	ldr	r1, [r7, #8]
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 f80e 	bl	8004154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004138:	69f8      	ldr	r0, [r7, #28]
 800413a:	f000 f8b1 	bl	80042a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800413e:	2301      	movs	r3, #1
 8004140:	61bb      	str	r3, [r7, #24]
 8004142:	e002      	b.n	800414a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004144:	f04f 33ff 	mov.w	r3, #4294967295
 8004148:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800414a:	69bb      	ldr	r3, [r7, #24]
	}
 800414c:	4618      	mov	r0, r3
 800414e:	3720      	adds	r7, #32
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b088      	sub	sp, #32
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
 8004160:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004164:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	461a      	mov	r2, r3
 800416c:	21a5      	movs	r1, #165	; 0xa5
 800416e:	f001 ff2e 	bl	8005fce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800417c:	3b01      	subs	r3, #1
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	f023 0307 	bic.w	r3, r3, #7
 800418a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	f003 0307 	and.w	r3, r3, #7
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <prvInitialiseNewTask+0x58>
	__asm volatile
 8004196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800419a:	f383 8811 	msr	BASEPRI, r3
 800419e:	f3bf 8f6f 	isb	sy
 80041a2:	f3bf 8f4f 	dsb	sy
 80041a6:	617b      	str	r3, [r7, #20]
}
 80041a8:	bf00      	nop
 80041aa:	e7fe      	b.n	80041aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d01f      	beq.n	80041f2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041b2:	2300      	movs	r3, #0
 80041b4:	61fb      	str	r3, [r7, #28]
 80041b6:	e012      	b.n	80041de <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	4413      	add	r3, r2
 80041be:	7819      	ldrb	r1, [r3, #0]
 80041c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	4413      	add	r3, r2
 80041c6:	3334      	adds	r3, #52	; 0x34
 80041c8:	460a      	mov	r2, r1
 80041ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	4413      	add	r3, r2
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d006      	beq.n	80041e6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	3301      	adds	r3, #1
 80041dc:	61fb      	str	r3, [r7, #28]
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	2b0f      	cmp	r3, #15
 80041e2:	d9e9      	bls.n	80041b8 <prvInitialiseNewTask+0x64>
 80041e4:	e000      	b.n	80041e8 <prvInitialiseNewTask+0x94>
			{
				break;
 80041e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041f0:	e003      	b.n	80041fa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80041f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80041fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041fc:	2b37      	cmp	r3, #55	; 0x37
 80041fe:	d901      	bls.n	8004204 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004200:	2337      	movs	r3, #55	; 0x37
 8004202:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004206:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004208:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800420a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800420e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004212:	2200      	movs	r2, #0
 8004214:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004218:	3304      	adds	r3, #4
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff f978 	bl	8003510 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004222:	3318      	adds	r3, #24
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff f973 	bl	8003510 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800422e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004232:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004238:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800423a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800423e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004242:	2200      	movs	r2, #0
 8004244:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424a:	2200      	movs	r2, #0
 800424c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004252:	3354      	adds	r3, #84	; 0x54
 8004254:	2260      	movs	r2, #96	; 0x60
 8004256:	2100      	movs	r1, #0
 8004258:	4618      	mov	r0, r3
 800425a:	f001 feb8 	bl	8005fce <memset>
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	4a0c      	ldr	r2, [pc, #48]	; (8004294 <prvInitialiseNewTask+0x140>)
 8004262:	659a      	str	r2, [r3, #88]	; 0x58
 8004264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004266:	4a0c      	ldr	r2, [pc, #48]	; (8004298 <prvInitialiseNewTask+0x144>)
 8004268:	65da      	str	r2, [r3, #92]	; 0x5c
 800426a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800426c:	4a0b      	ldr	r2, [pc, #44]	; (800429c <prvInitialiseNewTask+0x148>)
 800426e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	68f9      	ldr	r1, [r7, #12]
 8004274:	69b8      	ldr	r0, [r7, #24]
 8004276:	f001 f941 	bl	80054fc <pxPortInitialiseStack>
 800427a:	4602      	mov	r2, r0
 800427c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800427e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800428a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800428c:	bf00      	nop
 800428e:	3720      	adds	r7, #32
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	08006fc4 	.word	0x08006fc4
 8004298:	08006fe4 	.word	0x08006fe4
 800429c:	08006fa4 	.word	0x08006fa4

080042a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80042a8:	f001 fa54 	bl	8005754 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80042ac:	4b2d      	ldr	r3, [pc, #180]	; (8004364 <prvAddNewTaskToReadyList+0xc4>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3301      	adds	r3, #1
 80042b2:	4a2c      	ldr	r2, [pc, #176]	; (8004364 <prvAddNewTaskToReadyList+0xc4>)
 80042b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80042b6:	4b2c      	ldr	r3, [pc, #176]	; (8004368 <prvAddNewTaskToReadyList+0xc8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d109      	bne.n	80042d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80042be:	4a2a      	ldr	r2, [pc, #168]	; (8004368 <prvAddNewTaskToReadyList+0xc8>)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80042c4:	4b27      	ldr	r3, [pc, #156]	; (8004364 <prvAddNewTaskToReadyList+0xc4>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d110      	bne.n	80042ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80042cc:	f000 fc26 	bl	8004b1c <prvInitialiseTaskLists>
 80042d0:	e00d      	b.n	80042ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80042d2:	4b26      	ldr	r3, [pc, #152]	; (800436c <prvAddNewTaskToReadyList+0xcc>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d109      	bne.n	80042ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80042da:	4b23      	ldr	r3, [pc, #140]	; (8004368 <prvAddNewTaskToReadyList+0xc8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d802      	bhi.n	80042ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80042e8:	4a1f      	ldr	r2, [pc, #124]	; (8004368 <prvAddNewTaskToReadyList+0xc8>)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80042ee:	4b20      	ldr	r3, [pc, #128]	; (8004370 <prvAddNewTaskToReadyList+0xd0>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	3301      	adds	r3, #1
 80042f4:	4a1e      	ldr	r2, [pc, #120]	; (8004370 <prvAddNewTaskToReadyList+0xd0>)
 80042f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80042f8:	4b1d      	ldr	r3, [pc, #116]	; (8004370 <prvAddNewTaskToReadyList+0xd0>)
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004304:	4b1b      	ldr	r3, [pc, #108]	; (8004374 <prvAddNewTaskToReadyList+0xd4>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d903      	bls.n	8004314 <prvAddNewTaskToReadyList+0x74>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004310:	4a18      	ldr	r2, [pc, #96]	; (8004374 <prvAddNewTaskToReadyList+0xd4>)
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004318:	4613      	mov	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	4a15      	ldr	r2, [pc, #84]	; (8004378 <prvAddNewTaskToReadyList+0xd8>)
 8004322:	441a      	add	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3304      	adds	r3, #4
 8004328:	4619      	mov	r1, r3
 800432a:	4610      	mov	r0, r2
 800432c:	f7ff f8fd 	bl	800352a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004330:	f001 fa40 	bl	80057b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004334:	4b0d      	ldr	r3, [pc, #52]	; (800436c <prvAddNewTaskToReadyList+0xcc>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00e      	beq.n	800435a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800433c:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <prvAddNewTaskToReadyList+0xc8>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004346:	429a      	cmp	r2, r3
 8004348:	d207      	bcs.n	800435a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800434a:	4b0c      	ldr	r3, [pc, #48]	; (800437c <prvAddNewTaskToReadyList+0xdc>)
 800434c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004350:	601a      	str	r2, [r3, #0]
 8004352:	f3bf 8f4f 	dsb	sy
 8004356:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800435a:	bf00      	nop
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000e20 	.word	0x20000e20
 8004368:	2000094c 	.word	0x2000094c
 800436c:	20000e2c 	.word	0x20000e2c
 8004370:	20000e3c 	.word	0x20000e3c
 8004374:	20000e28 	.word	0x20000e28
 8004378:	20000950 	.word	0x20000950
 800437c:	e000ed04 	.word	0xe000ed04

08004380 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004388:	2300      	movs	r3, #0
 800438a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d017      	beq.n	80043c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004392:	4b13      	ldr	r3, [pc, #76]	; (80043e0 <vTaskDelay+0x60>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <vTaskDelay+0x30>
	__asm volatile
 800439a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800439e:	f383 8811 	msr	BASEPRI, r3
 80043a2:	f3bf 8f6f 	isb	sy
 80043a6:	f3bf 8f4f 	dsb	sy
 80043aa:	60bb      	str	r3, [r7, #8]
}
 80043ac:	bf00      	nop
 80043ae:	e7fe      	b.n	80043ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80043b0:	f000 f88a 	bl	80044c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80043b4:	2100      	movs	r1, #0
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 fcfe 	bl	8004db8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80043bc:	f000 f892 	bl	80044e4 <xTaskResumeAll>
 80043c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d107      	bne.n	80043d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80043c8:	4b06      	ldr	r3, [pc, #24]	; (80043e4 <vTaskDelay+0x64>)
 80043ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	f3bf 8f4f 	dsb	sy
 80043d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80043d8:	bf00      	nop
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	20000e48 	.word	0x20000e48
 80043e4:	e000ed04 	.word	0xe000ed04

080043e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b08a      	sub	sp, #40	; 0x28
 80043ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80043f6:	463a      	mov	r2, r7
 80043f8:	1d39      	adds	r1, r7, #4
 80043fa:	f107 0308 	add.w	r3, r7, #8
 80043fe:	4618      	mov	r0, r3
 8004400:	f7ff f832 	bl	8003468 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004404:	6839      	ldr	r1, [r7, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	9202      	str	r2, [sp, #8]
 800440c:	9301      	str	r3, [sp, #4]
 800440e:	2300      	movs	r3, #0
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	2300      	movs	r3, #0
 8004414:	460a      	mov	r2, r1
 8004416:	4924      	ldr	r1, [pc, #144]	; (80044a8 <vTaskStartScheduler+0xc0>)
 8004418:	4824      	ldr	r0, [pc, #144]	; (80044ac <vTaskStartScheduler+0xc4>)
 800441a:	f7ff fdf9 	bl	8004010 <xTaskCreateStatic>
 800441e:	4603      	mov	r3, r0
 8004420:	4a23      	ldr	r2, [pc, #140]	; (80044b0 <vTaskStartScheduler+0xc8>)
 8004422:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004424:	4b22      	ldr	r3, [pc, #136]	; (80044b0 <vTaskStartScheduler+0xc8>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800442c:	2301      	movs	r3, #1
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e001      	b.n	8004436 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d102      	bne.n	8004442 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800443c:	f000 fd10 	bl	8004e60 <xTimerCreateTimerTask>
 8004440:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d11b      	bne.n	8004480 <vTaskStartScheduler+0x98>
	__asm volatile
 8004448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800444c:	f383 8811 	msr	BASEPRI, r3
 8004450:	f3bf 8f6f 	isb	sy
 8004454:	f3bf 8f4f 	dsb	sy
 8004458:	613b      	str	r3, [r7, #16]
}
 800445a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800445c:	4b15      	ldr	r3, [pc, #84]	; (80044b4 <vTaskStartScheduler+0xcc>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3354      	adds	r3, #84	; 0x54
 8004462:	4a15      	ldr	r2, [pc, #84]	; (80044b8 <vTaskStartScheduler+0xd0>)
 8004464:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004466:	4b15      	ldr	r3, [pc, #84]	; (80044bc <vTaskStartScheduler+0xd4>)
 8004468:	f04f 32ff 	mov.w	r2, #4294967295
 800446c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800446e:	4b14      	ldr	r3, [pc, #80]	; (80044c0 <vTaskStartScheduler+0xd8>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004474:	4b13      	ldr	r3, [pc, #76]	; (80044c4 <vTaskStartScheduler+0xdc>)
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800447a:	f001 f8c9 	bl	8005610 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800447e:	e00e      	b.n	800449e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004486:	d10a      	bne.n	800449e <vTaskStartScheduler+0xb6>
	__asm volatile
 8004488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448c:	f383 8811 	msr	BASEPRI, r3
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	60fb      	str	r3, [r7, #12]
}
 800449a:	bf00      	nop
 800449c:	e7fe      	b.n	800449c <vTaskStartScheduler+0xb4>
}
 800449e:	bf00      	nop
 80044a0:	3718      	adds	r7, #24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	08006f24 	.word	0x08006f24
 80044ac:	08004aed 	.word	0x08004aed
 80044b0:	20000e44 	.word	0x20000e44
 80044b4:	2000094c 	.word	0x2000094c
 80044b8:	20000010 	.word	0x20000010
 80044bc:	20000e40 	.word	0x20000e40
 80044c0:	20000e2c 	.word	0x20000e2c
 80044c4:	20000e24 	.word	0x20000e24

080044c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80044cc:	4b04      	ldr	r3, [pc, #16]	; (80044e0 <vTaskSuspendAll+0x18>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	3301      	adds	r3, #1
 80044d2:	4a03      	ldr	r2, [pc, #12]	; (80044e0 <vTaskSuspendAll+0x18>)
 80044d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80044d6:	bf00      	nop
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	20000e48 	.word	0x20000e48

080044e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80044ee:	2300      	movs	r3, #0
 80044f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80044f2:	4b42      	ldr	r3, [pc, #264]	; (80045fc <xTaskResumeAll+0x118>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10a      	bne.n	8004510 <xTaskResumeAll+0x2c>
	__asm volatile
 80044fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	603b      	str	r3, [r7, #0]
}
 800450c:	bf00      	nop
 800450e:	e7fe      	b.n	800450e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004510:	f001 f920 	bl	8005754 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004514:	4b39      	ldr	r3, [pc, #228]	; (80045fc <xTaskResumeAll+0x118>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	3b01      	subs	r3, #1
 800451a:	4a38      	ldr	r2, [pc, #224]	; (80045fc <xTaskResumeAll+0x118>)
 800451c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800451e:	4b37      	ldr	r3, [pc, #220]	; (80045fc <xTaskResumeAll+0x118>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d162      	bne.n	80045ec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004526:	4b36      	ldr	r3, [pc, #216]	; (8004600 <xTaskResumeAll+0x11c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d05e      	beq.n	80045ec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800452e:	e02f      	b.n	8004590 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004530:	4b34      	ldr	r3, [pc, #208]	; (8004604 <xTaskResumeAll+0x120>)
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	3318      	adds	r3, #24
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff f851 	bl	80035e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3304      	adds	r3, #4
 8004546:	4618      	mov	r0, r3
 8004548:	f7ff f84c 	bl	80035e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004550:	4b2d      	ldr	r3, [pc, #180]	; (8004608 <xTaskResumeAll+0x124>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d903      	bls.n	8004560 <xTaskResumeAll+0x7c>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455c:	4a2a      	ldr	r2, [pc, #168]	; (8004608 <xTaskResumeAll+0x124>)
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004564:	4613      	mov	r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4a27      	ldr	r2, [pc, #156]	; (800460c <xTaskResumeAll+0x128>)
 800456e:	441a      	add	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	3304      	adds	r3, #4
 8004574:	4619      	mov	r1, r3
 8004576:	4610      	mov	r0, r2
 8004578:	f7fe ffd7 	bl	800352a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004580:	4b23      	ldr	r3, [pc, #140]	; (8004610 <xTaskResumeAll+0x12c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004586:	429a      	cmp	r2, r3
 8004588:	d302      	bcc.n	8004590 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800458a:	4b22      	ldr	r3, [pc, #136]	; (8004614 <xTaskResumeAll+0x130>)
 800458c:	2201      	movs	r2, #1
 800458e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004590:	4b1c      	ldr	r3, [pc, #112]	; (8004604 <xTaskResumeAll+0x120>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1cb      	bne.n	8004530 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800459e:	f000 fb5f 	bl	8004c60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80045a2:	4b1d      	ldr	r3, [pc, #116]	; (8004618 <xTaskResumeAll+0x134>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d010      	beq.n	80045d0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80045ae:	f000 f847 	bl	8004640 <xTaskIncrementTick>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d002      	beq.n	80045be <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80045b8:	4b16      	ldr	r3, [pc, #88]	; (8004614 <xTaskResumeAll+0x130>)
 80045ba:	2201      	movs	r2, #1
 80045bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3b01      	subs	r3, #1
 80045c2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f1      	bne.n	80045ae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80045ca:	4b13      	ldr	r3, [pc, #76]	; (8004618 <xTaskResumeAll+0x134>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80045d0:	4b10      	ldr	r3, [pc, #64]	; (8004614 <xTaskResumeAll+0x130>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d009      	beq.n	80045ec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80045d8:	2301      	movs	r3, #1
 80045da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80045dc:	4b0f      	ldr	r3, [pc, #60]	; (800461c <xTaskResumeAll+0x138>)
 80045de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	f3bf 8f4f 	dsb	sy
 80045e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80045ec:	f001 f8e2 	bl	80057b4 <vPortExitCritical>

	return xAlreadyYielded;
 80045f0:	68bb      	ldr	r3, [r7, #8]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20000e48 	.word	0x20000e48
 8004600:	20000e20 	.word	0x20000e20
 8004604:	20000de0 	.word	0x20000de0
 8004608:	20000e28 	.word	0x20000e28
 800460c:	20000950 	.word	0x20000950
 8004610:	2000094c 	.word	0x2000094c
 8004614:	20000e34 	.word	0x20000e34
 8004618:	20000e30 	.word	0x20000e30
 800461c:	e000ed04 	.word	0xe000ed04

08004620 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004626:	4b05      	ldr	r3, [pc, #20]	; (800463c <xTaskGetTickCount+0x1c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800462c:	687b      	ldr	r3, [r7, #4]
}
 800462e:	4618      	mov	r0, r3
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	20000e24 	.word	0x20000e24

08004640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004646:	2300      	movs	r3, #0
 8004648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800464a:	4b4f      	ldr	r3, [pc, #316]	; (8004788 <xTaskIncrementTick+0x148>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	f040 808f 	bne.w	8004772 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004654:	4b4d      	ldr	r3, [pc, #308]	; (800478c <xTaskIncrementTick+0x14c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3301      	adds	r3, #1
 800465a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800465c:	4a4b      	ldr	r2, [pc, #300]	; (800478c <xTaskIncrementTick+0x14c>)
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d120      	bne.n	80046aa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004668:	4b49      	ldr	r3, [pc, #292]	; (8004790 <xTaskIncrementTick+0x150>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00a      	beq.n	8004688 <xTaskIncrementTick+0x48>
	__asm volatile
 8004672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004676:	f383 8811 	msr	BASEPRI, r3
 800467a:	f3bf 8f6f 	isb	sy
 800467e:	f3bf 8f4f 	dsb	sy
 8004682:	603b      	str	r3, [r7, #0]
}
 8004684:	bf00      	nop
 8004686:	e7fe      	b.n	8004686 <xTaskIncrementTick+0x46>
 8004688:	4b41      	ldr	r3, [pc, #260]	; (8004790 <xTaskIncrementTick+0x150>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	60fb      	str	r3, [r7, #12]
 800468e:	4b41      	ldr	r3, [pc, #260]	; (8004794 <xTaskIncrementTick+0x154>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a3f      	ldr	r2, [pc, #252]	; (8004790 <xTaskIncrementTick+0x150>)
 8004694:	6013      	str	r3, [r2, #0]
 8004696:	4a3f      	ldr	r2, [pc, #252]	; (8004794 <xTaskIncrementTick+0x154>)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6013      	str	r3, [r2, #0]
 800469c:	4b3e      	ldr	r3, [pc, #248]	; (8004798 <xTaskIncrementTick+0x158>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3301      	adds	r3, #1
 80046a2:	4a3d      	ldr	r2, [pc, #244]	; (8004798 <xTaskIncrementTick+0x158>)
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	f000 fadb 	bl	8004c60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80046aa:	4b3c      	ldr	r3, [pc, #240]	; (800479c <xTaskIncrementTick+0x15c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d349      	bcc.n	8004748 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046b4:	4b36      	ldr	r3, [pc, #216]	; (8004790 <xTaskIncrementTick+0x150>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d104      	bne.n	80046c8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046be:	4b37      	ldr	r3, [pc, #220]	; (800479c <xTaskIncrementTick+0x15c>)
 80046c0:	f04f 32ff 	mov.w	r2, #4294967295
 80046c4:	601a      	str	r2, [r3, #0]
					break;
 80046c6:	e03f      	b.n	8004748 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c8:	4b31      	ldr	r3, [pc, #196]	; (8004790 <xTaskIncrementTick+0x150>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d203      	bcs.n	80046e8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80046e0:	4a2e      	ldr	r2, [pc, #184]	; (800479c <xTaskIncrementTick+0x15c>)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80046e6:	e02f      	b.n	8004748 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	3304      	adds	r3, #4
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7fe ff79 	bl	80035e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d004      	beq.n	8004704 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	3318      	adds	r3, #24
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fe ff70 	bl	80035e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004708:	4b25      	ldr	r3, [pc, #148]	; (80047a0 <xTaskIncrementTick+0x160>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	429a      	cmp	r2, r3
 800470e:	d903      	bls.n	8004718 <xTaskIncrementTick+0xd8>
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	4a22      	ldr	r2, [pc, #136]	; (80047a0 <xTaskIncrementTick+0x160>)
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4a1f      	ldr	r2, [pc, #124]	; (80047a4 <xTaskIncrementTick+0x164>)
 8004726:	441a      	add	r2, r3
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	3304      	adds	r3, #4
 800472c:	4619      	mov	r1, r3
 800472e:	4610      	mov	r0, r2
 8004730:	f7fe fefb 	bl	800352a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004738:	4b1b      	ldr	r3, [pc, #108]	; (80047a8 <xTaskIncrementTick+0x168>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473e:	429a      	cmp	r2, r3
 8004740:	d3b8      	bcc.n	80046b4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004742:	2301      	movs	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004746:	e7b5      	b.n	80046b4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004748:	4b17      	ldr	r3, [pc, #92]	; (80047a8 <xTaskIncrementTick+0x168>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800474e:	4915      	ldr	r1, [pc, #84]	; (80047a4 <xTaskIncrementTick+0x164>)
 8004750:	4613      	mov	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4413      	add	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d901      	bls.n	8004764 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004760:	2301      	movs	r3, #1
 8004762:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004764:	4b11      	ldr	r3, [pc, #68]	; (80047ac <xTaskIncrementTick+0x16c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d007      	beq.n	800477c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800476c:	2301      	movs	r3, #1
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	e004      	b.n	800477c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004772:	4b0f      	ldr	r3, [pc, #60]	; (80047b0 <xTaskIncrementTick+0x170>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	3301      	adds	r3, #1
 8004778:	4a0d      	ldr	r2, [pc, #52]	; (80047b0 <xTaskIncrementTick+0x170>)
 800477a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800477c:	697b      	ldr	r3, [r7, #20]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3718      	adds	r7, #24
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20000e48 	.word	0x20000e48
 800478c:	20000e24 	.word	0x20000e24
 8004790:	20000dd8 	.word	0x20000dd8
 8004794:	20000ddc 	.word	0x20000ddc
 8004798:	20000e38 	.word	0x20000e38
 800479c:	20000e40 	.word	0x20000e40
 80047a0:	20000e28 	.word	0x20000e28
 80047a4:	20000950 	.word	0x20000950
 80047a8:	2000094c 	.word	0x2000094c
 80047ac:	20000e34 	.word	0x20000e34
 80047b0:	20000e30 	.word	0x20000e30

080047b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80047ba:	4b2a      	ldr	r3, [pc, #168]	; (8004864 <vTaskSwitchContext+0xb0>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80047c2:	4b29      	ldr	r3, [pc, #164]	; (8004868 <vTaskSwitchContext+0xb4>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80047c8:	e046      	b.n	8004858 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80047ca:	4b27      	ldr	r3, [pc, #156]	; (8004868 <vTaskSwitchContext+0xb4>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047d0:	4b26      	ldr	r3, [pc, #152]	; (800486c <vTaskSwitchContext+0xb8>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	e010      	b.n	80047fa <vTaskSwitchContext+0x46>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10a      	bne.n	80047f4 <vTaskSwitchContext+0x40>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	607b      	str	r3, [r7, #4]
}
 80047f0:	bf00      	nop
 80047f2:	e7fe      	b.n	80047f2 <vTaskSwitchContext+0x3e>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	491d      	ldr	r1, [pc, #116]	; (8004870 <vTaskSwitchContext+0xbc>)
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	4613      	mov	r3, r2
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	4413      	add	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0e4      	beq.n	80047d8 <vTaskSwitchContext+0x24>
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	4613      	mov	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4a15      	ldr	r2, [pc, #84]	; (8004870 <vTaskSwitchContext+0xbc>)
 800481a:	4413      	add	r3, r2
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	605a      	str	r2, [r3, #4]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	3308      	adds	r3, #8
 8004830:	429a      	cmp	r2, r3
 8004832:	d104      	bne.n	800483e <vTaskSwitchContext+0x8a>
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	605a      	str	r2, [r3, #4]
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	4a0b      	ldr	r2, [pc, #44]	; (8004874 <vTaskSwitchContext+0xc0>)
 8004846:	6013      	str	r3, [r2, #0]
 8004848:	4a08      	ldr	r2, [pc, #32]	; (800486c <vTaskSwitchContext+0xb8>)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800484e:	4b09      	ldr	r3, [pc, #36]	; (8004874 <vTaskSwitchContext+0xc0>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3354      	adds	r3, #84	; 0x54
 8004854:	4a08      	ldr	r2, [pc, #32]	; (8004878 <vTaskSwitchContext+0xc4>)
 8004856:	6013      	str	r3, [r2, #0]
}
 8004858:	bf00      	nop
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	20000e48 	.word	0x20000e48
 8004868:	20000e34 	.word	0x20000e34
 800486c:	20000e28 	.word	0x20000e28
 8004870:	20000950 	.word	0x20000950
 8004874:	2000094c 	.word	0x2000094c
 8004878:	20000010 	.word	0x20000010

0800487c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10a      	bne.n	80048a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800488c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004890:	f383 8811 	msr	BASEPRI, r3
 8004894:	f3bf 8f6f 	isb	sy
 8004898:	f3bf 8f4f 	dsb	sy
 800489c:	60fb      	str	r3, [r7, #12]
}
 800489e:	bf00      	nop
 80048a0:	e7fe      	b.n	80048a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048a2:	4b07      	ldr	r3, [pc, #28]	; (80048c0 <vTaskPlaceOnEventList+0x44>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3318      	adds	r3, #24
 80048a8:	4619      	mov	r1, r3
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7fe fe61 	bl	8003572 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80048b0:	2101      	movs	r1, #1
 80048b2:	6838      	ldr	r0, [r7, #0]
 80048b4:	f000 fa80 	bl	8004db8 <prvAddCurrentTaskToDelayedList>
}
 80048b8:	bf00      	nop
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	2000094c 	.word	0x2000094c

080048c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10a      	bne.n	80048ec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	617b      	str	r3, [r7, #20]
}
 80048e8:	bf00      	nop
 80048ea:	e7fe      	b.n	80048ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048ec:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <vTaskPlaceOnEventListRestricted+0x54>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	3318      	adds	r3, #24
 80048f2:	4619      	mov	r1, r3
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f7fe fe18 	bl	800352a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d002      	beq.n	8004906 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004900:	f04f 33ff 	mov.w	r3, #4294967295
 8004904:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004906:	6879      	ldr	r1, [r7, #4]
 8004908:	68b8      	ldr	r0, [r7, #8]
 800490a:	f000 fa55 	bl	8004db8 <prvAddCurrentTaskToDelayedList>
	}
 800490e:	bf00      	nop
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	2000094c 	.word	0x2000094c

0800491c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10a      	bne.n	8004948 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	60fb      	str	r3, [r7, #12]
}
 8004944:	bf00      	nop
 8004946:	e7fe      	b.n	8004946 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	3318      	adds	r3, #24
 800494c:	4618      	mov	r0, r3
 800494e:	f7fe fe49 	bl	80035e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004952:	4b1e      	ldr	r3, [pc, #120]	; (80049cc <xTaskRemoveFromEventList+0xb0>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d11d      	bne.n	8004996 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	3304      	adds	r3, #4
 800495e:	4618      	mov	r0, r3
 8004960:	f7fe fe40 	bl	80035e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004968:	4b19      	ldr	r3, [pc, #100]	; (80049d0 <xTaskRemoveFromEventList+0xb4>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	429a      	cmp	r2, r3
 800496e:	d903      	bls.n	8004978 <xTaskRemoveFromEventList+0x5c>
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004974:	4a16      	ldr	r2, [pc, #88]	; (80049d0 <xTaskRemoveFromEventList+0xb4>)
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800497c:	4613      	mov	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4a13      	ldr	r2, [pc, #76]	; (80049d4 <xTaskRemoveFromEventList+0xb8>)
 8004986:	441a      	add	r2, r3
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	3304      	adds	r3, #4
 800498c:	4619      	mov	r1, r3
 800498e:	4610      	mov	r0, r2
 8004990:	f7fe fdcb 	bl	800352a <vListInsertEnd>
 8004994:	e005      	b.n	80049a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	3318      	adds	r3, #24
 800499a:	4619      	mov	r1, r3
 800499c:	480e      	ldr	r0, [pc, #56]	; (80049d8 <xTaskRemoveFromEventList+0xbc>)
 800499e:	f7fe fdc4 	bl	800352a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049a6:	4b0d      	ldr	r3, [pc, #52]	; (80049dc <xTaskRemoveFromEventList+0xc0>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d905      	bls.n	80049bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80049b0:	2301      	movs	r3, #1
 80049b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80049b4:	4b0a      	ldr	r3, [pc, #40]	; (80049e0 <xTaskRemoveFromEventList+0xc4>)
 80049b6:	2201      	movs	r2, #1
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	e001      	b.n	80049c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80049bc:	2300      	movs	r3, #0
 80049be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80049c0:	697b      	ldr	r3, [r7, #20]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3718      	adds	r7, #24
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	20000e48 	.word	0x20000e48
 80049d0:	20000e28 	.word	0x20000e28
 80049d4:	20000950 	.word	0x20000950
 80049d8:	20000de0 	.word	0x20000de0
 80049dc:	2000094c 	.word	0x2000094c
 80049e0:	20000e34 	.word	0x20000e34

080049e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80049ec:	4b06      	ldr	r3, [pc, #24]	; (8004a08 <vTaskInternalSetTimeOutState+0x24>)
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80049f4:	4b05      	ldr	r3, [pc, #20]	; (8004a0c <vTaskInternalSetTimeOutState+0x28>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	605a      	str	r2, [r3, #4]
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	20000e38 	.word	0x20000e38
 8004a0c:	20000e24 	.word	0x20000e24

08004a10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b088      	sub	sp, #32
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10a      	bne.n	8004a36 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a24:	f383 8811 	msr	BASEPRI, r3
 8004a28:	f3bf 8f6f 	isb	sy
 8004a2c:	f3bf 8f4f 	dsb	sy
 8004a30:	613b      	str	r3, [r7, #16]
}
 8004a32:	bf00      	nop
 8004a34:	e7fe      	b.n	8004a34 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10a      	bne.n	8004a52 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	60fb      	str	r3, [r7, #12]
}
 8004a4e:	bf00      	nop
 8004a50:	e7fe      	b.n	8004a50 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004a52:	f000 fe7f 	bl	8005754 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004a56:	4b1d      	ldr	r3, [pc, #116]	; (8004acc <xTaskCheckForTimeOut+0xbc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6e:	d102      	bne.n	8004a76 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004a70:	2300      	movs	r3, #0
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	e023      	b.n	8004abe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	4b15      	ldr	r3, [pc, #84]	; (8004ad0 <xTaskCheckForTimeOut+0xc0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d007      	beq.n	8004a92 <xTaskCheckForTimeOut+0x82>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	69ba      	ldr	r2, [r7, #24]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d302      	bcc.n	8004a92 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	61fb      	str	r3, [r7, #28]
 8004a90:	e015      	b.n	8004abe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d20b      	bcs.n	8004ab4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	1ad2      	subs	r2, r2, r3
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f7ff ff9b 	bl	80049e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	61fb      	str	r3, [r7, #28]
 8004ab2:	e004      	b.n	8004abe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004aba:	2301      	movs	r3, #1
 8004abc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004abe:	f000 fe79 	bl	80057b4 <vPortExitCritical>

	return xReturn;
 8004ac2:	69fb      	ldr	r3, [r7, #28]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3720      	adds	r7, #32
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20000e24 	.word	0x20000e24
 8004ad0:	20000e38 	.word	0x20000e38

08004ad4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ad8:	4b03      	ldr	r3, [pc, #12]	; (8004ae8 <vTaskMissedYield+0x14>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
}
 8004ade:	bf00      	nop
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	20000e34 	.word	0x20000e34

08004aec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004af4:	f000 f852 	bl	8004b9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004af8:	4b06      	ldr	r3, [pc, #24]	; (8004b14 <prvIdleTask+0x28>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d9f9      	bls.n	8004af4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004b00:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <prvIdleTask+0x2c>)
 8004b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b06:	601a      	str	r2, [r3, #0]
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004b10:	e7f0      	b.n	8004af4 <prvIdleTask+0x8>
 8004b12:	bf00      	nop
 8004b14:	20000950 	.word	0x20000950
 8004b18:	e000ed04 	.word	0xe000ed04

08004b1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b22:	2300      	movs	r3, #0
 8004b24:	607b      	str	r3, [r7, #4]
 8004b26:	e00c      	b.n	8004b42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	4413      	add	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4a12      	ldr	r2, [pc, #72]	; (8004b7c <prvInitialiseTaskLists+0x60>)
 8004b34:	4413      	add	r3, r2
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fe fcca 	bl	80034d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	607b      	str	r3, [r7, #4]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b37      	cmp	r3, #55	; 0x37
 8004b46:	d9ef      	bls.n	8004b28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b48:	480d      	ldr	r0, [pc, #52]	; (8004b80 <prvInitialiseTaskLists+0x64>)
 8004b4a:	f7fe fcc1 	bl	80034d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b4e:	480d      	ldr	r0, [pc, #52]	; (8004b84 <prvInitialiseTaskLists+0x68>)
 8004b50:	f7fe fcbe 	bl	80034d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b54:	480c      	ldr	r0, [pc, #48]	; (8004b88 <prvInitialiseTaskLists+0x6c>)
 8004b56:	f7fe fcbb 	bl	80034d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004b5a:	480c      	ldr	r0, [pc, #48]	; (8004b8c <prvInitialiseTaskLists+0x70>)
 8004b5c:	f7fe fcb8 	bl	80034d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004b60:	480b      	ldr	r0, [pc, #44]	; (8004b90 <prvInitialiseTaskLists+0x74>)
 8004b62:	f7fe fcb5 	bl	80034d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b66:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <prvInitialiseTaskLists+0x78>)
 8004b68:	4a05      	ldr	r2, [pc, #20]	; (8004b80 <prvInitialiseTaskLists+0x64>)
 8004b6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <prvInitialiseTaskLists+0x7c>)
 8004b6e:	4a05      	ldr	r2, [pc, #20]	; (8004b84 <prvInitialiseTaskLists+0x68>)
 8004b70:	601a      	str	r2, [r3, #0]
}
 8004b72:	bf00      	nop
 8004b74:	3708      	adds	r7, #8
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	20000950 	.word	0x20000950
 8004b80:	20000db0 	.word	0x20000db0
 8004b84:	20000dc4 	.word	0x20000dc4
 8004b88:	20000de0 	.word	0x20000de0
 8004b8c:	20000df4 	.word	0x20000df4
 8004b90:	20000e0c 	.word	0x20000e0c
 8004b94:	20000dd8 	.word	0x20000dd8
 8004b98:	20000ddc 	.word	0x20000ddc

08004b9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ba2:	e019      	b.n	8004bd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004ba4:	f000 fdd6 	bl	8005754 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ba8:	4b10      	ldr	r3, [pc, #64]	; (8004bec <prvCheckTasksWaitingTermination+0x50>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3304      	adds	r3, #4
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7fe fd15 	bl	80035e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004bba:	4b0d      	ldr	r3, [pc, #52]	; (8004bf0 <prvCheckTasksWaitingTermination+0x54>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3b01      	subs	r3, #1
 8004bc0:	4a0b      	ldr	r2, [pc, #44]	; (8004bf0 <prvCheckTasksWaitingTermination+0x54>)
 8004bc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004bc4:	4b0b      	ldr	r3, [pc, #44]	; (8004bf4 <prvCheckTasksWaitingTermination+0x58>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	4a0a      	ldr	r2, [pc, #40]	; (8004bf4 <prvCheckTasksWaitingTermination+0x58>)
 8004bcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004bce:	f000 fdf1 	bl	80057b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f810 	bl	8004bf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004bd8:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <prvCheckTasksWaitingTermination+0x58>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1e1      	bne.n	8004ba4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004be0:	bf00      	nop
 8004be2:	bf00      	nop
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20000df4 	.word	0x20000df4
 8004bf0:	20000e20 	.word	0x20000e20
 8004bf4:	20000e08 	.word	0x20000e08

08004bf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	3354      	adds	r3, #84	; 0x54
 8004c04:	4618      	mov	r0, r3
 8004c06:	f001 fb1b 	bl	8006240 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d108      	bne.n	8004c26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f000 ff89 	bl	8005b30 <vPortFree>
				vPortFree( pxTCB );
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 ff86 	bl	8005b30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004c24:	e018      	b.n	8004c58 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d103      	bne.n	8004c38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 ff7d 	bl	8005b30 <vPortFree>
	}
 8004c36:	e00f      	b.n	8004c58 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d00a      	beq.n	8004c58 <prvDeleteTCB+0x60>
	__asm volatile
 8004c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c46:	f383 8811 	msr	BASEPRI, r3
 8004c4a:	f3bf 8f6f 	isb	sy
 8004c4e:	f3bf 8f4f 	dsb	sy
 8004c52:	60fb      	str	r3, [r7, #12]
}
 8004c54:	bf00      	nop
 8004c56:	e7fe      	b.n	8004c56 <prvDeleteTCB+0x5e>
	}
 8004c58:	bf00      	nop
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c66:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <prvResetNextTaskUnblockTime+0x38>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <prvResetNextTaskUnblockTime+0x3c>)
 8004c72:	f04f 32ff 	mov.w	r2, #4294967295
 8004c76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004c78:	e008      	b.n	8004c8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c7a:	4b07      	ldr	r3, [pc, #28]	; (8004c98 <prvResetNextTaskUnblockTime+0x38>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	4a04      	ldr	r2, [pc, #16]	; (8004c9c <prvResetNextTaskUnblockTime+0x3c>)
 8004c8a:	6013      	str	r3, [r2, #0]
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	20000dd8 	.word	0x20000dd8
 8004c9c:	20000e40 	.word	0x20000e40

08004ca0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004ca6:	4b0b      	ldr	r3, [pc, #44]	; (8004cd4 <xTaskGetSchedulerState+0x34>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d102      	bne.n	8004cb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	607b      	str	r3, [r7, #4]
 8004cb2:	e008      	b.n	8004cc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cb4:	4b08      	ldr	r3, [pc, #32]	; (8004cd8 <xTaskGetSchedulerState+0x38>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d102      	bne.n	8004cc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	607b      	str	r3, [r7, #4]
 8004cc0:	e001      	b.n	8004cc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004cc6:	687b      	ldr	r3, [r7, #4]
	}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	20000e2c 	.word	0x20000e2c
 8004cd8:	20000e48 	.word	0x20000e48

08004cdc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b086      	sub	sp, #24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d056      	beq.n	8004da0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004cf2:	4b2e      	ldr	r3, [pc, #184]	; (8004dac <xTaskPriorityDisinherit+0xd0>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d00a      	beq.n	8004d12 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d00:	f383 8811 	msr	BASEPRI, r3
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	f3bf 8f4f 	dsb	sy
 8004d0c:	60fb      	str	r3, [r7, #12]
}
 8004d0e:	bf00      	nop
 8004d10:	e7fe      	b.n	8004d10 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10a      	bne.n	8004d30 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1e:	f383 8811 	msr	BASEPRI, r3
 8004d22:	f3bf 8f6f 	isb	sy
 8004d26:	f3bf 8f4f 	dsb	sy
 8004d2a:	60bb      	str	r3, [r7, #8]
}
 8004d2c:	bf00      	nop
 8004d2e:	e7fe      	b.n	8004d2e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d34:	1e5a      	subs	r2, r3, #1
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d02c      	beq.n	8004da0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d128      	bne.n	8004da0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	3304      	adds	r3, #4
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe fc46 	bl	80035e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d64:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d70:	4b0f      	ldr	r3, [pc, #60]	; (8004db0 <xTaskPriorityDisinherit+0xd4>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d903      	bls.n	8004d80 <xTaskPriorityDisinherit+0xa4>
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d7c:	4a0c      	ldr	r2, [pc, #48]	; (8004db0 <xTaskPriorityDisinherit+0xd4>)
 8004d7e:	6013      	str	r3, [r2, #0]
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d84:	4613      	mov	r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	4413      	add	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4a09      	ldr	r2, [pc, #36]	; (8004db4 <xTaskPriorityDisinherit+0xd8>)
 8004d8e:	441a      	add	r2, r3
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	3304      	adds	r3, #4
 8004d94:	4619      	mov	r1, r3
 8004d96:	4610      	mov	r0, r2
 8004d98:	f7fe fbc7 	bl	800352a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004da0:	697b      	ldr	r3, [r7, #20]
	}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	2000094c 	.word	0x2000094c
 8004db0:	20000e28 	.word	0x20000e28
 8004db4:	20000950 	.word	0x20000950

08004db8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004dc2:	4b21      	ldr	r3, [pc, #132]	; (8004e48 <prvAddCurrentTaskToDelayedList+0x90>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004dc8:	4b20      	ldr	r3, [pc, #128]	; (8004e4c <prvAddCurrentTaskToDelayedList+0x94>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	3304      	adds	r3, #4
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fe fc08 	bl	80035e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dda:	d10a      	bne.n	8004df2 <prvAddCurrentTaskToDelayedList+0x3a>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d007      	beq.n	8004df2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004de2:	4b1a      	ldr	r3, [pc, #104]	; (8004e4c <prvAddCurrentTaskToDelayedList+0x94>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3304      	adds	r3, #4
 8004de8:	4619      	mov	r1, r3
 8004dea:	4819      	ldr	r0, [pc, #100]	; (8004e50 <prvAddCurrentTaskToDelayedList+0x98>)
 8004dec:	f7fe fb9d 	bl	800352a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004df0:	e026      	b.n	8004e40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4413      	add	r3, r2
 8004df8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004dfa:	4b14      	ldr	r3, [pc, #80]	; (8004e4c <prvAddCurrentTaskToDelayedList+0x94>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d209      	bcs.n	8004e1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e0a:	4b12      	ldr	r3, [pc, #72]	; (8004e54 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	4b0f      	ldr	r3, [pc, #60]	; (8004e4c <prvAddCurrentTaskToDelayedList+0x94>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3304      	adds	r3, #4
 8004e14:	4619      	mov	r1, r3
 8004e16:	4610      	mov	r0, r2
 8004e18:	f7fe fbab 	bl	8003572 <vListInsert>
}
 8004e1c:	e010      	b.n	8004e40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e1e:	4b0e      	ldr	r3, [pc, #56]	; (8004e58 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	4b0a      	ldr	r3, [pc, #40]	; (8004e4c <prvAddCurrentTaskToDelayedList+0x94>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	3304      	adds	r3, #4
 8004e28:	4619      	mov	r1, r3
 8004e2a:	4610      	mov	r0, r2
 8004e2c:	f7fe fba1 	bl	8003572 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004e30:	4b0a      	ldr	r3, [pc, #40]	; (8004e5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d202      	bcs.n	8004e40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004e3a:	4a08      	ldr	r2, [pc, #32]	; (8004e5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	6013      	str	r3, [r2, #0]
}
 8004e40:	bf00      	nop
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	20000e24 	.word	0x20000e24
 8004e4c:	2000094c 	.word	0x2000094c
 8004e50:	20000e0c 	.word	0x20000e0c
 8004e54:	20000ddc 	.word	0x20000ddc
 8004e58:	20000dd8 	.word	0x20000dd8
 8004e5c:	20000e40 	.word	0x20000e40

08004e60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08a      	sub	sp, #40	; 0x28
 8004e64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004e6a:	f000 fb07 	bl	800547c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004e6e:	4b1c      	ldr	r3, [pc, #112]	; (8004ee0 <xTimerCreateTimerTask+0x80>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d021      	beq.n	8004eba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004e7e:	1d3a      	adds	r2, r7, #4
 8004e80:	f107 0108 	add.w	r1, r7, #8
 8004e84:	f107 030c 	add.w	r3, r7, #12
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f7fe fb07 	bl	800349c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	9202      	str	r2, [sp, #8]
 8004e96:	9301      	str	r3, [sp, #4]
 8004e98:	2302      	movs	r3, #2
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	460a      	mov	r2, r1
 8004ea0:	4910      	ldr	r1, [pc, #64]	; (8004ee4 <xTimerCreateTimerTask+0x84>)
 8004ea2:	4811      	ldr	r0, [pc, #68]	; (8004ee8 <xTimerCreateTimerTask+0x88>)
 8004ea4:	f7ff f8b4 	bl	8004010 <xTaskCreateStatic>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	4a10      	ldr	r2, [pc, #64]	; (8004eec <xTimerCreateTimerTask+0x8c>)
 8004eac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004eae:	4b0f      	ldr	r3, [pc, #60]	; (8004eec <xTimerCreateTimerTask+0x8c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10a      	bne.n	8004ed6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec4:	f383 8811 	msr	BASEPRI, r3
 8004ec8:	f3bf 8f6f 	isb	sy
 8004ecc:	f3bf 8f4f 	dsb	sy
 8004ed0:	613b      	str	r3, [r7, #16]
}
 8004ed2:	bf00      	nop
 8004ed4:	e7fe      	b.n	8004ed4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004ed6:	697b      	ldr	r3, [r7, #20]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	20000e7c 	.word	0x20000e7c
 8004ee4:	08006f2c 	.word	0x08006f2c
 8004ee8:	08005025 	.word	0x08005025
 8004eec:	20000e80 	.word	0x20000e80

08004ef0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b08a      	sub	sp, #40	; 0x28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004efe:	2300      	movs	r3, #0
 8004f00:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10a      	bne.n	8004f1e <xTimerGenericCommand+0x2e>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	623b      	str	r3, [r7, #32]
}
 8004f1a:	bf00      	nop
 8004f1c:	e7fe      	b.n	8004f1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004f1e:	4b1a      	ldr	r3, [pc, #104]	; (8004f88 <xTimerGenericCommand+0x98>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d02a      	beq.n	8004f7c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b05      	cmp	r3, #5
 8004f36:	dc18      	bgt.n	8004f6a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004f38:	f7ff feb2 	bl	8004ca0 <xTaskGetSchedulerState>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d109      	bne.n	8004f56 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004f42:	4b11      	ldr	r3, [pc, #68]	; (8004f88 <xTimerGenericCommand+0x98>)
 8004f44:	6818      	ldr	r0, [r3, #0]
 8004f46:	f107 0110 	add.w	r1, r7, #16
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f4e:	f7fe fc77 	bl	8003840 <xQueueGenericSend>
 8004f52:	6278      	str	r0, [r7, #36]	; 0x24
 8004f54:	e012      	b.n	8004f7c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004f56:	4b0c      	ldr	r3, [pc, #48]	; (8004f88 <xTimerGenericCommand+0x98>)
 8004f58:	6818      	ldr	r0, [r3, #0]
 8004f5a:	f107 0110 	add.w	r1, r7, #16
 8004f5e:	2300      	movs	r3, #0
 8004f60:	2200      	movs	r2, #0
 8004f62:	f7fe fc6d 	bl	8003840 <xQueueGenericSend>
 8004f66:	6278      	str	r0, [r7, #36]	; 0x24
 8004f68:	e008      	b.n	8004f7c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004f6a:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <xTimerGenericCommand+0x98>)
 8004f6c:	6818      	ldr	r0, [r3, #0]
 8004f6e:	f107 0110 	add.w	r1, r7, #16
 8004f72:	2300      	movs	r3, #0
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	f7fe fd61 	bl	8003a3c <xQueueGenericSendFromISR>
 8004f7a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3728      	adds	r7, #40	; 0x28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000e7c 	.word	0x20000e7c

08004f8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b088      	sub	sp, #32
 8004f90:	af02      	add	r7, sp, #8
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f96:	4b22      	ldr	r3, [pc, #136]	; (8005020 <prvProcessExpiredTimer+0x94>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fe fb1d 	bl	80035e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d022      	beq.n	8004ffe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	699a      	ldr	r2, [r3, #24]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	18d1      	adds	r1, r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	6978      	ldr	r0, [r7, #20]
 8004fc6:	f000 f8d1 	bl	800516c <prvInsertTimerInActiveList>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01f      	beq.n	8005010 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	2100      	movs	r1, #0
 8004fda:	6978      	ldr	r0, [r7, #20]
 8004fdc:	f7ff ff88 	bl	8004ef0 <xTimerGenericCommand>
 8004fe0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d113      	bne.n	8005010 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	60fb      	str	r3, [r7, #12]
}
 8004ffa:	bf00      	nop
 8004ffc:	e7fe      	b.n	8004ffc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005004:	f023 0301 	bic.w	r3, r3, #1
 8005008:	b2da      	uxtb	r2, r3
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	6978      	ldr	r0, [r7, #20]
 8005016:	4798      	blx	r3
}
 8005018:	bf00      	nop
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	20000e74 	.word	0x20000e74

08005024 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800502c:	f107 0308 	add.w	r3, r7, #8
 8005030:	4618      	mov	r0, r3
 8005032:	f000 f857 	bl	80050e4 <prvGetNextExpireTime>
 8005036:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	4619      	mov	r1, r3
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f000 f803 	bl	8005048 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005042:	f000 f8d5 	bl	80051f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005046:	e7f1      	b.n	800502c <prvTimerTask+0x8>

08005048 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005052:	f7ff fa39 	bl	80044c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005056:	f107 0308 	add.w	r3, r7, #8
 800505a:	4618      	mov	r0, r3
 800505c:	f000 f866 	bl	800512c <prvSampleTimeNow>
 8005060:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d130      	bne.n	80050ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10a      	bne.n	8005084 <prvProcessTimerOrBlockTask+0x3c>
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	429a      	cmp	r2, r3
 8005074:	d806      	bhi.n	8005084 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005076:	f7ff fa35 	bl	80044e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800507a:	68f9      	ldr	r1, [r7, #12]
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f7ff ff85 	bl	8004f8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005082:	e024      	b.n	80050ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d008      	beq.n	800509c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800508a:	4b13      	ldr	r3, [pc, #76]	; (80050d8 <prvProcessTimerOrBlockTask+0x90>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <prvProcessTimerOrBlockTask+0x50>
 8005094:	2301      	movs	r3, #1
 8005096:	e000      	b.n	800509a <prvProcessTimerOrBlockTask+0x52>
 8005098:	2300      	movs	r3, #0
 800509a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800509c:	4b0f      	ldr	r3, [pc, #60]	; (80050dc <prvProcessTimerOrBlockTask+0x94>)
 800509e:	6818      	ldr	r0, [r3, #0]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	4619      	mov	r1, r3
 80050aa:	f7fe ff7d 	bl	8003fa8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80050ae:	f7ff fa19 	bl	80044e4 <xTaskResumeAll>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10a      	bne.n	80050ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80050b8:	4b09      	ldr	r3, [pc, #36]	; (80050e0 <prvProcessTimerOrBlockTask+0x98>)
 80050ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	f3bf 8f6f 	isb	sy
}
 80050c8:	e001      	b.n	80050ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80050ca:	f7ff fa0b 	bl	80044e4 <xTaskResumeAll>
}
 80050ce:	bf00      	nop
 80050d0:	3710      	adds	r7, #16
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20000e78 	.word	0x20000e78
 80050dc:	20000e7c 	.word	0x20000e7c
 80050e0:	e000ed04 	.word	0xe000ed04

080050e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80050ec:	4b0e      	ldr	r3, [pc, #56]	; (8005128 <prvGetNextExpireTime+0x44>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <prvGetNextExpireTime+0x16>
 80050f6:	2201      	movs	r2, #1
 80050f8:	e000      	b.n	80050fc <prvGetNextExpireTime+0x18>
 80050fa:	2200      	movs	r2, #0
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d105      	bne.n	8005114 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005108:	4b07      	ldr	r3, [pc, #28]	; (8005128 <prvGetNextExpireTime+0x44>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	e001      	b.n	8005118 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005114:	2300      	movs	r3, #0
 8005116:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005118:	68fb      	ldr	r3, [r7, #12]
}
 800511a:	4618      	mov	r0, r3
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	20000e74 	.word	0x20000e74

0800512c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005134:	f7ff fa74 	bl	8004620 <xTaskGetTickCount>
 8005138:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800513a:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <prvSampleTimeNow+0x3c>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	429a      	cmp	r2, r3
 8005142:	d205      	bcs.n	8005150 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005144:	f000 f936 	bl	80053b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	e002      	b.n	8005156 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005156:	4a04      	ldr	r2, [pc, #16]	; (8005168 <prvSampleTimeNow+0x3c>)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800515c:	68fb      	ldr	r3, [r7, #12]
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	20000e84 	.word	0x20000e84

0800516c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
 8005178:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800517a:	2300      	movs	r3, #0
 800517c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	429a      	cmp	r2, r3
 8005190:	d812      	bhi.n	80051b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	1ad2      	subs	r2, r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	429a      	cmp	r2, r3
 800519e:	d302      	bcc.n	80051a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80051a0:	2301      	movs	r3, #1
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	e01b      	b.n	80051de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80051a6:	4b10      	ldr	r3, [pc, #64]	; (80051e8 <prvInsertTimerInActiveList+0x7c>)
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	3304      	adds	r3, #4
 80051ae:	4619      	mov	r1, r3
 80051b0:	4610      	mov	r0, r2
 80051b2:	f7fe f9de 	bl	8003572 <vListInsert>
 80051b6:	e012      	b.n	80051de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d206      	bcs.n	80051ce <prvInsertTimerInActiveList+0x62>
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d302      	bcc.n	80051ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80051c8:	2301      	movs	r3, #1
 80051ca:	617b      	str	r3, [r7, #20]
 80051cc:	e007      	b.n	80051de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051ce:	4b07      	ldr	r3, [pc, #28]	; (80051ec <prvInsertTimerInActiveList+0x80>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	3304      	adds	r3, #4
 80051d6:	4619      	mov	r1, r3
 80051d8:	4610      	mov	r0, r2
 80051da:	f7fe f9ca 	bl	8003572 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80051de:	697b      	ldr	r3, [r7, #20]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3718      	adds	r7, #24
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	20000e78 	.word	0x20000e78
 80051ec:	20000e74 	.word	0x20000e74

080051f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08e      	sub	sp, #56	; 0x38
 80051f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80051f6:	e0ca      	b.n	800538e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	da18      	bge.n	8005230 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80051fe:	1d3b      	adds	r3, r7, #4
 8005200:	3304      	adds	r3, #4
 8005202:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10a      	bne.n	8005220 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	61fb      	str	r3, [r7, #28]
}
 800521c:	bf00      	nop
 800521e:	e7fe      	b.n	800521e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005226:	6850      	ldr	r0, [r2, #4]
 8005228:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800522a:	6892      	ldr	r2, [r2, #8]
 800522c:	4611      	mov	r1, r2
 800522e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	f2c0 80aa 	blt.w	800538c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800523c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d004      	beq.n	800524e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	3304      	adds	r3, #4
 8005248:	4618      	mov	r0, r3
 800524a:	f7fe f9cb 	bl	80035e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800524e:	463b      	mov	r3, r7
 8005250:	4618      	mov	r0, r3
 8005252:	f7ff ff6b 	bl	800512c <prvSampleTimeNow>
 8005256:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b09      	cmp	r3, #9
 800525c:	f200 8097 	bhi.w	800538e <prvProcessReceivedCommands+0x19e>
 8005260:	a201      	add	r2, pc, #4	; (adr r2, 8005268 <prvProcessReceivedCommands+0x78>)
 8005262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005266:	bf00      	nop
 8005268:	08005291 	.word	0x08005291
 800526c:	08005291 	.word	0x08005291
 8005270:	08005291 	.word	0x08005291
 8005274:	08005305 	.word	0x08005305
 8005278:	08005319 	.word	0x08005319
 800527c:	08005363 	.word	0x08005363
 8005280:	08005291 	.word	0x08005291
 8005284:	08005291 	.word	0x08005291
 8005288:	08005305 	.word	0x08005305
 800528c:	08005319 	.word	0x08005319
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005292:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005296:	f043 0301 	orr.w	r3, r3, #1
 800529a:	b2da      	uxtb	r2, r3
 800529c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800529e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	18d1      	adds	r1, r2, r3
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052b0:	f7ff ff5c 	bl	800516c <prvInsertTimerInActiveList>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d069      	beq.n	800538e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d05e      	beq.n	800538e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	441a      	add	r2, r3
 80052d8:	2300      	movs	r3, #0
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	2300      	movs	r3, #0
 80052de:	2100      	movs	r1, #0
 80052e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052e2:	f7ff fe05 	bl	8004ef0 <xTimerGenericCommand>
 80052e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d14f      	bne.n	800538e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80052ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	61bb      	str	r3, [r7, #24]
}
 8005300:	bf00      	nop
 8005302:	e7fe      	b.n	8005302 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005306:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800530a:	f023 0301 	bic.w	r3, r3, #1
 800530e:	b2da      	uxtb	r2, r3
 8005310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005312:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005316:	e03a      	b.n	800538e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	b2da      	uxtb	r2, r3
 8005324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005326:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10a      	bne.n	800534e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533c:	f383 8811 	msr	BASEPRI, r3
 8005340:	f3bf 8f6f 	isb	sy
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	617b      	str	r3, [r7, #20]
}
 800534a:	bf00      	nop
 800534c:	e7fe      	b.n	800534c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800534e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005350:	699a      	ldr	r2, [r3, #24]
 8005352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005354:	18d1      	adds	r1, r2, r3
 8005356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800535a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800535c:	f7ff ff06 	bl	800516c <prvInsertTimerInActiveList>
					break;
 8005360:	e015      	b.n	800538e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005364:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d103      	bne.n	8005378 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005370:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005372:	f000 fbdd 	bl	8005b30 <vPortFree>
 8005376:	e00a      	b.n	800538e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800537e:	f023 0301 	bic.w	r3, r3, #1
 8005382:	b2da      	uxtb	r2, r3
 8005384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005386:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800538a:	e000      	b.n	800538e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800538c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800538e:	4b08      	ldr	r3, [pc, #32]	; (80053b0 <prvProcessReceivedCommands+0x1c0>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	1d39      	adds	r1, r7, #4
 8005394:	2200      	movs	r2, #0
 8005396:	4618      	mov	r0, r3
 8005398:	f7fe fbec 	bl	8003b74 <xQueueReceive>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f47f af2a 	bne.w	80051f8 <prvProcessReceivedCommands+0x8>
	}
}
 80053a4:	bf00      	nop
 80053a6:	bf00      	nop
 80053a8:	3730      	adds	r7, #48	; 0x30
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000e7c 	.word	0x20000e7c

080053b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80053ba:	e048      	b.n	800544e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80053bc:	4b2d      	ldr	r3, [pc, #180]	; (8005474 <prvSwitchTimerLists+0xc0>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053c6:	4b2b      	ldr	r3, [pc, #172]	; (8005474 <prvSwitchTimerLists+0xc0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7fe f905 	bl	80035e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d02e      	beq.n	800544e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4413      	add	r3, r2
 80053f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d90e      	bls.n	8005420 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800540e:	4b19      	ldr	r3, [pc, #100]	; (8005474 <prvSwitchTimerLists+0xc0>)
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	3304      	adds	r3, #4
 8005416:	4619      	mov	r1, r3
 8005418:	4610      	mov	r0, r2
 800541a:	f7fe f8aa 	bl	8003572 <vListInsert>
 800541e:	e016      	b.n	800544e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005420:	2300      	movs	r3, #0
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	2300      	movs	r3, #0
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	2100      	movs	r1, #0
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f7ff fd60 	bl	8004ef0 <xTimerGenericCommand>
 8005430:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10a      	bne.n	800544e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543c:	f383 8811 	msr	BASEPRI, r3
 8005440:	f3bf 8f6f 	isb	sy
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	603b      	str	r3, [r7, #0]
}
 800544a:	bf00      	nop
 800544c:	e7fe      	b.n	800544c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800544e:	4b09      	ldr	r3, [pc, #36]	; (8005474 <prvSwitchTimerLists+0xc0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1b1      	bne.n	80053bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005458:	4b06      	ldr	r3, [pc, #24]	; (8005474 <prvSwitchTimerLists+0xc0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800545e:	4b06      	ldr	r3, [pc, #24]	; (8005478 <prvSwitchTimerLists+0xc4>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a04      	ldr	r2, [pc, #16]	; (8005474 <prvSwitchTimerLists+0xc0>)
 8005464:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005466:	4a04      	ldr	r2, [pc, #16]	; (8005478 <prvSwitchTimerLists+0xc4>)
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	6013      	str	r3, [r2, #0]
}
 800546c:	bf00      	nop
 800546e:	3718      	adds	r7, #24
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	20000e74 	.word	0x20000e74
 8005478:	20000e78 	.word	0x20000e78

0800547c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005482:	f000 f967 	bl	8005754 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005486:	4b15      	ldr	r3, [pc, #84]	; (80054dc <prvCheckForValidListAndQueue+0x60>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d120      	bne.n	80054d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800548e:	4814      	ldr	r0, [pc, #80]	; (80054e0 <prvCheckForValidListAndQueue+0x64>)
 8005490:	f7fe f81e 	bl	80034d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005494:	4813      	ldr	r0, [pc, #76]	; (80054e4 <prvCheckForValidListAndQueue+0x68>)
 8005496:	f7fe f81b 	bl	80034d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800549a:	4b13      	ldr	r3, [pc, #76]	; (80054e8 <prvCheckForValidListAndQueue+0x6c>)
 800549c:	4a10      	ldr	r2, [pc, #64]	; (80054e0 <prvCheckForValidListAndQueue+0x64>)
 800549e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80054a0:	4b12      	ldr	r3, [pc, #72]	; (80054ec <prvCheckForValidListAndQueue+0x70>)
 80054a2:	4a10      	ldr	r2, [pc, #64]	; (80054e4 <prvCheckForValidListAndQueue+0x68>)
 80054a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80054a6:	2300      	movs	r3, #0
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	4b11      	ldr	r3, [pc, #68]	; (80054f0 <prvCheckForValidListAndQueue+0x74>)
 80054ac:	4a11      	ldr	r2, [pc, #68]	; (80054f4 <prvCheckForValidListAndQueue+0x78>)
 80054ae:	2110      	movs	r1, #16
 80054b0:	200a      	movs	r0, #10
 80054b2:	f7fe f929 	bl	8003708 <xQueueGenericCreateStatic>
 80054b6:	4603      	mov	r3, r0
 80054b8:	4a08      	ldr	r2, [pc, #32]	; (80054dc <prvCheckForValidListAndQueue+0x60>)
 80054ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80054bc:	4b07      	ldr	r3, [pc, #28]	; (80054dc <prvCheckForValidListAndQueue+0x60>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d005      	beq.n	80054d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80054c4:	4b05      	ldr	r3, [pc, #20]	; (80054dc <prvCheckForValidListAndQueue+0x60>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	490b      	ldr	r1, [pc, #44]	; (80054f8 <prvCheckForValidListAndQueue+0x7c>)
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7fe fd42 	bl	8003f54 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054d0:	f000 f970 	bl	80057b4 <vPortExitCritical>
}
 80054d4:	bf00      	nop
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000e7c 	.word	0x20000e7c
 80054e0:	20000e4c 	.word	0x20000e4c
 80054e4:	20000e60 	.word	0x20000e60
 80054e8:	20000e74 	.word	0x20000e74
 80054ec:	20000e78 	.word	0x20000e78
 80054f0:	20000f28 	.word	0x20000f28
 80054f4:	20000e88 	.word	0x20000e88
 80054f8:	08006f34 	.word	0x08006f34

080054fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	3b04      	subs	r3, #4
 800550c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005514:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	3b04      	subs	r3, #4
 800551a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f023 0201 	bic.w	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	3b04      	subs	r3, #4
 800552a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800552c:	4a0c      	ldr	r2, [pc, #48]	; (8005560 <pxPortInitialiseStack+0x64>)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	3b14      	subs	r3, #20
 8005536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	3b04      	subs	r3, #4
 8005542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f06f 0202 	mvn.w	r2, #2
 800554a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	3b20      	subs	r3, #32
 8005550:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005552:	68fb      	ldr	r3, [r7, #12]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	08005565 	.word	0x08005565

08005564 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800556a:	2300      	movs	r3, #0
 800556c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800556e:	4b12      	ldr	r3, [pc, #72]	; (80055b8 <prvTaskExitError+0x54>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005576:	d00a      	beq.n	800558e <prvTaskExitError+0x2a>
	__asm volatile
 8005578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	60fb      	str	r3, [r7, #12]
}
 800558a:	bf00      	nop
 800558c:	e7fe      	b.n	800558c <prvTaskExitError+0x28>
	__asm volatile
 800558e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005592:	f383 8811 	msr	BASEPRI, r3
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	f3bf 8f4f 	dsb	sy
 800559e:	60bb      	str	r3, [r7, #8]
}
 80055a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80055a2:	bf00      	nop
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0fc      	beq.n	80055a4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80055aa:	bf00      	nop
 80055ac:	bf00      	nop
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	2000000c 	.word	0x2000000c
 80055bc:	00000000 	.word	0x00000000

080055c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80055c0:	4b07      	ldr	r3, [pc, #28]	; (80055e0 <pxCurrentTCBConst2>)
 80055c2:	6819      	ldr	r1, [r3, #0]
 80055c4:	6808      	ldr	r0, [r1, #0]
 80055c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ca:	f380 8809 	msr	PSP, r0
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f04f 0000 	mov.w	r0, #0
 80055d6:	f380 8811 	msr	BASEPRI, r0
 80055da:	4770      	bx	lr
 80055dc:	f3af 8000 	nop.w

080055e0 <pxCurrentTCBConst2>:
 80055e0:	2000094c 	.word	0x2000094c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop

080055e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80055e8:	4808      	ldr	r0, [pc, #32]	; (800560c <prvPortStartFirstTask+0x24>)
 80055ea:	6800      	ldr	r0, [r0, #0]
 80055ec:	6800      	ldr	r0, [r0, #0]
 80055ee:	f380 8808 	msr	MSP, r0
 80055f2:	f04f 0000 	mov.w	r0, #0
 80055f6:	f380 8814 	msr	CONTROL, r0
 80055fa:	b662      	cpsie	i
 80055fc:	b661      	cpsie	f
 80055fe:	f3bf 8f4f 	dsb	sy
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	df00      	svc	0
 8005608:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800560a:	bf00      	nop
 800560c:	e000ed08 	.word	0xe000ed08

08005610 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005616:	4b46      	ldr	r3, [pc, #280]	; (8005730 <xPortStartScheduler+0x120>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a46      	ldr	r2, [pc, #280]	; (8005734 <xPortStartScheduler+0x124>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d10a      	bne.n	8005636 <xPortStartScheduler+0x26>
	__asm volatile
 8005620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	613b      	str	r3, [r7, #16]
}
 8005632:	bf00      	nop
 8005634:	e7fe      	b.n	8005634 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005636:	4b3e      	ldr	r3, [pc, #248]	; (8005730 <xPortStartScheduler+0x120>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a3f      	ldr	r2, [pc, #252]	; (8005738 <xPortStartScheduler+0x128>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d10a      	bne.n	8005656 <xPortStartScheduler+0x46>
	__asm volatile
 8005640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005644:	f383 8811 	msr	BASEPRI, r3
 8005648:	f3bf 8f6f 	isb	sy
 800564c:	f3bf 8f4f 	dsb	sy
 8005650:	60fb      	str	r3, [r7, #12]
}
 8005652:	bf00      	nop
 8005654:	e7fe      	b.n	8005654 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005656:	4b39      	ldr	r3, [pc, #228]	; (800573c <xPortStartScheduler+0x12c>)
 8005658:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	22ff      	movs	r2, #255	; 0xff
 8005666:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	b2db      	uxtb	r3, r3
 800566e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005670:	78fb      	ldrb	r3, [r7, #3]
 8005672:	b2db      	uxtb	r3, r3
 8005674:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005678:	b2da      	uxtb	r2, r3
 800567a:	4b31      	ldr	r3, [pc, #196]	; (8005740 <xPortStartScheduler+0x130>)
 800567c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800567e:	4b31      	ldr	r3, [pc, #196]	; (8005744 <xPortStartScheduler+0x134>)
 8005680:	2207      	movs	r2, #7
 8005682:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005684:	e009      	b.n	800569a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005686:	4b2f      	ldr	r3, [pc, #188]	; (8005744 <xPortStartScheduler+0x134>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	3b01      	subs	r3, #1
 800568c:	4a2d      	ldr	r2, [pc, #180]	; (8005744 <xPortStartScheduler+0x134>)
 800568e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005690:	78fb      	ldrb	r3, [r7, #3]
 8005692:	b2db      	uxtb	r3, r3
 8005694:	005b      	lsls	r3, r3, #1
 8005696:	b2db      	uxtb	r3, r3
 8005698:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800569a:	78fb      	ldrb	r3, [r7, #3]
 800569c:	b2db      	uxtb	r3, r3
 800569e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a2:	2b80      	cmp	r3, #128	; 0x80
 80056a4:	d0ef      	beq.n	8005686 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80056a6:	4b27      	ldr	r3, [pc, #156]	; (8005744 <xPortStartScheduler+0x134>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f1c3 0307 	rsb	r3, r3, #7
 80056ae:	2b04      	cmp	r3, #4
 80056b0:	d00a      	beq.n	80056c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	60bb      	str	r3, [r7, #8]
}
 80056c4:	bf00      	nop
 80056c6:	e7fe      	b.n	80056c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80056c8:	4b1e      	ldr	r3, [pc, #120]	; (8005744 <xPortStartScheduler+0x134>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	021b      	lsls	r3, r3, #8
 80056ce:	4a1d      	ldr	r2, [pc, #116]	; (8005744 <xPortStartScheduler+0x134>)
 80056d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80056d2:	4b1c      	ldr	r3, [pc, #112]	; (8005744 <xPortStartScheduler+0x134>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80056da:	4a1a      	ldr	r2, [pc, #104]	; (8005744 <xPortStartScheduler+0x134>)
 80056dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80056e6:	4b18      	ldr	r3, [pc, #96]	; (8005748 <xPortStartScheduler+0x138>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a17      	ldr	r2, [pc, #92]	; (8005748 <xPortStartScheduler+0x138>)
 80056ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80056f2:	4b15      	ldr	r3, [pc, #84]	; (8005748 <xPortStartScheduler+0x138>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a14      	ldr	r2, [pc, #80]	; (8005748 <xPortStartScheduler+0x138>)
 80056f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80056fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80056fe:	f000 f8dd 	bl	80058bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005702:	4b12      	ldr	r3, [pc, #72]	; (800574c <xPortStartScheduler+0x13c>)
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005708:	f000 f8fc 	bl	8005904 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800570c:	4b10      	ldr	r3, [pc, #64]	; (8005750 <xPortStartScheduler+0x140>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0f      	ldr	r2, [pc, #60]	; (8005750 <xPortStartScheduler+0x140>)
 8005712:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005716:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005718:	f7ff ff66 	bl	80055e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800571c:	f7ff f84a 	bl	80047b4 <vTaskSwitchContext>
	prvTaskExitError();
 8005720:	f7ff ff20 	bl	8005564 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3718      	adds	r7, #24
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	e000ed00 	.word	0xe000ed00
 8005734:	410fc271 	.word	0x410fc271
 8005738:	410fc270 	.word	0x410fc270
 800573c:	e000e400 	.word	0xe000e400
 8005740:	20000f78 	.word	0x20000f78
 8005744:	20000f7c 	.word	0x20000f7c
 8005748:	e000ed20 	.word	0xe000ed20
 800574c:	2000000c 	.word	0x2000000c
 8005750:	e000ef34 	.word	0xe000ef34

08005754 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
	__asm volatile
 800575a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	607b      	str	r3, [r7, #4]
}
 800576c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800576e:	4b0f      	ldr	r3, [pc, #60]	; (80057ac <vPortEnterCritical+0x58>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3301      	adds	r3, #1
 8005774:	4a0d      	ldr	r2, [pc, #52]	; (80057ac <vPortEnterCritical+0x58>)
 8005776:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005778:	4b0c      	ldr	r3, [pc, #48]	; (80057ac <vPortEnterCritical+0x58>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d10f      	bne.n	80057a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005780:	4b0b      	ldr	r3, [pc, #44]	; (80057b0 <vPortEnterCritical+0x5c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00a      	beq.n	80057a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800578a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800578e:	f383 8811 	msr	BASEPRI, r3
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	f3bf 8f4f 	dsb	sy
 800579a:	603b      	str	r3, [r7, #0]
}
 800579c:	bf00      	nop
 800579e:	e7fe      	b.n	800579e <vPortEnterCritical+0x4a>
	}
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	2000000c 	.word	0x2000000c
 80057b0:	e000ed04 	.word	0xe000ed04

080057b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80057ba:	4b12      	ldr	r3, [pc, #72]	; (8005804 <vPortExitCritical+0x50>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10a      	bne.n	80057d8 <vPortExitCritical+0x24>
	__asm volatile
 80057c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	607b      	str	r3, [r7, #4]
}
 80057d4:	bf00      	nop
 80057d6:	e7fe      	b.n	80057d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80057d8:	4b0a      	ldr	r3, [pc, #40]	; (8005804 <vPortExitCritical+0x50>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3b01      	subs	r3, #1
 80057de:	4a09      	ldr	r2, [pc, #36]	; (8005804 <vPortExitCritical+0x50>)
 80057e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80057e2:	4b08      	ldr	r3, [pc, #32]	; (8005804 <vPortExitCritical+0x50>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d105      	bne.n	80057f6 <vPortExitCritical+0x42>
 80057ea:	2300      	movs	r3, #0
 80057ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	f383 8811 	msr	BASEPRI, r3
}
 80057f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	2000000c 	.word	0x2000000c
	...

08005810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005810:	f3ef 8009 	mrs	r0, PSP
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	4b15      	ldr	r3, [pc, #84]	; (8005870 <pxCurrentTCBConst>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	f01e 0f10 	tst.w	lr, #16
 8005820:	bf08      	it	eq
 8005822:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005826:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800582a:	6010      	str	r0, [r2, #0]
 800582c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005830:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005834:	f380 8811 	msr	BASEPRI, r0
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	f3bf 8f6f 	isb	sy
 8005840:	f7fe ffb8 	bl	80047b4 <vTaskSwitchContext>
 8005844:	f04f 0000 	mov.w	r0, #0
 8005848:	f380 8811 	msr	BASEPRI, r0
 800584c:	bc09      	pop	{r0, r3}
 800584e:	6819      	ldr	r1, [r3, #0]
 8005850:	6808      	ldr	r0, [r1, #0]
 8005852:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005856:	f01e 0f10 	tst.w	lr, #16
 800585a:	bf08      	it	eq
 800585c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005860:	f380 8809 	msr	PSP, r0
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	f3af 8000 	nop.w

08005870 <pxCurrentTCBConst>:
 8005870:	2000094c 	.word	0x2000094c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005874:	bf00      	nop
 8005876:	bf00      	nop

08005878 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
	__asm volatile
 800587e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005882:	f383 8811 	msr	BASEPRI, r3
 8005886:	f3bf 8f6f 	isb	sy
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	607b      	str	r3, [r7, #4]
}
 8005890:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005892:	f7fe fed5 	bl	8004640 <xTaskIncrementTick>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d003      	beq.n	80058a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800589c:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <xPortSysTickHandler+0x40>)
 800589e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058a2:	601a      	str	r2, [r3, #0]
 80058a4:	2300      	movs	r3, #0
 80058a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	f383 8811 	msr	BASEPRI, r3
}
 80058ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	e000ed04 	.word	0xe000ed04

080058bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80058bc:	b480      	push	{r7}
 80058be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <vPortSetupTimerInterrupt+0x34>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80058c6:	4b0b      	ldr	r3, [pc, #44]	; (80058f4 <vPortSetupTimerInterrupt+0x38>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <vPortSetupTimerInterrupt+0x3c>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a0a      	ldr	r2, [pc, #40]	; (80058fc <vPortSetupTimerInterrupt+0x40>)
 80058d2:	fba2 2303 	umull	r2, r3, r2, r3
 80058d6:	099b      	lsrs	r3, r3, #6
 80058d8:	4a09      	ldr	r2, [pc, #36]	; (8005900 <vPortSetupTimerInterrupt+0x44>)
 80058da:	3b01      	subs	r3, #1
 80058dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80058de:	4b04      	ldr	r3, [pc, #16]	; (80058f0 <vPortSetupTimerInterrupt+0x34>)
 80058e0:	2207      	movs	r2, #7
 80058e2:	601a      	str	r2, [r3, #0]
}
 80058e4:	bf00      	nop
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop
 80058f0:	e000e010 	.word	0xe000e010
 80058f4:	e000e018 	.word	0xe000e018
 80058f8:	20000000 	.word	0x20000000
 80058fc:	10624dd3 	.word	0x10624dd3
 8005900:	e000e014 	.word	0xe000e014

08005904 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005904:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005914 <vPortEnableVFP+0x10>
 8005908:	6801      	ldr	r1, [r0, #0]
 800590a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800590e:	6001      	str	r1, [r0, #0]
 8005910:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005912:	bf00      	nop
 8005914:	e000ed88 	.word	0xe000ed88

08005918 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800591e:	f3ef 8305 	mrs	r3, IPSR
 8005922:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b0f      	cmp	r3, #15
 8005928:	d914      	bls.n	8005954 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800592a:	4a17      	ldr	r2, [pc, #92]	; (8005988 <vPortValidateInterruptPriority+0x70>)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4413      	add	r3, r2
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005934:	4b15      	ldr	r3, [pc, #84]	; (800598c <vPortValidateInterruptPriority+0x74>)
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	7afa      	ldrb	r2, [r7, #11]
 800593a:	429a      	cmp	r2, r3
 800593c:	d20a      	bcs.n	8005954 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800593e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	607b      	str	r3, [r7, #4]
}
 8005950:	bf00      	nop
 8005952:	e7fe      	b.n	8005952 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005954:	4b0e      	ldr	r3, [pc, #56]	; (8005990 <vPortValidateInterruptPriority+0x78>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800595c:	4b0d      	ldr	r3, [pc, #52]	; (8005994 <vPortValidateInterruptPriority+0x7c>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	429a      	cmp	r2, r3
 8005962:	d90a      	bls.n	800597a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005968:	f383 8811 	msr	BASEPRI, r3
 800596c:	f3bf 8f6f 	isb	sy
 8005970:	f3bf 8f4f 	dsb	sy
 8005974:	603b      	str	r3, [r7, #0]
}
 8005976:	bf00      	nop
 8005978:	e7fe      	b.n	8005978 <vPortValidateInterruptPriority+0x60>
	}
 800597a:	bf00      	nop
 800597c:	3714      	adds	r7, #20
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	e000e3f0 	.word	0xe000e3f0
 800598c:	20000f78 	.word	0x20000f78
 8005990:	e000ed0c 	.word	0xe000ed0c
 8005994:	20000f7c 	.word	0x20000f7c

08005998 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	; 0x28
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80059a0:	2300      	movs	r3, #0
 80059a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80059a4:	f7fe fd90 	bl	80044c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80059a8:	4b5b      	ldr	r3, [pc, #364]	; (8005b18 <pvPortMalloc+0x180>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80059b0:	f000 f920 	bl	8005bf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80059b4:	4b59      	ldr	r3, [pc, #356]	; (8005b1c <pvPortMalloc+0x184>)
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4013      	ands	r3, r2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f040 8093 	bne.w	8005ae8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d01d      	beq.n	8005a04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80059c8:	2208      	movs	r2, #8
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4413      	add	r3, r2
 80059ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f003 0307 	and.w	r3, r3, #7
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d014      	beq.n	8005a04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f023 0307 	bic.w	r3, r3, #7
 80059e0:	3308      	adds	r3, #8
 80059e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f003 0307 	and.w	r3, r3, #7
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <pvPortMalloc+0x6c>
	__asm volatile
 80059ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f2:	f383 8811 	msr	BASEPRI, r3
 80059f6:	f3bf 8f6f 	isb	sy
 80059fa:	f3bf 8f4f 	dsb	sy
 80059fe:	617b      	str	r3, [r7, #20]
}
 8005a00:	bf00      	nop
 8005a02:	e7fe      	b.n	8005a02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d06e      	beq.n	8005ae8 <pvPortMalloc+0x150>
 8005a0a:	4b45      	ldr	r3, [pc, #276]	; (8005b20 <pvPortMalloc+0x188>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d869      	bhi.n	8005ae8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005a14:	4b43      	ldr	r3, [pc, #268]	; (8005b24 <pvPortMalloc+0x18c>)
 8005a16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005a18:	4b42      	ldr	r3, [pc, #264]	; (8005b24 <pvPortMalloc+0x18c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a1e:	e004      	b.n	8005a2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d903      	bls.n	8005a3c <pvPortMalloc+0xa4>
 8005a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1f1      	bne.n	8005a20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a3c:	4b36      	ldr	r3, [pc, #216]	; (8005b18 <pvPortMalloc+0x180>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d050      	beq.n	8005ae8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	4413      	add	r3, r2
 8005a4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	1ad2      	subs	r2, r2, r3
 8005a60:	2308      	movs	r3, #8
 8005a62:	005b      	lsls	r3, r3, #1
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d91f      	bls.n	8005aa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	f003 0307 	and.w	r3, r3, #7
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00a      	beq.n	8005a90 <pvPortMalloc+0xf8>
	__asm volatile
 8005a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7e:	f383 8811 	msr	BASEPRI, r3
 8005a82:	f3bf 8f6f 	isb	sy
 8005a86:	f3bf 8f4f 	dsb	sy
 8005a8a:	613b      	str	r3, [r7, #16]
}
 8005a8c:	bf00      	nop
 8005a8e:	e7fe      	b.n	8005a8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	1ad2      	subs	r2, r2, r3
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005aa2:	69b8      	ldr	r0, [r7, #24]
 8005aa4:	f000 f908 	bl	8005cb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005aa8:	4b1d      	ldr	r3, [pc, #116]	; (8005b20 <pvPortMalloc+0x188>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	4a1b      	ldr	r2, [pc, #108]	; (8005b20 <pvPortMalloc+0x188>)
 8005ab4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ab6:	4b1a      	ldr	r3, [pc, #104]	; (8005b20 <pvPortMalloc+0x188>)
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	4b1b      	ldr	r3, [pc, #108]	; (8005b28 <pvPortMalloc+0x190>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d203      	bcs.n	8005aca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ac2:	4b17      	ldr	r3, [pc, #92]	; (8005b20 <pvPortMalloc+0x188>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a18      	ldr	r2, [pc, #96]	; (8005b28 <pvPortMalloc+0x190>)
 8005ac8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005acc:	685a      	ldr	r2, [r3, #4]
 8005ace:	4b13      	ldr	r3, [pc, #76]	; (8005b1c <pvPortMalloc+0x184>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ada:	2200      	movs	r2, #0
 8005adc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ade:	4b13      	ldr	r3, [pc, #76]	; (8005b2c <pvPortMalloc+0x194>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	4a11      	ldr	r2, [pc, #68]	; (8005b2c <pvPortMalloc+0x194>)
 8005ae6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ae8:	f7fe fcfc 	bl	80044e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <pvPortMalloc+0x174>
	__asm volatile
 8005af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afa:	f383 8811 	msr	BASEPRI, r3
 8005afe:	f3bf 8f6f 	isb	sy
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	60fb      	str	r3, [r7, #12]
}
 8005b08:	bf00      	nop
 8005b0a:	e7fe      	b.n	8005b0a <pvPortMalloc+0x172>
	return pvReturn;
 8005b0c:	69fb      	ldr	r3, [r7, #28]
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3728      	adds	r7, #40	; 0x28
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	20004b88 	.word	0x20004b88
 8005b1c:	20004b9c 	.word	0x20004b9c
 8005b20:	20004b8c 	.word	0x20004b8c
 8005b24:	20004b80 	.word	0x20004b80
 8005b28:	20004b90 	.word	0x20004b90
 8005b2c:	20004b94 	.word	0x20004b94

08005b30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d04d      	beq.n	8005bde <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005b42:	2308      	movs	r3, #8
 8005b44:	425b      	negs	r3, r3
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4413      	add	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	4b24      	ldr	r3, [pc, #144]	; (8005be8 <vPortFree+0xb8>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10a      	bne.n	8005b74 <vPortFree+0x44>
	__asm volatile
 8005b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b62:	f383 8811 	msr	BASEPRI, r3
 8005b66:	f3bf 8f6f 	isb	sy
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	60fb      	str	r3, [r7, #12]
}
 8005b70:	bf00      	nop
 8005b72:	e7fe      	b.n	8005b72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00a      	beq.n	8005b92 <vPortFree+0x62>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	60bb      	str	r3, [r7, #8]
}
 8005b8e:	bf00      	nop
 8005b90:	e7fe      	b.n	8005b90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	685a      	ldr	r2, [r3, #4]
 8005b96:	4b14      	ldr	r3, [pc, #80]	; (8005be8 <vPortFree+0xb8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d01e      	beq.n	8005bde <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d11a      	bne.n	8005bde <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	4b0e      	ldr	r3, [pc, #56]	; (8005be8 <vPortFree+0xb8>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	43db      	mvns	r3, r3
 8005bb2:	401a      	ands	r2, r3
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005bb8:	f7fe fc86 	bl	80044c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	4b0a      	ldr	r3, [pc, #40]	; (8005bec <vPortFree+0xbc>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	4a09      	ldr	r2, [pc, #36]	; (8005bec <vPortFree+0xbc>)
 8005bc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005bca:	6938      	ldr	r0, [r7, #16]
 8005bcc:	f000 f874 	bl	8005cb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005bd0:	4b07      	ldr	r3, [pc, #28]	; (8005bf0 <vPortFree+0xc0>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	4a06      	ldr	r2, [pc, #24]	; (8005bf0 <vPortFree+0xc0>)
 8005bd8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005bda:	f7fe fc83 	bl	80044e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005bde:	bf00      	nop
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	20004b9c 	.word	0x20004b9c
 8005bec:	20004b8c 	.word	0x20004b8c
 8005bf0:	20004b98 	.word	0x20004b98

08005bf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005bfa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005bfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005c00:	4b27      	ldr	r3, [pc, #156]	; (8005ca0 <prvHeapInit+0xac>)
 8005c02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00c      	beq.n	8005c28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	3307      	adds	r3, #7
 8005c12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0307 	bic.w	r3, r3, #7
 8005c1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	4a1f      	ldr	r2, [pc, #124]	; (8005ca0 <prvHeapInit+0xac>)
 8005c24:	4413      	add	r3, r2
 8005c26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005c2c:	4a1d      	ldr	r2, [pc, #116]	; (8005ca4 <prvHeapInit+0xb0>)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005c32:	4b1c      	ldr	r3, [pc, #112]	; (8005ca4 <prvHeapInit+0xb0>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68ba      	ldr	r2, [r7, #8]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005c40:	2208      	movs	r2, #8
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	1a9b      	subs	r3, r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f023 0307 	bic.w	r3, r3, #7
 8005c4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	4a15      	ldr	r2, [pc, #84]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005c56:	4b14      	ldr	r3, [pc, #80]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005c5e:	4b12      	ldr	r3, [pc, #72]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2200      	movs	r2, #0
 8005c64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	1ad2      	subs	r2, r2, r3
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005c74:	4b0c      	ldr	r3, [pc, #48]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	4a0a      	ldr	r2, [pc, #40]	; (8005cac <prvHeapInit+0xb8>)
 8005c82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	4a09      	ldr	r2, [pc, #36]	; (8005cb0 <prvHeapInit+0xbc>)
 8005c8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005c8c:	4b09      	ldr	r3, [pc, #36]	; (8005cb4 <prvHeapInit+0xc0>)
 8005c8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005c92:	601a      	str	r2, [r3, #0]
}
 8005c94:	bf00      	nop
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	20000f80 	.word	0x20000f80
 8005ca4:	20004b80 	.word	0x20004b80
 8005ca8:	20004b88 	.word	0x20004b88
 8005cac:	20004b90 	.word	0x20004b90
 8005cb0:	20004b8c 	.word	0x20004b8c
 8005cb4:	20004b9c 	.word	0x20004b9c

08005cb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005cc0:	4b28      	ldr	r3, [pc, #160]	; (8005d64 <prvInsertBlockIntoFreeList+0xac>)
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	e002      	b.n	8005ccc <prvInsertBlockIntoFreeList+0x14>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d8f7      	bhi.n	8005cc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d108      	bne.n	8005cfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	441a      	add	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	441a      	add	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d118      	bne.n	8005d40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	4b15      	ldr	r3, [pc, #84]	; (8005d68 <prvInsertBlockIntoFreeList+0xb0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d00d      	beq.n	8005d36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	601a      	str	r2, [r3, #0]
 8005d34:	e008      	b.n	8005d48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005d36:	4b0c      	ldr	r3, [pc, #48]	; (8005d68 <prvInsertBlockIntoFreeList+0xb0>)
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e003      	b.n	8005d48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d002      	beq.n	8005d56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d56:	bf00      	nop
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	20004b80 	.word	0x20004b80
 8005d68:	20004b88 	.word	0x20004b88

08005d6c <__errno>:
 8005d6c:	4b01      	ldr	r3, [pc, #4]	; (8005d74 <__errno+0x8>)
 8005d6e:	6818      	ldr	r0, [r3, #0]
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	20000010 	.word	0x20000010

08005d78 <std>:
 8005d78:	2300      	movs	r3, #0
 8005d7a:	b510      	push	{r4, lr}
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d86:	6083      	str	r3, [r0, #8]
 8005d88:	8181      	strh	r1, [r0, #12]
 8005d8a:	6643      	str	r3, [r0, #100]	; 0x64
 8005d8c:	81c2      	strh	r2, [r0, #14]
 8005d8e:	6183      	str	r3, [r0, #24]
 8005d90:	4619      	mov	r1, r3
 8005d92:	2208      	movs	r2, #8
 8005d94:	305c      	adds	r0, #92	; 0x5c
 8005d96:	f000 f91a 	bl	8005fce <memset>
 8005d9a:	4b05      	ldr	r3, [pc, #20]	; (8005db0 <std+0x38>)
 8005d9c:	6263      	str	r3, [r4, #36]	; 0x24
 8005d9e:	4b05      	ldr	r3, [pc, #20]	; (8005db4 <std+0x3c>)
 8005da0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005da2:	4b05      	ldr	r3, [pc, #20]	; (8005db8 <std+0x40>)
 8005da4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005da6:	4b05      	ldr	r3, [pc, #20]	; (8005dbc <std+0x44>)
 8005da8:	6224      	str	r4, [r4, #32]
 8005daa:	6323      	str	r3, [r4, #48]	; 0x30
 8005dac:	bd10      	pop	{r4, pc}
 8005dae:	bf00      	nop
 8005db0:	08006319 	.word	0x08006319
 8005db4:	0800633b 	.word	0x0800633b
 8005db8:	08006373 	.word	0x08006373
 8005dbc:	08006397 	.word	0x08006397

08005dc0 <_cleanup_r>:
 8005dc0:	4901      	ldr	r1, [pc, #4]	; (8005dc8 <_cleanup_r+0x8>)
 8005dc2:	f000 b8af 	b.w	8005f24 <_fwalk_reent>
 8005dc6:	bf00      	nop
 8005dc8:	08006671 	.word	0x08006671

08005dcc <__sfmoreglue>:
 8005dcc:	b570      	push	{r4, r5, r6, lr}
 8005dce:	2268      	movs	r2, #104	; 0x68
 8005dd0:	1e4d      	subs	r5, r1, #1
 8005dd2:	4355      	muls	r5, r2
 8005dd4:	460e      	mov	r6, r1
 8005dd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005dda:	f000 f921 	bl	8006020 <_malloc_r>
 8005dde:	4604      	mov	r4, r0
 8005de0:	b140      	cbz	r0, 8005df4 <__sfmoreglue+0x28>
 8005de2:	2100      	movs	r1, #0
 8005de4:	e9c0 1600 	strd	r1, r6, [r0]
 8005de8:	300c      	adds	r0, #12
 8005dea:	60a0      	str	r0, [r4, #8]
 8005dec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005df0:	f000 f8ed 	bl	8005fce <memset>
 8005df4:	4620      	mov	r0, r4
 8005df6:	bd70      	pop	{r4, r5, r6, pc}

08005df8 <__sfp_lock_acquire>:
 8005df8:	4801      	ldr	r0, [pc, #4]	; (8005e00 <__sfp_lock_acquire+0x8>)
 8005dfa:	f000 b8d8 	b.w	8005fae <__retarget_lock_acquire_recursive>
 8005dfe:	bf00      	nop
 8005e00:	20004ba1 	.word	0x20004ba1

08005e04 <__sfp_lock_release>:
 8005e04:	4801      	ldr	r0, [pc, #4]	; (8005e0c <__sfp_lock_release+0x8>)
 8005e06:	f000 b8d3 	b.w	8005fb0 <__retarget_lock_release_recursive>
 8005e0a:	bf00      	nop
 8005e0c:	20004ba1 	.word	0x20004ba1

08005e10 <__sinit_lock_acquire>:
 8005e10:	4801      	ldr	r0, [pc, #4]	; (8005e18 <__sinit_lock_acquire+0x8>)
 8005e12:	f000 b8cc 	b.w	8005fae <__retarget_lock_acquire_recursive>
 8005e16:	bf00      	nop
 8005e18:	20004ba2 	.word	0x20004ba2

08005e1c <__sinit_lock_release>:
 8005e1c:	4801      	ldr	r0, [pc, #4]	; (8005e24 <__sinit_lock_release+0x8>)
 8005e1e:	f000 b8c7 	b.w	8005fb0 <__retarget_lock_release_recursive>
 8005e22:	bf00      	nop
 8005e24:	20004ba2 	.word	0x20004ba2

08005e28 <__sinit>:
 8005e28:	b510      	push	{r4, lr}
 8005e2a:	4604      	mov	r4, r0
 8005e2c:	f7ff fff0 	bl	8005e10 <__sinit_lock_acquire>
 8005e30:	69a3      	ldr	r3, [r4, #24]
 8005e32:	b11b      	cbz	r3, 8005e3c <__sinit+0x14>
 8005e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e38:	f7ff bff0 	b.w	8005e1c <__sinit_lock_release>
 8005e3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005e40:	6523      	str	r3, [r4, #80]	; 0x50
 8005e42:	4b13      	ldr	r3, [pc, #76]	; (8005e90 <__sinit+0x68>)
 8005e44:	4a13      	ldr	r2, [pc, #76]	; (8005e94 <__sinit+0x6c>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	62a2      	str	r2, [r4, #40]	; 0x28
 8005e4a:	42a3      	cmp	r3, r4
 8005e4c:	bf04      	itt	eq
 8005e4e:	2301      	moveq	r3, #1
 8005e50:	61a3      	streq	r3, [r4, #24]
 8005e52:	4620      	mov	r0, r4
 8005e54:	f000 f820 	bl	8005e98 <__sfp>
 8005e58:	6060      	str	r0, [r4, #4]
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	f000 f81c 	bl	8005e98 <__sfp>
 8005e60:	60a0      	str	r0, [r4, #8]
 8005e62:	4620      	mov	r0, r4
 8005e64:	f000 f818 	bl	8005e98 <__sfp>
 8005e68:	2200      	movs	r2, #0
 8005e6a:	60e0      	str	r0, [r4, #12]
 8005e6c:	2104      	movs	r1, #4
 8005e6e:	6860      	ldr	r0, [r4, #4]
 8005e70:	f7ff ff82 	bl	8005d78 <std>
 8005e74:	68a0      	ldr	r0, [r4, #8]
 8005e76:	2201      	movs	r2, #1
 8005e78:	2109      	movs	r1, #9
 8005e7a:	f7ff ff7d 	bl	8005d78 <std>
 8005e7e:	68e0      	ldr	r0, [r4, #12]
 8005e80:	2202      	movs	r2, #2
 8005e82:	2112      	movs	r1, #18
 8005e84:	f7ff ff78 	bl	8005d78 <std>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	61a3      	str	r3, [r4, #24]
 8005e8c:	e7d2      	b.n	8005e34 <__sinit+0xc>
 8005e8e:	bf00      	nop
 8005e90:	08007004 	.word	0x08007004
 8005e94:	08005dc1 	.word	0x08005dc1

08005e98 <__sfp>:
 8005e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9a:	4607      	mov	r7, r0
 8005e9c:	f7ff ffac 	bl	8005df8 <__sfp_lock_acquire>
 8005ea0:	4b1e      	ldr	r3, [pc, #120]	; (8005f1c <__sfp+0x84>)
 8005ea2:	681e      	ldr	r6, [r3, #0]
 8005ea4:	69b3      	ldr	r3, [r6, #24]
 8005ea6:	b913      	cbnz	r3, 8005eae <__sfp+0x16>
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f7ff ffbd 	bl	8005e28 <__sinit>
 8005eae:	3648      	adds	r6, #72	; 0x48
 8005eb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	d503      	bpl.n	8005ec0 <__sfp+0x28>
 8005eb8:	6833      	ldr	r3, [r6, #0]
 8005eba:	b30b      	cbz	r3, 8005f00 <__sfp+0x68>
 8005ebc:	6836      	ldr	r6, [r6, #0]
 8005ebe:	e7f7      	b.n	8005eb0 <__sfp+0x18>
 8005ec0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ec4:	b9d5      	cbnz	r5, 8005efc <__sfp+0x64>
 8005ec6:	4b16      	ldr	r3, [pc, #88]	; (8005f20 <__sfp+0x88>)
 8005ec8:	60e3      	str	r3, [r4, #12]
 8005eca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ece:	6665      	str	r5, [r4, #100]	; 0x64
 8005ed0:	f000 f86c 	bl	8005fac <__retarget_lock_init_recursive>
 8005ed4:	f7ff ff96 	bl	8005e04 <__sfp_lock_release>
 8005ed8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005edc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005ee0:	6025      	str	r5, [r4, #0]
 8005ee2:	61a5      	str	r5, [r4, #24]
 8005ee4:	2208      	movs	r2, #8
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005eec:	f000 f86f 	bl	8005fce <memset>
 8005ef0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ef4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ef8:	4620      	mov	r0, r4
 8005efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005efc:	3468      	adds	r4, #104	; 0x68
 8005efe:	e7d9      	b.n	8005eb4 <__sfp+0x1c>
 8005f00:	2104      	movs	r1, #4
 8005f02:	4638      	mov	r0, r7
 8005f04:	f7ff ff62 	bl	8005dcc <__sfmoreglue>
 8005f08:	4604      	mov	r4, r0
 8005f0a:	6030      	str	r0, [r6, #0]
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	d1d5      	bne.n	8005ebc <__sfp+0x24>
 8005f10:	f7ff ff78 	bl	8005e04 <__sfp_lock_release>
 8005f14:	230c      	movs	r3, #12
 8005f16:	603b      	str	r3, [r7, #0]
 8005f18:	e7ee      	b.n	8005ef8 <__sfp+0x60>
 8005f1a:	bf00      	nop
 8005f1c:	08007004 	.word	0x08007004
 8005f20:	ffff0001 	.word	0xffff0001

08005f24 <_fwalk_reent>:
 8005f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f28:	4606      	mov	r6, r0
 8005f2a:	4688      	mov	r8, r1
 8005f2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005f30:	2700      	movs	r7, #0
 8005f32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f36:	f1b9 0901 	subs.w	r9, r9, #1
 8005f3a:	d505      	bpl.n	8005f48 <_fwalk_reent+0x24>
 8005f3c:	6824      	ldr	r4, [r4, #0]
 8005f3e:	2c00      	cmp	r4, #0
 8005f40:	d1f7      	bne.n	8005f32 <_fwalk_reent+0xe>
 8005f42:	4638      	mov	r0, r7
 8005f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f48:	89ab      	ldrh	r3, [r5, #12]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d907      	bls.n	8005f5e <_fwalk_reent+0x3a>
 8005f4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f52:	3301      	adds	r3, #1
 8005f54:	d003      	beq.n	8005f5e <_fwalk_reent+0x3a>
 8005f56:	4629      	mov	r1, r5
 8005f58:	4630      	mov	r0, r6
 8005f5a:	47c0      	blx	r8
 8005f5c:	4307      	orrs	r7, r0
 8005f5e:	3568      	adds	r5, #104	; 0x68
 8005f60:	e7e9      	b.n	8005f36 <_fwalk_reent+0x12>
	...

08005f64 <__libc_init_array>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	4d0d      	ldr	r5, [pc, #52]	; (8005f9c <__libc_init_array+0x38>)
 8005f68:	4c0d      	ldr	r4, [pc, #52]	; (8005fa0 <__libc_init_array+0x3c>)
 8005f6a:	1b64      	subs	r4, r4, r5
 8005f6c:	10a4      	asrs	r4, r4, #2
 8005f6e:	2600      	movs	r6, #0
 8005f70:	42a6      	cmp	r6, r4
 8005f72:	d109      	bne.n	8005f88 <__libc_init_array+0x24>
 8005f74:	4d0b      	ldr	r5, [pc, #44]	; (8005fa4 <__libc_init_array+0x40>)
 8005f76:	4c0c      	ldr	r4, [pc, #48]	; (8005fa8 <__libc_init_array+0x44>)
 8005f78:	f000 ffa8 	bl	8006ecc <_init>
 8005f7c:	1b64      	subs	r4, r4, r5
 8005f7e:	10a4      	asrs	r4, r4, #2
 8005f80:	2600      	movs	r6, #0
 8005f82:	42a6      	cmp	r6, r4
 8005f84:	d105      	bne.n	8005f92 <__libc_init_array+0x2e>
 8005f86:	bd70      	pop	{r4, r5, r6, pc}
 8005f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f8c:	4798      	blx	r3
 8005f8e:	3601      	adds	r6, #1
 8005f90:	e7ee      	b.n	8005f70 <__libc_init_array+0xc>
 8005f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f96:	4798      	blx	r3
 8005f98:	3601      	adds	r6, #1
 8005f9a:	e7f2      	b.n	8005f82 <__libc_init_array+0x1e>
 8005f9c:	08007044 	.word	0x08007044
 8005fa0:	08007044 	.word	0x08007044
 8005fa4:	08007044 	.word	0x08007044
 8005fa8:	08007048 	.word	0x08007048

08005fac <__retarget_lock_init_recursive>:
 8005fac:	4770      	bx	lr

08005fae <__retarget_lock_acquire_recursive>:
 8005fae:	4770      	bx	lr

08005fb0 <__retarget_lock_release_recursive>:
 8005fb0:	4770      	bx	lr

08005fb2 <memcpy>:
 8005fb2:	440a      	add	r2, r1
 8005fb4:	4291      	cmp	r1, r2
 8005fb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fba:	d100      	bne.n	8005fbe <memcpy+0xc>
 8005fbc:	4770      	bx	lr
 8005fbe:	b510      	push	{r4, lr}
 8005fc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fc8:	4291      	cmp	r1, r2
 8005fca:	d1f9      	bne.n	8005fc0 <memcpy+0xe>
 8005fcc:	bd10      	pop	{r4, pc}

08005fce <memset>:
 8005fce:	4402      	add	r2, r0
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d100      	bne.n	8005fd8 <memset+0xa>
 8005fd6:	4770      	bx	lr
 8005fd8:	f803 1b01 	strb.w	r1, [r3], #1
 8005fdc:	e7f9      	b.n	8005fd2 <memset+0x4>
	...

08005fe0 <sbrk_aligned>:
 8005fe0:	b570      	push	{r4, r5, r6, lr}
 8005fe2:	4e0e      	ldr	r6, [pc, #56]	; (800601c <sbrk_aligned+0x3c>)
 8005fe4:	460c      	mov	r4, r1
 8005fe6:	6831      	ldr	r1, [r6, #0]
 8005fe8:	4605      	mov	r5, r0
 8005fea:	b911      	cbnz	r1, 8005ff2 <sbrk_aligned+0x12>
 8005fec:	f000 f984 	bl	80062f8 <_sbrk_r>
 8005ff0:	6030      	str	r0, [r6, #0]
 8005ff2:	4621      	mov	r1, r4
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	f000 f97f 	bl	80062f8 <_sbrk_r>
 8005ffa:	1c43      	adds	r3, r0, #1
 8005ffc:	d00a      	beq.n	8006014 <sbrk_aligned+0x34>
 8005ffe:	1cc4      	adds	r4, r0, #3
 8006000:	f024 0403 	bic.w	r4, r4, #3
 8006004:	42a0      	cmp	r0, r4
 8006006:	d007      	beq.n	8006018 <sbrk_aligned+0x38>
 8006008:	1a21      	subs	r1, r4, r0
 800600a:	4628      	mov	r0, r5
 800600c:	f000 f974 	bl	80062f8 <_sbrk_r>
 8006010:	3001      	adds	r0, #1
 8006012:	d101      	bne.n	8006018 <sbrk_aligned+0x38>
 8006014:	f04f 34ff 	mov.w	r4, #4294967295
 8006018:	4620      	mov	r0, r4
 800601a:	bd70      	pop	{r4, r5, r6, pc}
 800601c:	20004ba8 	.word	0x20004ba8

08006020 <_malloc_r>:
 8006020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006024:	1ccd      	adds	r5, r1, #3
 8006026:	f025 0503 	bic.w	r5, r5, #3
 800602a:	3508      	adds	r5, #8
 800602c:	2d0c      	cmp	r5, #12
 800602e:	bf38      	it	cc
 8006030:	250c      	movcc	r5, #12
 8006032:	2d00      	cmp	r5, #0
 8006034:	4607      	mov	r7, r0
 8006036:	db01      	blt.n	800603c <_malloc_r+0x1c>
 8006038:	42a9      	cmp	r1, r5
 800603a:	d905      	bls.n	8006048 <_malloc_r+0x28>
 800603c:	230c      	movs	r3, #12
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	2600      	movs	r6, #0
 8006042:	4630      	mov	r0, r6
 8006044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006048:	4e2e      	ldr	r6, [pc, #184]	; (8006104 <_malloc_r+0xe4>)
 800604a:	f000 fbc5 	bl	80067d8 <__malloc_lock>
 800604e:	6833      	ldr	r3, [r6, #0]
 8006050:	461c      	mov	r4, r3
 8006052:	bb34      	cbnz	r4, 80060a2 <_malloc_r+0x82>
 8006054:	4629      	mov	r1, r5
 8006056:	4638      	mov	r0, r7
 8006058:	f7ff ffc2 	bl	8005fe0 <sbrk_aligned>
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	4604      	mov	r4, r0
 8006060:	d14d      	bne.n	80060fe <_malloc_r+0xde>
 8006062:	6834      	ldr	r4, [r6, #0]
 8006064:	4626      	mov	r6, r4
 8006066:	2e00      	cmp	r6, #0
 8006068:	d140      	bne.n	80060ec <_malloc_r+0xcc>
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	4631      	mov	r1, r6
 800606e:	4638      	mov	r0, r7
 8006070:	eb04 0803 	add.w	r8, r4, r3
 8006074:	f000 f940 	bl	80062f8 <_sbrk_r>
 8006078:	4580      	cmp	r8, r0
 800607a:	d13a      	bne.n	80060f2 <_malloc_r+0xd2>
 800607c:	6821      	ldr	r1, [r4, #0]
 800607e:	3503      	adds	r5, #3
 8006080:	1a6d      	subs	r5, r5, r1
 8006082:	f025 0503 	bic.w	r5, r5, #3
 8006086:	3508      	adds	r5, #8
 8006088:	2d0c      	cmp	r5, #12
 800608a:	bf38      	it	cc
 800608c:	250c      	movcc	r5, #12
 800608e:	4629      	mov	r1, r5
 8006090:	4638      	mov	r0, r7
 8006092:	f7ff ffa5 	bl	8005fe0 <sbrk_aligned>
 8006096:	3001      	adds	r0, #1
 8006098:	d02b      	beq.n	80060f2 <_malloc_r+0xd2>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	442b      	add	r3, r5
 800609e:	6023      	str	r3, [r4, #0]
 80060a0:	e00e      	b.n	80060c0 <_malloc_r+0xa0>
 80060a2:	6822      	ldr	r2, [r4, #0]
 80060a4:	1b52      	subs	r2, r2, r5
 80060a6:	d41e      	bmi.n	80060e6 <_malloc_r+0xc6>
 80060a8:	2a0b      	cmp	r2, #11
 80060aa:	d916      	bls.n	80060da <_malloc_r+0xba>
 80060ac:	1961      	adds	r1, r4, r5
 80060ae:	42a3      	cmp	r3, r4
 80060b0:	6025      	str	r5, [r4, #0]
 80060b2:	bf18      	it	ne
 80060b4:	6059      	strne	r1, [r3, #4]
 80060b6:	6863      	ldr	r3, [r4, #4]
 80060b8:	bf08      	it	eq
 80060ba:	6031      	streq	r1, [r6, #0]
 80060bc:	5162      	str	r2, [r4, r5]
 80060be:	604b      	str	r3, [r1, #4]
 80060c0:	4638      	mov	r0, r7
 80060c2:	f104 060b 	add.w	r6, r4, #11
 80060c6:	f000 fb8d 	bl	80067e4 <__malloc_unlock>
 80060ca:	f026 0607 	bic.w	r6, r6, #7
 80060ce:	1d23      	adds	r3, r4, #4
 80060d0:	1af2      	subs	r2, r6, r3
 80060d2:	d0b6      	beq.n	8006042 <_malloc_r+0x22>
 80060d4:	1b9b      	subs	r3, r3, r6
 80060d6:	50a3      	str	r3, [r4, r2]
 80060d8:	e7b3      	b.n	8006042 <_malloc_r+0x22>
 80060da:	6862      	ldr	r2, [r4, #4]
 80060dc:	42a3      	cmp	r3, r4
 80060de:	bf0c      	ite	eq
 80060e0:	6032      	streq	r2, [r6, #0]
 80060e2:	605a      	strne	r2, [r3, #4]
 80060e4:	e7ec      	b.n	80060c0 <_malloc_r+0xa0>
 80060e6:	4623      	mov	r3, r4
 80060e8:	6864      	ldr	r4, [r4, #4]
 80060ea:	e7b2      	b.n	8006052 <_malloc_r+0x32>
 80060ec:	4634      	mov	r4, r6
 80060ee:	6876      	ldr	r6, [r6, #4]
 80060f0:	e7b9      	b.n	8006066 <_malloc_r+0x46>
 80060f2:	230c      	movs	r3, #12
 80060f4:	603b      	str	r3, [r7, #0]
 80060f6:	4638      	mov	r0, r7
 80060f8:	f000 fb74 	bl	80067e4 <__malloc_unlock>
 80060fc:	e7a1      	b.n	8006042 <_malloc_r+0x22>
 80060fe:	6025      	str	r5, [r4, #0]
 8006100:	e7de      	b.n	80060c0 <_malloc_r+0xa0>
 8006102:	bf00      	nop
 8006104:	20004ba4 	.word	0x20004ba4

08006108 <iprintf>:
 8006108:	b40f      	push	{r0, r1, r2, r3}
 800610a:	4b0a      	ldr	r3, [pc, #40]	; (8006134 <iprintf+0x2c>)
 800610c:	b513      	push	{r0, r1, r4, lr}
 800610e:	681c      	ldr	r4, [r3, #0]
 8006110:	b124      	cbz	r4, 800611c <iprintf+0x14>
 8006112:	69a3      	ldr	r3, [r4, #24]
 8006114:	b913      	cbnz	r3, 800611c <iprintf+0x14>
 8006116:	4620      	mov	r0, r4
 8006118:	f7ff fe86 	bl	8005e28 <__sinit>
 800611c:	ab05      	add	r3, sp, #20
 800611e:	9a04      	ldr	r2, [sp, #16]
 8006120:	68a1      	ldr	r1, [r4, #8]
 8006122:	9301      	str	r3, [sp, #4]
 8006124:	4620      	mov	r0, r4
 8006126:	f000 fbd9 	bl	80068dc <_vfiprintf_r>
 800612a:	b002      	add	sp, #8
 800612c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006130:	b004      	add	sp, #16
 8006132:	4770      	bx	lr
 8006134:	20000010 	.word	0x20000010

08006138 <_puts_r>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	460e      	mov	r6, r1
 800613c:	4605      	mov	r5, r0
 800613e:	b118      	cbz	r0, 8006148 <_puts_r+0x10>
 8006140:	6983      	ldr	r3, [r0, #24]
 8006142:	b90b      	cbnz	r3, 8006148 <_puts_r+0x10>
 8006144:	f7ff fe70 	bl	8005e28 <__sinit>
 8006148:	69ab      	ldr	r3, [r5, #24]
 800614a:	68ac      	ldr	r4, [r5, #8]
 800614c:	b913      	cbnz	r3, 8006154 <_puts_r+0x1c>
 800614e:	4628      	mov	r0, r5
 8006150:	f7ff fe6a 	bl	8005e28 <__sinit>
 8006154:	4b2c      	ldr	r3, [pc, #176]	; (8006208 <_puts_r+0xd0>)
 8006156:	429c      	cmp	r4, r3
 8006158:	d120      	bne.n	800619c <_puts_r+0x64>
 800615a:	686c      	ldr	r4, [r5, #4]
 800615c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800615e:	07db      	lsls	r3, r3, #31
 8006160:	d405      	bmi.n	800616e <_puts_r+0x36>
 8006162:	89a3      	ldrh	r3, [r4, #12]
 8006164:	0598      	lsls	r0, r3, #22
 8006166:	d402      	bmi.n	800616e <_puts_r+0x36>
 8006168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800616a:	f7ff ff20 	bl	8005fae <__retarget_lock_acquire_recursive>
 800616e:	89a3      	ldrh	r3, [r4, #12]
 8006170:	0719      	lsls	r1, r3, #28
 8006172:	d51d      	bpl.n	80061b0 <_puts_r+0x78>
 8006174:	6923      	ldr	r3, [r4, #16]
 8006176:	b1db      	cbz	r3, 80061b0 <_puts_r+0x78>
 8006178:	3e01      	subs	r6, #1
 800617a:	68a3      	ldr	r3, [r4, #8]
 800617c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006180:	3b01      	subs	r3, #1
 8006182:	60a3      	str	r3, [r4, #8]
 8006184:	bb39      	cbnz	r1, 80061d6 <_puts_r+0x9e>
 8006186:	2b00      	cmp	r3, #0
 8006188:	da38      	bge.n	80061fc <_puts_r+0xc4>
 800618a:	4622      	mov	r2, r4
 800618c:	210a      	movs	r1, #10
 800618e:	4628      	mov	r0, r5
 8006190:	f000 f906 	bl	80063a0 <__swbuf_r>
 8006194:	3001      	adds	r0, #1
 8006196:	d011      	beq.n	80061bc <_puts_r+0x84>
 8006198:	250a      	movs	r5, #10
 800619a:	e011      	b.n	80061c0 <_puts_r+0x88>
 800619c:	4b1b      	ldr	r3, [pc, #108]	; (800620c <_puts_r+0xd4>)
 800619e:	429c      	cmp	r4, r3
 80061a0:	d101      	bne.n	80061a6 <_puts_r+0x6e>
 80061a2:	68ac      	ldr	r4, [r5, #8]
 80061a4:	e7da      	b.n	800615c <_puts_r+0x24>
 80061a6:	4b1a      	ldr	r3, [pc, #104]	; (8006210 <_puts_r+0xd8>)
 80061a8:	429c      	cmp	r4, r3
 80061aa:	bf08      	it	eq
 80061ac:	68ec      	ldreq	r4, [r5, #12]
 80061ae:	e7d5      	b.n	800615c <_puts_r+0x24>
 80061b0:	4621      	mov	r1, r4
 80061b2:	4628      	mov	r0, r5
 80061b4:	f000 f958 	bl	8006468 <__swsetup_r>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d0dd      	beq.n	8006178 <_puts_r+0x40>
 80061bc:	f04f 35ff 	mov.w	r5, #4294967295
 80061c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061c2:	07da      	lsls	r2, r3, #31
 80061c4:	d405      	bmi.n	80061d2 <_puts_r+0x9a>
 80061c6:	89a3      	ldrh	r3, [r4, #12]
 80061c8:	059b      	lsls	r3, r3, #22
 80061ca:	d402      	bmi.n	80061d2 <_puts_r+0x9a>
 80061cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061ce:	f7ff feef 	bl	8005fb0 <__retarget_lock_release_recursive>
 80061d2:	4628      	mov	r0, r5
 80061d4:	bd70      	pop	{r4, r5, r6, pc}
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	da04      	bge.n	80061e4 <_puts_r+0xac>
 80061da:	69a2      	ldr	r2, [r4, #24]
 80061dc:	429a      	cmp	r2, r3
 80061de:	dc06      	bgt.n	80061ee <_puts_r+0xb6>
 80061e0:	290a      	cmp	r1, #10
 80061e2:	d004      	beq.n	80061ee <_puts_r+0xb6>
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	1c5a      	adds	r2, r3, #1
 80061e8:	6022      	str	r2, [r4, #0]
 80061ea:	7019      	strb	r1, [r3, #0]
 80061ec:	e7c5      	b.n	800617a <_puts_r+0x42>
 80061ee:	4622      	mov	r2, r4
 80061f0:	4628      	mov	r0, r5
 80061f2:	f000 f8d5 	bl	80063a0 <__swbuf_r>
 80061f6:	3001      	adds	r0, #1
 80061f8:	d1bf      	bne.n	800617a <_puts_r+0x42>
 80061fa:	e7df      	b.n	80061bc <_puts_r+0x84>
 80061fc:	6823      	ldr	r3, [r4, #0]
 80061fe:	250a      	movs	r5, #10
 8006200:	1c5a      	adds	r2, r3, #1
 8006202:	6022      	str	r2, [r4, #0]
 8006204:	701d      	strb	r5, [r3, #0]
 8006206:	e7db      	b.n	80061c0 <_puts_r+0x88>
 8006208:	08006fc4 	.word	0x08006fc4
 800620c:	08006fe4 	.word	0x08006fe4
 8006210:	08006fa4 	.word	0x08006fa4

08006214 <puts>:
 8006214:	4b02      	ldr	r3, [pc, #8]	; (8006220 <puts+0xc>)
 8006216:	4601      	mov	r1, r0
 8006218:	6818      	ldr	r0, [r3, #0]
 800621a:	f7ff bf8d 	b.w	8006138 <_puts_r>
 800621e:	bf00      	nop
 8006220:	20000010 	.word	0x20000010

08006224 <cleanup_glue>:
 8006224:	b538      	push	{r3, r4, r5, lr}
 8006226:	460c      	mov	r4, r1
 8006228:	6809      	ldr	r1, [r1, #0]
 800622a:	4605      	mov	r5, r0
 800622c:	b109      	cbz	r1, 8006232 <cleanup_glue+0xe>
 800622e:	f7ff fff9 	bl	8006224 <cleanup_glue>
 8006232:	4621      	mov	r1, r4
 8006234:	4628      	mov	r0, r5
 8006236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800623a:	f000 bad9 	b.w	80067f0 <_free_r>
	...

08006240 <_reclaim_reent>:
 8006240:	4b2c      	ldr	r3, [pc, #176]	; (80062f4 <_reclaim_reent+0xb4>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4283      	cmp	r3, r0
 8006246:	b570      	push	{r4, r5, r6, lr}
 8006248:	4604      	mov	r4, r0
 800624a:	d051      	beq.n	80062f0 <_reclaim_reent+0xb0>
 800624c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800624e:	b143      	cbz	r3, 8006262 <_reclaim_reent+0x22>
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d14a      	bne.n	80062ec <_reclaim_reent+0xac>
 8006256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006258:	6819      	ldr	r1, [r3, #0]
 800625a:	b111      	cbz	r1, 8006262 <_reclaim_reent+0x22>
 800625c:	4620      	mov	r0, r4
 800625e:	f000 fac7 	bl	80067f0 <_free_r>
 8006262:	6961      	ldr	r1, [r4, #20]
 8006264:	b111      	cbz	r1, 800626c <_reclaim_reent+0x2c>
 8006266:	4620      	mov	r0, r4
 8006268:	f000 fac2 	bl	80067f0 <_free_r>
 800626c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800626e:	b111      	cbz	r1, 8006276 <_reclaim_reent+0x36>
 8006270:	4620      	mov	r0, r4
 8006272:	f000 fabd 	bl	80067f0 <_free_r>
 8006276:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006278:	b111      	cbz	r1, 8006280 <_reclaim_reent+0x40>
 800627a:	4620      	mov	r0, r4
 800627c:	f000 fab8 	bl	80067f0 <_free_r>
 8006280:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006282:	b111      	cbz	r1, 800628a <_reclaim_reent+0x4a>
 8006284:	4620      	mov	r0, r4
 8006286:	f000 fab3 	bl	80067f0 <_free_r>
 800628a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800628c:	b111      	cbz	r1, 8006294 <_reclaim_reent+0x54>
 800628e:	4620      	mov	r0, r4
 8006290:	f000 faae 	bl	80067f0 <_free_r>
 8006294:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006296:	b111      	cbz	r1, 800629e <_reclaim_reent+0x5e>
 8006298:	4620      	mov	r0, r4
 800629a:	f000 faa9 	bl	80067f0 <_free_r>
 800629e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80062a0:	b111      	cbz	r1, 80062a8 <_reclaim_reent+0x68>
 80062a2:	4620      	mov	r0, r4
 80062a4:	f000 faa4 	bl	80067f0 <_free_r>
 80062a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062aa:	b111      	cbz	r1, 80062b2 <_reclaim_reent+0x72>
 80062ac:	4620      	mov	r0, r4
 80062ae:	f000 fa9f 	bl	80067f0 <_free_r>
 80062b2:	69a3      	ldr	r3, [r4, #24]
 80062b4:	b1e3      	cbz	r3, 80062f0 <_reclaim_reent+0xb0>
 80062b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80062b8:	4620      	mov	r0, r4
 80062ba:	4798      	blx	r3
 80062bc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80062be:	b1b9      	cbz	r1, 80062f0 <_reclaim_reent+0xb0>
 80062c0:	4620      	mov	r0, r4
 80062c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80062c6:	f7ff bfad 	b.w	8006224 <cleanup_glue>
 80062ca:	5949      	ldr	r1, [r1, r5]
 80062cc:	b941      	cbnz	r1, 80062e0 <_reclaim_reent+0xa0>
 80062ce:	3504      	adds	r5, #4
 80062d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062d2:	2d80      	cmp	r5, #128	; 0x80
 80062d4:	68d9      	ldr	r1, [r3, #12]
 80062d6:	d1f8      	bne.n	80062ca <_reclaim_reent+0x8a>
 80062d8:	4620      	mov	r0, r4
 80062da:	f000 fa89 	bl	80067f0 <_free_r>
 80062de:	e7ba      	b.n	8006256 <_reclaim_reent+0x16>
 80062e0:	680e      	ldr	r6, [r1, #0]
 80062e2:	4620      	mov	r0, r4
 80062e4:	f000 fa84 	bl	80067f0 <_free_r>
 80062e8:	4631      	mov	r1, r6
 80062ea:	e7ef      	b.n	80062cc <_reclaim_reent+0x8c>
 80062ec:	2500      	movs	r5, #0
 80062ee:	e7ef      	b.n	80062d0 <_reclaim_reent+0x90>
 80062f0:	bd70      	pop	{r4, r5, r6, pc}
 80062f2:	bf00      	nop
 80062f4:	20000010 	.word	0x20000010

080062f8 <_sbrk_r>:
 80062f8:	b538      	push	{r3, r4, r5, lr}
 80062fa:	4d06      	ldr	r5, [pc, #24]	; (8006314 <_sbrk_r+0x1c>)
 80062fc:	2300      	movs	r3, #0
 80062fe:	4604      	mov	r4, r0
 8006300:	4608      	mov	r0, r1
 8006302:	602b      	str	r3, [r5, #0]
 8006304:	f7fa fc6a 	bl	8000bdc <_sbrk>
 8006308:	1c43      	adds	r3, r0, #1
 800630a:	d102      	bne.n	8006312 <_sbrk_r+0x1a>
 800630c:	682b      	ldr	r3, [r5, #0]
 800630e:	b103      	cbz	r3, 8006312 <_sbrk_r+0x1a>
 8006310:	6023      	str	r3, [r4, #0]
 8006312:	bd38      	pop	{r3, r4, r5, pc}
 8006314:	20004bac 	.word	0x20004bac

08006318 <__sread>:
 8006318:	b510      	push	{r4, lr}
 800631a:	460c      	mov	r4, r1
 800631c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006320:	f000 fda0 	bl	8006e64 <_read_r>
 8006324:	2800      	cmp	r0, #0
 8006326:	bfab      	itete	ge
 8006328:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800632a:	89a3      	ldrhlt	r3, [r4, #12]
 800632c:	181b      	addge	r3, r3, r0
 800632e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006332:	bfac      	ite	ge
 8006334:	6563      	strge	r3, [r4, #84]	; 0x54
 8006336:	81a3      	strhlt	r3, [r4, #12]
 8006338:	bd10      	pop	{r4, pc}

0800633a <__swrite>:
 800633a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800633e:	461f      	mov	r7, r3
 8006340:	898b      	ldrh	r3, [r1, #12]
 8006342:	05db      	lsls	r3, r3, #23
 8006344:	4605      	mov	r5, r0
 8006346:	460c      	mov	r4, r1
 8006348:	4616      	mov	r6, r2
 800634a:	d505      	bpl.n	8006358 <__swrite+0x1e>
 800634c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006350:	2302      	movs	r3, #2
 8006352:	2200      	movs	r2, #0
 8006354:	f000 f9c8 	bl	80066e8 <_lseek_r>
 8006358:	89a3      	ldrh	r3, [r4, #12]
 800635a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800635e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006362:	81a3      	strh	r3, [r4, #12]
 8006364:	4632      	mov	r2, r6
 8006366:	463b      	mov	r3, r7
 8006368:	4628      	mov	r0, r5
 800636a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800636e:	f000 b869 	b.w	8006444 <_write_r>

08006372 <__sseek>:
 8006372:	b510      	push	{r4, lr}
 8006374:	460c      	mov	r4, r1
 8006376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800637a:	f000 f9b5 	bl	80066e8 <_lseek_r>
 800637e:	1c43      	adds	r3, r0, #1
 8006380:	89a3      	ldrh	r3, [r4, #12]
 8006382:	bf15      	itete	ne
 8006384:	6560      	strne	r0, [r4, #84]	; 0x54
 8006386:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800638a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800638e:	81a3      	strheq	r3, [r4, #12]
 8006390:	bf18      	it	ne
 8006392:	81a3      	strhne	r3, [r4, #12]
 8006394:	bd10      	pop	{r4, pc}

08006396 <__sclose>:
 8006396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800639a:	f000 b8d3 	b.w	8006544 <_close_r>
	...

080063a0 <__swbuf_r>:
 80063a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063a2:	460e      	mov	r6, r1
 80063a4:	4614      	mov	r4, r2
 80063a6:	4605      	mov	r5, r0
 80063a8:	b118      	cbz	r0, 80063b2 <__swbuf_r+0x12>
 80063aa:	6983      	ldr	r3, [r0, #24]
 80063ac:	b90b      	cbnz	r3, 80063b2 <__swbuf_r+0x12>
 80063ae:	f7ff fd3b 	bl	8005e28 <__sinit>
 80063b2:	4b21      	ldr	r3, [pc, #132]	; (8006438 <__swbuf_r+0x98>)
 80063b4:	429c      	cmp	r4, r3
 80063b6:	d12b      	bne.n	8006410 <__swbuf_r+0x70>
 80063b8:	686c      	ldr	r4, [r5, #4]
 80063ba:	69a3      	ldr	r3, [r4, #24]
 80063bc:	60a3      	str	r3, [r4, #8]
 80063be:	89a3      	ldrh	r3, [r4, #12]
 80063c0:	071a      	lsls	r2, r3, #28
 80063c2:	d52f      	bpl.n	8006424 <__swbuf_r+0x84>
 80063c4:	6923      	ldr	r3, [r4, #16]
 80063c6:	b36b      	cbz	r3, 8006424 <__swbuf_r+0x84>
 80063c8:	6923      	ldr	r3, [r4, #16]
 80063ca:	6820      	ldr	r0, [r4, #0]
 80063cc:	1ac0      	subs	r0, r0, r3
 80063ce:	6963      	ldr	r3, [r4, #20]
 80063d0:	b2f6      	uxtb	r6, r6
 80063d2:	4283      	cmp	r3, r0
 80063d4:	4637      	mov	r7, r6
 80063d6:	dc04      	bgt.n	80063e2 <__swbuf_r+0x42>
 80063d8:	4621      	mov	r1, r4
 80063da:	4628      	mov	r0, r5
 80063dc:	f000 f948 	bl	8006670 <_fflush_r>
 80063e0:	bb30      	cbnz	r0, 8006430 <__swbuf_r+0x90>
 80063e2:	68a3      	ldr	r3, [r4, #8]
 80063e4:	3b01      	subs	r3, #1
 80063e6:	60a3      	str	r3, [r4, #8]
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	6022      	str	r2, [r4, #0]
 80063ee:	701e      	strb	r6, [r3, #0]
 80063f0:	6963      	ldr	r3, [r4, #20]
 80063f2:	3001      	adds	r0, #1
 80063f4:	4283      	cmp	r3, r0
 80063f6:	d004      	beq.n	8006402 <__swbuf_r+0x62>
 80063f8:	89a3      	ldrh	r3, [r4, #12]
 80063fa:	07db      	lsls	r3, r3, #31
 80063fc:	d506      	bpl.n	800640c <__swbuf_r+0x6c>
 80063fe:	2e0a      	cmp	r6, #10
 8006400:	d104      	bne.n	800640c <__swbuf_r+0x6c>
 8006402:	4621      	mov	r1, r4
 8006404:	4628      	mov	r0, r5
 8006406:	f000 f933 	bl	8006670 <_fflush_r>
 800640a:	b988      	cbnz	r0, 8006430 <__swbuf_r+0x90>
 800640c:	4638      	mov	r0, r7
 800640e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006410:	4b0a      	ldr	r3, [pc, #40]	; (800643c <__swbuf_r+0x9c>)
 8006412:	429c      	cmp	r4, r3
 8006414:	d101      	bne.n	800641a <__swbuf_r+0x7a>
 8006416:	68ac      	ldr	r4, [r5, #8]
 8006418:	e7cf      	b.n	80063ba <__swbuf_r+0x1a>
 800641a:	4b09      	ldr	r3, [pc, #36]	; (8006440 <__swbuf_r+0xa0>)
 800641c:	429c      	cmp	r4, r3
 800641e:	bf08      	it	eq
 8006420:	68ec      	ldreq	r4, [r5, #12]
 8006422:	e7ca      	b.n	80063ba <__swbuf_r+0x1a>
 8006424:	4621      	mov	r1, r4
 8006426:	4628      	mov	r0, r5
 8006428:	f000 f81e 	bl	8006468 <__swsetup_r>
 800642c:	2800      	cmp	r0, #0
 800642e:	d0cb      	beq.n	80063c8 <__swbuf_r+0x28>
 8006430:	f04f 37ff 	mov.w	r7, #4294967295
 8006434:	e7ea      	b.n	800640c <__swbuf_r+0x6c>
 8006436:	bf00      	nop
 8006438:	08006fc4 	.word	0x08006fc4
 800643c:	08006fe4 	.word	0x08006fe4
 8006440:	08006fa4 	.word	0x08006fa4

08006444 <_write_r>:
 8006444:	b538      	push	{r3, r4, r5, lr}
 8006446:	4d07      	ldr	r5, [pc, #28]	; (8006464 <_write_r+0x20>)
 8006448:	4604      	mov	r4, r0
 800644a:	4608      	mov	r0, r1
 800644c:	4611      	mov	r1, r2
 800644e:	2200      	movs	r2, #0
 8006450:	602a      	str	r2, [r5, #0]
 8006452:	461a      	mov	r2, r3
 8006454:	f7fa fc0a 	bl	8000c6c <_write>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_write_r+0x1e>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	b103      	cbz	r3, 8006462 <_write_r+0x1e>
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	20004bac 	.word	0x20004bac

08006468 <__swsetup_r>:
 8006468:	4b32      	ldr	r3, [pc, #200]	; (8006534 <__swsetup_r+0xcc>)
 800646a:	b570      	push	{r4, r5, r6, lr}
 800646c:	681d      	ldr	r5, [r3, #0]
 800646e:	4606      	mov	r6, r0
 8006470:	460c      	mov	r4, r1
 8006472:	b125      	cbz	r5, 800647e <__swsetup_r+0x16>
 8006474:	69ab      	ldr	r3, [r5, #24]
 8006476:	b913      	cbnz	r3, 800647e <__swsetup_r+0x16>
 8006478:	4628      	mov	r0, r5
 800647a:	f7ff fcd5 	bl	8005e28 <__sinit>
 800647e:	4b2e      	ldr	r3, [pc, #184]	; (8006538 <__swsetup_r+0xd0>)
 8006480:	429c      	cmp	r4, r3
 8006482:	d10f      	bne.n	80064a4 <__swsetup_r+0x3c>
 8006484:	686c      	ldr	r4, [r5, #4]
 8006486:	89a3      	ldrh	r3, [r4, #12]
 8006488:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800648c:	0719      	lsls	r1, r3, #28
 800648e:	d42c      	bmi.n	80064ea <__swsetup_r+0x82>
 8006490:	06dd      	lsls	r5, r3, #27
 8006492:	d411      	bmi.n	80064b8 <__swsetup_r+0x50>
 8006494:	2309      	movs	r3, #9
 8006496:	6033      	str	r3, [r6, #0]
 8006498:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800649c:	81a3      	strh	r3, [r4, #12]
 800649e:	f04f 30ff 	mov.w	r0, #4294967295
 80064a2:	e03e      	b.n	8006522 <__swsetup_r+0xba>
 80064a4:	4b25      	ldr	r3, [pc, #148]	; (800653c <__swsetup_r+0xd4>)
 80064a6:	429c      	cmp	r4, r3
 80064a8:	d101      	bne.n	80064ae <__swsetup_r+0x46>
 80064aa:	68ac      	ldr	r4, [r5, #8]
 80064ac:	e7eb      	b.n	8006486 <__swsetup_r+0x1e>
 80064ae:	4b24      	ldr	r3, [pc, #144]	; (8006540 <__swsetup_r+0xd8>)
 80064b0:	429c      	cmp	r4, r3
 80064b2:	bf08      	it	eq
 80064b4:	68ec      	ldreq	r4, [r5, #12]
 80064b6:	e7e6      	b.n	8006486 <__swsetup_r+0x1e>
 80064b8:	0758      	lsls	r0, r3, #29
 80064ba:	d512      	bpl.n	80064e2 <__swsetup_r+0x7a>
 80064bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064be:	b141      	cbz	r1, 80064d2 <__swsetup_r+0x6a>
 80064c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064c4:	4299      	cmp	r1, r3
 80064c6:	d002      	beq.n	80064ce <__swsetup_r+0x66>
 80064c8:	4630      	mov	r0, r6
 80064ca:	f000 f991 	bl	80067f0 <_free_r>
 80064ce:	2300      	movs	r3, #0
 80064d0:	6363      	str	r3, [r4, #52]	; 0x34
 80064d2:	89a3      	ldrh	r3, [r4, #12]
 80064d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80064d8:	81a3      	strh	r3, [r4, #12]
 80064da:	2300      	movs	r3, #0
 80064dc:	6063      	str	r3, [r4, #4]
 80064de:	6923      	ldr	r3, [r4, #16]
 80064e0:	6023      	str	r3, [r4, #0]
 80064e2:	89a3      	ldrh	r3, [r4, #12]
 80064e4:	f043 0308 	orr.w	r3, r3, #8
 80064e8:	81a3      	strh	r3, [r4, #12]
 80064ea:	6923      	ldr	r3, [r4, #16]
 80064ec:	b94b      	cbnz	r3, 8006502 <__swsetup_r+0x9a>
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80064f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064f8:	d003      	beq.n	8006502 <__swsetup_r+0x9a>
 80064fa:	4621      	mov	r1, r4
 80064fc:	4630      	mov	r0, r6
 80064fe:	f000 f92b 	bl	8006758 <__smakebuf_r>
 8006502:	89a0      	ldrh	r0, [r4, #12]
 8006504:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006508:	f010 0301 	ands.w	r3, r0, #1
 800650c:	d00a      	beq.n	8006524 <__swsetup_r+0xbc>
 800650e:	2300      	movs	r3, #0
 8006510:	60a3      	str	r3, [r4, #8]
 8006512:	6963      	ldr	r3, [r4, #20]
 8006514:	425b      	negs	r3, r3
 8006516:	61a3      	str	r3, [r4, #24]
 8006518:	6923      	ldr	r3, [r4, #16]
 800651a:	b943      	cbnz	r3, 800652e <__swsetup_r+0xc6>
 800651c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006520:	d1ba      	bne.n	8006498 <__swsetup_r+0x30>
 8006522:	bd70      	pop	{r4, r5, r6, pc}
 8006524:	0781      	lsls	r1, r0, #30
 8006526:	bf58      	it	pl
 8006528:	6963      	ldrpl	r3, [r4, #20]
 800652a:	60a3      	str	r3, [r4, #8]
 800652c:	e7f4      	b.n	8006518 <__swsetup_r+0xb0>
 800652e:	2000      	movs	r0, #0
 8006530:	e7f7      	b.n	8006522 <__swsetup_r+0xba>
 8006532:	bf00      	nop
 8006534:	20000010 	.word	0x20000010
 8006538:	08006fc4 	.word	0x08006fc4
 800653c:	08006fe4 	.word	0x08006fe4
 8006540:	08006fa4 	.word	0x08006fa4

08006544 <_close_r>:
 8006544:	b538      	push	{r3, r4, r5, lr}
 8006546:	4d06      	ldr	r5, [pc, #24]	; (8006560 <_close_r+0x1c>)
 8006548:	2300      	movs	r3, #0
 800654a:	4604      	mov	r4, r0
 800654c:	4608      	mov	r0, r1
 800654e:	602b      	str	r3, [r5, #0]
 8006550:	f7fa fb0f 	bl	8000b72 <_close>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d102      	bne.n	800655e <_close_r+0x1a>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	b103      	cbz	r3, 800655e <_close_r+0x1a>
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	bd38      	pop	{r3, r4, r5, pc}
 8006560:	20004bac 	.word	0x20004bac

08006564 <__sflush_r>:
 8006564:	898a      	ldrh	r2, [r1, #12]
 8006566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800656a:	4605      	mov	r5, r0
 800656c:	0710      	lsls	r0, r2, #28
 800656e:	460c      	mov	r4, r1
 8006570:	d458      	bmi.n	8006624 <__sflush_r+0xc0>
 8006572:	684b      	ldr	r3, [r1, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	dc05      	bgt.n	8006584 <__sflush_r+0x20>
 8006578:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800657a:	2b00      	cmp	r3, #0
 800657c:	dc02      	bgt.n	8006584 <__sflush_r+0x20>
 800657e:	2000      	movs	r0, #0
 8006580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006584:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006586:	2e00      	cmp	r6, #0
 8006588:	d0f9      	beq.n	800657e <__sflush_r+0x1a>
 800658a:	2300      	movs	r3, #0
 800658c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006590:	682f      	ldr	r7, [r5, #0]
 8006592:	602b      	str	r3, [r5, #0]
 8006594:	d032      	beq.n	80065fc <__sflush_r+0x98>
 8006596:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006598:	89a3      	ldrh	r3, [r4, #12]
 800659a:	075a      	lsls	r2, r3, #29
 800659c:	d505      	bpl.n	80065aa <__sflush_r+0x46>
 800659e:	6863      	ldr	r3, [r4, #4]
 80065a0:	1ac0      	subs	r0, r0, r3
 80065a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80065a4:	b10b      	cbz	r3, 80065aa <__sflush_r+0x46>
 80065a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065a8:	1ac0      	subs	r0, r0, r3
 80065aa:	2300      	movs	r3, #0
 80065ac:	4602      	mov	r2, r0
 80065ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065b0:	6a21      	ldr	r1, [r4, #32]
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b0      	blx	r6
 80065b6:	1c43      	adds	r3, r0, #1
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	d106      	bne.n	80065ca <__sflush_r+0x66>
 80065bc:	6829      	ldr	r1, [r5, #0]
 80065be:	291d      	cmp	r1, #29
 80065c0:	d82c      	bhi.n	800661c <__sflush_r+0xb8>
 80065c2:	4a2a      	ldr	r2, [pc, #168]	; (800666c <__sflush_r+0x108>)
 80065c4:	40ca      	lsrs	r2, r1
 80065c6:	07d6      	lsls	r6, r2, #31
 80065c8:	d528      	bpl.n	800661c <__sflush_r+0xb8>
 80065ca:	2200      	movs	r2, #0
 80065cc:	6062      	str	r2, [r4, #4]
 80065ce:	04d9      	lsls	r1, r3, #19
 80065d0:	6922      	ldr	r2, [r4, #16]
 80065d2:	6022      	str	r2, [r4, #0]
 80065d4:	d504      	bpl.n	80065e0 <__sflush_r+0x7c>
 80065d6:	1c42      	adds	r2, r0, #1
 80065d8:	d101      	bne.n	80065de <__sflush_r+0x7a>
 80065da:	682b      	ldr	r3, [r5, #0]
 80065dc:	b903      	cbnz	r3, 80065e0 <__sflush_r+0x7c>
 80065de:	6560      	str	r0, [r4, #84]	; 0x54
 80065e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065e2:	602f      	str	r7, [r5, #0]
 80065e4:	2900      	cmp	r1, #0
 80065e6:	d0ca      	beq.n	800657e <__sflush_r+0x1a>
 80065e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065ec:	4299      	cmp	r1, r3
 80065ee:	d002      	beq.n	80065f6 <__sflush_r+0x92>
 80065f0:	4628      	mov	r0, r5
 80065f2:	f000 f8fd 	bl	80067f0 <_free_r>
 80065f6:	2000      	movs	r0, #0
 80065f8:	6360      	str	r0, [r4, #52]	; 0x34
 80065fa:	e7c1      	b.n	8006580 <__sflush_r+0x1c>
 80065fc:	6a21      	ldr	r1, [r4, #32]
 80065fe:	2301      	movs	r3, #1
 8006600:	4628      	mov	r0, r5
 8006602:	47b0      	blx	r6
 8006604:	1c41      	adds	r1, r0, #1
 8006606:	d1c7      	bne.n	8006598 <__sflush_r+0x34>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d0c4      	beq.n	8006598 <__sflush_r+0x34>
 800660e:	2b1d      	cmp	r3, #29
 8006610:	d001      	beq.n	8006616 <__sflush_r+0xb2>
 8006612:	2b16      	cmp	r3, #22
 8006614:	d101      	bne.n	800661a <__sflush_r+0xb6>
 8006616:	602f      	str	r7, [r5, #0]
 8006618:	e7b1      	b.n	800657e <__sflush_r+0x1a>
 800661a:	89a3      	ldrh	r3, [r4, #12]
 800661c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006620:	81a3      	strh	r3, [r4, #12]
 8006622:	e7ad      	b.n	8006580 <__sflush_r+0x1c>
 8006624:	690f      	ldr	r7, [r1, #16]
 8006626:	2f00      	cmp	r7, #0
 8006628:	d0a9      	beq.n	800657e <__sflush_r+0x1a>
 800662a:	0793      	lsls	r3, r2, #30
 800662c:	680e      	ldr	r6, [r1, #0]
 800662e:	bf08      	it	eq
 8006630:	694b      	ldreq	r3, [r1, #20]
 8006632:	600f      	str	r7, [r1, #0]
 8006634:	bf18      	it	ne
 8006636:	2300      	movne	r3, #0
 8006638:	eba6 0807 	sub.w	r8, r6, r7
 800663c:	608b      	str	r3, [r1, #8]
 800663e:	f1b8 0f00 	cmp.w	r8, #0
 8006642:	dd9c      	ble.n	800657e <__sflush_r+0x1a>
 8006644:	6a21      	ldr	r1, [r4, #32]
 8006646:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006648:	4643      	mov	r3, r8
 800664a:	463a      	mov	r2, r7
 800664c:	4628      	mov	r0, r5
 800664e:	47b0      	blx	r6
 8006650:	2800      	cmp	r0, #0
 8006652:	dc06      	bgt.n	8006662 <__sflush_r+0xfe>
 8006654:	89a3      	ldrh	r3, [r4, #12]
 8006656:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800665a:	81a3      	strh	r3, [r4, #12]
 800665c:	f04f 30ff 	mov.w	r0, #4294967295
 8006660:	e78e      	b.n	8006580 <__sflush_r+0x1c>
 8006662:	4407      	add	r7, r0
 8006664:	eba8 0800 	sub.w	r8, r8, r0
 8006668:	e7e9      	b.n	800663e <__sflush_r+0xda>
 800666a:	bf00      	nop
 800666c:	20400001 	.word	0x20400001

08006670 <_fflush_r>:
 8006670:	b538      	push	{r3, r4, r5, lr}
 8006672:	690b      	ldr	r3, [r1, #16]
 8006674:	4605      	mov	r5, r0
 8006676:	460c      	mov	r4, r1
 8006678:	b913      	cbnz	r3, 8006680 <_fflush_r+0x10>
 800667a:	2500      	movs	r5, #0
 800667c:	4628      	mov	r0, r5
 800667e:	bd38      	pop	{r3, r4, r5, pc}
 8006680:	b118      	cbz	r0, 800668a <_fflush_r+0x1a>
 8006682:	6983      	ldr	r3, [r0, #24]
 8006684:	b90b      	cbnz	r3, 800668a <_fflush_r+0x1a>
 8006686:	f7ff fbcf 	bl	8005e28 <__sinit>
 800668a:	4b14      	ldr	r3, [pc, #80]	; (80066dc <_fflush_r+0x6c>)
 800668c:	429c      	cmp	r4, r3
 800668e:	d11b      	bne.n	80066c8 <_fflush_r+0x58>
 8006690:	686c      	ldr	r4, [r5, #4]
 8006692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0ef      	beq.n	800667a <_fflush_r+0xa>
 800669a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800669c:	07d0      	lsls	r0, r2, #31
 800669e:	d404      	bmi.n	80066aa <_fflush_r+0x3a>
 80066a0:	0599      	lsls	r1, r3, #22
 80066a2:	d402      	bmi.n	80066aa <_fflush_r+0x3a>
 80066a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066a6:	f7ff fc82 	bl	8005fae <__retarget_lock_acquire_recursive>
 80066aa:	4628      	mov	r0, r5
 80066ac:	4621      	mov	r1, r4
 80066ae:	f7ff ff59 	bl	8006564 <__sflush_r>
 80066b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066b4:	07da      	lsls	r2, r3, #31
 80066b6:	4605      	mov	r5, r0
 80066b8:	d4e0      	bmi.n	800667c <_fflush_r+0xc>
 80066ba:	89a3      	ldrh	r3, [r4, #12]
 80066bc:	059b      	lsls	r3, r3, #22
 80066be:	d4dd      	bmi.n	800667c <_fflush_r+0xc>
 80066c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066c2:	f7ff fc75 	bl	8005fb0 <__retarget_lock_release_recursive>
 80066c6:	e7d9      	b.n	800667c <_fflush_r+0xc>
 80066c8:	4b05      	ldr	r3, [pc, #20]	; (80066e0 <_fflush_r+0x70>)
 80066ca:	429c      	cmp	r4, r3
 80066cc:	d101      	bne.n	80066d2 <_fflush_r+0x62>
 80066ce:	68ac      	ldr	r4, [r5, #8]
 80066d0:	e7df      	b.n	8006692 <_fflush_r+0x22>
 80066d2:	4b04      	ldr	r3, [pc, #16]	; (80066e4 <_fflush_r+0x74>)
 80066d4:	429c      	cmp	r4, r3
 80066d6:	bf08      	it	eq
 80066d8:	68ec      	ldreq	r4, [r5, #12]
 80066da:	e7da      	b.n	8006692 <_fflush_r+0x22>
 80066dc:	08006fc4 	.word	0x08006fc4
 80066e0:	08006fe4 	.word	0x08006fe4
 80066e4:	08006fa4 	.word	0x08006fa4

080066e8 <_lseek_r>:
 80066e8:	b538      	push	{r3, r4, r5, lr}
 80066ea:	4d07      	ldr	r5, [pc, #28]	; (8006708 <_lseek_r+0x20>)
 80066ec:	4604      	mov	r4, r0
 80066ee:	4608      	mov	r0, r1
 80066f0:	4611      	mov	r1, r2
 80066f2:	2200      	movs	r2, #0
 80066f4:	602a      	str	r2, [r5, #0]
 80066f6:	461a      	mov	r2, r3
 80066f8:	f7fa fa62 	bl	8000bc0 <_lseek>
 80066fc:	1c43      	adds	r3, r0, #1
 80066fe:	d102      	bne.n	8006706 <_lseek_r+0x1e>
 8006700:	682b      	ldr	r3, [r5, #0]
 8006702:	b103      	cbz	r3, 8006706 <_lseek_r+0x1e>
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	bd38      	pop	{r3, r4, r5, pc}
 8006708:	20004bac 	.word	0x20004bac

0800670c <__swhatbuf_r>:
 800670c:	b570      	push	{r4, r5, r6, lr}
 800670e:	460e      	mov	r6, r1
 8006710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006714:	2900      	cmp	r1, #0
 8006716:	b096      	sub	sp, #88	; 0x58
 8006718:	4614      	mov	r4, r2
 800671a:	461d      	mov	r5, r3
 800671c:	da08      	bge.n	8006730 <__swhatbuf_r+0x24>
 800671e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	602a      	str	r2, [r5, #0]
 8006726:	061a      	lsls	r2, r3, #24
 8006728:	d410      	bmi.n	800674c <__swhatbuf_r+0x40>
 800672a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800672e:	e00e      	b.n	800674e <__swhatbuf_r+0x42>
 8006730:	466a      	mov	r2, sp
 8006732:	f000 fba9 	bl	8006e88 <_fstat_r>
 8006736:	2800      	cmp	r0, #0
 8006738:	dbf1      	blt.n	800671e <__swhatbuf_r+0x12>
 800673a:	9a01      	ldr	r2, [sp, #4]
 800673c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006740:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006744:	425a      	negs	r2, r3
 8006746:	415a      	adcs	r2, r3
 8006748:	602a      	str	r2, [r5, #0]
 800674a:	e7ee      	b.n	800672a <__swhatbuf_r+0x1e>
 800674c:	2340      	movs	r3, #64	; 0x40
 800674e:	2000      	movs	r0, #0
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	b016      	add	sp, #88	; 0x58
 8006754:	bd70      	pop	{r4, r5, r6, pc}
	...

08006758 <__smakebuf_r>:
 8006758:	898b      	ldrh	r3, [r1, #12]
 800675a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800675c:	079d      	lsls	r5, r3, #30
 800675e:	4606      	mov	r6, r0
 8006760:	460c      	mov	r4, r1
 8006762:	d507      	bpl.n	8006774 <__smakebuf_r+0x1c>
 8006764:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006768:	6023      	str	r3, [r4, #0]
 800676a:	6123      	str	r3, [r4, #16]
 800676c:	2301      	movs	r3, #1
 800676e:	6163      	str	r3, [r4, #20]
 8006770:	b002      	add	sp, #8
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	ab01      	add	r3, sp, #4
 8006776:	466a      	mov	r2, sp
 8006778:	f7ff ffc8 	bl	800670c <__swhatbuf_r>
 800677c:	9900      	ldr	r1, [sp, #0]
 800677e:	4605      	mov	r5, r0
 8006780:	4630      	mov	r0, r6
 8006782:	f7ff fc4d 	bl	8006020 <_malloc_r>
 8006786:	b948      	cbnz	r0, 800679c <__smakebuf_r+0x44>
 8006788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800678c:	059a      	lsls	r2, r3, #22
 800678e:	d4ef      	bmi.n	8006770 <__smakebuf_r+0x18>
 8006790:	f023 0303 	bic.w	r3, r3, #3
 8006794:	f043 0302 	orr.w	r3, r3, #2
 8006798:	81a3      	strh	r3, [r4, #12]
 800679a:	e7e3      	b.n	8006764 <__smakebuf_r+0xc>
 800679c:	4b0d      	ldr	r3, [pc, #52]	; (80067d4 <__smakebuf_r+0x7c>)
 800679e:	62b3      	str	r3, [r6, #40]	; 0x28
 80067a0:	89a3      	ldrh	r3, [r4, #12]
 80067a2:	6020      	str	r0, [r4, #0]
 80067a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	9b00      	ldr	r3, [sp, #0]
 80067ac:	6163      	str	r3, [r4, #20]
 80067ae:	9b01      	ldr	r3, [sp, #4]
 80067b0:	6120      	str	r0, [r4, #16]
 80067b2:	b15b      	cbz	r3, 80067cc <__smakebuf_r+0x74>
 80067b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067b8:	4630      	mov	r0, r6
 80067ba:	f000 fb77 	bl	8006eac <_isatty_r>
 80067be:	b128      	cbz	r0, 80067cc <__smakebuf_r+0x74>
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	f023 0303 	bic.w	r3, r3, #3
 80067c6:	f043 0301 	orr.w	r3, r3, #1
 80067ca:	81a3      	strh	r3, [r4, #12]
 80067cc:	89a0      	ldrh	r0, [r4, #12]
 80067ce:	4305      	orrs	r5, r0
 80067d0:	81a5      	strh	r5, [r4, #12]
 80067d2:	e7cd      	b.n	8006770 <__smakebuf_r+0x18>
 80067d4:	08005dc1 	.word	0x08005dc1

080067d8 <__malloc_lock>:
 80067d8:	4801      	ldr	r0, [pc, #4]	; (80067e0 <__malloc_lock+0x8>)
 80067da:	f7ff bbe8 	b.w	8005fae <__retarget_lock_acquire_recursive>
 80067de:	bf00      	nop
 80067e0:	20004ba0 	.word	0x20004ba0

080067e4 <__malloc_unlock>:
 80067e4:	4801      	ldr	r0, [pc, #4]	; (80067ec <__malloc_unlock+0x8>)
 80067e6:	f7ff bbe3 	b.w	8005fb0 <__retarget_lock_release_recursive>
 80067ea:	bf00      	nop
 80067ec:	20004ba0 	.word	0x20004ba0

080067f0 <_free_r>:
 80067f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067f2:	2900      	cmp	r1, #0
 80067f4:	d044      	beq.n	8006880 <_free_r+0x90>
 80067f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067fa:	9001      	str	r0, [sp, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f1a1 0404 	sub.w	r4, r1, #4
 8006802:	bfb8      	it	lt
 8006804:	18e4      	addlt	r4, r4, r3
 8006806:	f7ff ffe7 	bl	80067d8 <__malloc_lock>
 800680a:	4a1e      	ldr	r2, [pc, #120]	; (8006884 <_free_r+0x94>)
 800680c:	9801      	ldr	r0, [sp, #4]
 800680e:	6813      	ldr	r3, [r2, #0]
 8006810:	b933      	cbnz	r3, 8006820 <_free_r+0x30>
 8006812:	6063      	str	r3, [r4, #4]
 8006814:	6014      	str	r4, [r2, #0]
 8006816:	b003      	add	sp, #12
 8006818:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800681c:	f7ff bfe2 	b.w	80067e4 <__malloc_unlock>
 8006820:	42a3      	cmp	r3, r4
 8006822:	d908      	bls.n	8006836 <_free_r+0x46>
 8006824:	6825      	ldr	r5, [r4, #0]
 8006826:	1961      	adds	r1, r4, r5
 8006828:	428b      	cmp	r3, r1
 800682a:	bf01      	itttt	eq
 800682c:	6819      	ldreq	r1, [r3, #0]
 800682e:	685b      	ldreq	r3, [r3, #4]
 8006830:	1949      	addeq	r1, r1, r5
 8006832:	6021      	streq	r1, [r4, #0]
 8006834:	e7ed      	b.n	8006812 <_free_r+0x22>
 8006836:	461a      	mov	r2, r3
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	b10b      	cbz	r3, 8006840 <_free_r+0x50>
 800683c:	42a3      	cmp	r3, r4
 800683e:	d9fa      	bls.n	8006836 <_free_r+0x46>
 8006840:	6811      	ldr	r1, [r2, #0]
 8006842:	1855      	adds	r5, r2, r1
 8006844:	42a5      	cmp	r5, r4
 8006846:	d10b      	bne.n	8006860 <_free_r+0x70>
 8006848:	6824      	ldr	r4, [r4, #0]
 800684a:	4421      	add	r1, r4
 800684c:	1854      	adds	r4, r2, r1
 800684e:	42a3      	cmp	r3, r4
 8006850:	6011      	str	r1, [r2, #0]
 8006852:	d1e0      	bne.n	8006816 <_free_r+0x26>
 8006854:	681c      	ldr	r4, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	6053      	str	r3, [r2, #4]
 800685a:	4421      	add	r1, r4
 800685c:	6011      	str	r1, [r2, #0]
 800685e:	e7da      	b.n	8006816 <_free_r+0x26>
 8006860:	d902      	bls.n	8006868 <_free_r+0x78>
 8006862:	230c      	movs	r3, #12
 8006864:	6003      	str	r3, [r0, #0]
 8006866:	e7d6      	b.n	8006816 <_free_r+0x26>
 8006868:	6825      	ldr	r5, [r4, #0]
 800686a:	1961      	adds	r1, r4, r5
 800686c:	428b      	cmp	r3, r1
 800686e:	bf04      	itt	eq
 8006870:	6819      	ldreq	r1, [r3, #0]
 8006872:	685b      	ldreq	r3, [r3, #4]
 8006874:	6063      	str	r3, [r4, #4]
 8006876:	bf04      	itt	eq
 8006878:	1949      	addeq	r1, r1, r5
 800687a:	6021      	streq	r1, [r4, #0]
 800687c:	6054      	str	r4, [r2, #4]
 800687e:	e7ca      	b.n	8006816 <_free_r+0x26>
 8006880:	b003      	add	sp, #12
 8006882:	bd30      	pop	{r4, r5, pc}
 8006884:	20004ba4 	.word	0x20004ba4

08006888 <__sfputc_r>:
 8006888:	6893      	ldr	r3, [r2, #8]
 800688a:	3b01      	subs	r3, #1
 800688c:	2b00      	cmp	r3, #0
 800688e:	b410      	push	{r4}
 8006890:	6093      	str	r3, [r2, #8]
 8006892:	da08      	bge.n	80068a6 <__sfputc_r+0x1e>
 8006894:	6994      	ldr	r4, [r2, #24]
 8006896:	42a3      	cmp	r3, r4
 8006898:	db01      	blt.n	800689e <__sfputc_r+0x16>
 800689a:	290a      	cmp	r1, #10
 800689c:	d103      	bne.n	80068a6 <__sfputc_r+0x1e>
 800689e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068a2:	f7ff bd7d 	b.w	80063a0 <__swbuf_r>
 80068a6:	6813      	ldr	r3, [r2, #0]
 80068a8:	1c58      	adds	r0, r3, #1
 80068aa:	6010      	str	r0, [r2, #0]
 80068ac:	7019      	strb	r1, [r3, #0]
 80068ae:	4608      	mov	r0, r1
 80068b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <__sfputs_r>:
 80068b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b8:	4606      	mov	r6, r0
 80068ba:	460f      	mov	r7, r1
 80068bc:	4614      	mov	r4, r2
 80068be:	18d5      	adds	r5, r2, r3
 80068c0:	42ac      	cmp	r4, r5
 80068c2:	d101      	bne.n	80068c8 <__sfputs_r+0x12>
 80068c4:	2000      	movs	r0, #0
 80068c6:	e007      	b.n	80068d8 <__sfputs_r+0x22>
 80068c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068cc:	463a      	mov	r2, r7
 80068ce:	4630      	mov	r0, r6
 80068d0:	f7ff ffda 	bl	8006888 <__sfputc_r>
 80068d4:	1c43      	adds	r3, r0, #1
 80068d6:	d1f3      	bne.n	80068c0 <__sfputs_r+0xa>
 80068d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080068dc <_vfiprintf_r>:
 80068dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e0:	460d      	mov	r5, r1
 80068e2:	b09d      	sub	sp, #116	; 0x74
 80068e4:	4614      	mov	r4, r2
 80068e6:	4698      	mov	r8, r3
 80068e8:	4606      	mov	r6, r0
 80068ea:	b118      	cbz	r0, 80068f4 <_vfiprintf_r+0x18>
 80068ec:	6983      	ldr	r3, [r0, #24]
 80068ee:	b90b      	cbnz	r3, 80068f4 <_vfiprintf_r+0x18>
 80068f0:	f7ff fa9a 	bl	8005e28 <__sinit>
 80068f4:	4b89      	ldr	r3, [pc, #548]	; (8006b1c <_vfiprintf_r+0x240>)
 80068f6:	429d      	cmp	r5, r3
 80068f8:	d11b      	bne.n	8006932 <_vfiprintf_r+0x56>
 80068fa:	6875      	ldr	r5, [r6, #4]
 80068fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068fe:	07d9      	lsls	r1, r3, #31
 8006900:	d405      	bmi.n	800690e <_vfiprintf_r+0x32>
 8006902:	89ab      	ldrh	r3, [r5, #12]
 8006904:	059a      	lsls	r2, r3, #22
 8006906:	d402      	bmi.n	800690e <_vfiprintf_r+0x32>
 8006908:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800690a:	f7ff fb50 	bl	8005fae <__retarget_lock_acquire_recursive>
 800690e:	89ab      	ldrh	r3, [r5, #12]
 8006910:	071b      	lsls	r3, r3, #28
 8006912:	d501      	bpl.n	8006918 <_vfiprintf_r+0x3c>
 8006914:	692b      	ldr	r3, [r5, #16]
 8006916:	b9eb      	cbnz	r3, 8006954 <_vfiprintf_r+0x78>
 8006918:	4629      	mov	r1, r5
 800691a:	4630      	mov	r0, r6
 800691c:	f7ff fda4 	bl	8006468 <__swsetup_r>
 8006920:	b1c0      	cbz	r0, 8006954 <_vfiprintf_r+0x78>
 8006922:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006924:	07dc      	lsls	r4, r3, #31
 8006926:	d50e      	bpl.n	8006946 <_vfiprintf_r+0x6a>
 8006928:	f04f 30ff 	mov.w	r0, #4294967295
 800692c:	b01d      	add	sp, #116	; 0x74
 800692e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006932:	4b7b      	ldr	r3, [pc, #492]	; (8006b20 <_vfiprintf_r+0x244>)
 8006934:	429d      	cmp	r5, r3
 8006936:	d101      	bne.n	800693c <_vfiprintf_r+0x60>
 8006938:	68b5      	ldr	r5, [r6, #8]
 800693a:	e7df      	b.n	80068fc <_vfiprintf_r+0x20>
 800693c:	4b79      	ldr	r3, [pc, #484]	; (8006b24 <_vfiprintf_r+0x248>)
 800693e:	429d      	cmp	r5, r3
 8006940:	bf08      	it	eq
 8006942:	68f5      	ldreq	r5, [r6, #12]
 8006944:	e7da      	b.n	80068fc <_vfiprintf_r+0x20>
 8006946:	89ab      	ldrh	r3, [r5, #12]
 8006948:	0598      	lsls	r0, r3, #22
 800694a:	d4ed      	bmi.n	8006928 <_vfiprintf_r+0x4c>
 800694c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800694e:	f7ff fb2f 	bl	8005fb0 <__retarget_lock_release_recursive>
 8006952:	e7e9      	b.n	8006928 <_vfiprintf_r+0x4c>
 8006954:	2300      	movs	r3, #0
 8006956:	9309      	str	r3, [sp, #36]	; 0x24
 8006958:	2320      	movs	r3, #32
 800695a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800695e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006962:	2330      	movs	r3, #48	; 0x30
 8006964:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b28 <_vfiprintf_r+0x24c>
 8006968:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800696c:	f04f 0901 	mov.w	r9, #1
 8006970:	4623      	mov	r3, r4
 8006972:	469a      	mov	sl, r3
 8006974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006978:	b10a      	cbz	r2, 800697e <_vfiprintf_r+0xa2>
 800697a:	2a25      	cmp	r2, #37	; 0x25
 800697c:	d1f9      	bne.n	8006972 <_vfiprintf_r+0x96>
 800697e:	ebba 0b04 	subs.w	fp, sl, r4
 8006982:	d00b      	beq.n	800699c <_vfiprintf_r+0xc0>
 8006984:	465b      	mov	r3, fp
 8006986:	4622      	mov	r2, r4
 8006988:	4629      	mov	r1, r5
 800698a:	4630      	mov	r0, r6
 800698c:	f7ff ff93 	bl	80068b6 <__sfputs_r>
 8006990:	3001      	adds	r0, #1
 8006992:	f000 80aa 	beq.w	8006aea <_vfiprintf_r+0x20e>
 8006996:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006998:	445a      	add	r2, fp
 800699a:	9209      	str	r2, [sp, #36]	; 0x24
 800699c:	f89a 3000 	ldrb.w	r3, [sl]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 80a2 	beq.w	8006aea <_vfiprintf_r+0x20e>
 80069a6:	2300      	movs	r3, #0
 80069a8:	f04f 32ff 	mov.w	r2, #4294967295
 80069ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069b0:	f10a 0a01 	add.w	sl, sl, #1
 80069b4:	9304      	str	r3, [sp, #16]
 80069b6:	9307      	str	r3, [sp, #28]
 80069b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069bc:	931a      	str	r3, [sp, #104]	; 0x68
 80069be:	4654      	mov	r4, sl
 80069c0:	2205      	movs	r2, #5
 80069c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069c6:	4858      	ldr	r0, [pc, #352]	; (8006b28 <_vfiprintf_r+0x24c>)
 80069c8:	f7f9 fc0a 	bl	80001e0 <memchr>
 80069cc:	9a04      	ldr	r2, [sp, #16]
 80069ce:	b9d8      	cbnz	r0, 8006a08 <_vfiprintf_r+0x12c>
 80069d0:	06d1      	lsls	r1, r2, #27
 80069d2:	bf44      	itt	mi
 80069d4:	2320      	movmi	r3, #32
 80069d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069da:	0713      	lsls	r3, r2, #28
 80069dc:	bf44      	itt	mi
 80069de:	232b      	movmi	r3, #43	; 0x2b
 80069e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069e4:	f89a 3000 	ldrb.w	r3, [sl]
 80069e8:	2b2a      	cmp	r3, #42	; 0x2a
 80069ea:	d015      	beq.n	8006a18 <_vfiprintf_r+0x13c>
 80069ec:	9a07      	ldr	r2, [sp, #28]
 80069ee:	4654      	mov	r4, sl
 80069f0:	2000      	movs	r0, #0
 80069f2:	f04f 0c0a 	mov.w	ip, #10
 80069f6:	4621      	mov	r1, r4
 80069f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069fc:	3b30      	subs	r3, #48	; 0x30
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d94e      	bls.n	8006aa0 <_vfiprintf_r+0x1c4>
 8006a02:	b1b0      	cbz	r0, 8006a32 <_vfiprintf_r+0x156>
 8006a04:	9207      	str	r2, [sp, #28]
 8006a06:	e014      	b.n	8006a32 <_vfiprintf_r+0x156>
 8006a08:	eba0 0308 	sub.w	r3, r0, r8
 8006a0c:	fa09 f303 	lsl.w	r3, r9, r3
 8006a10:	4313      	orrs	r3, r2
 8006a12:	9304      	str	r3, [sp, #16]
 8006a14:	46a2      	mov	sl, r4
 8006a16:	e7d2      	b.n	80069be <_vfiprintf_r+0xe2>
 8006a18:	9b03      	ldr	r3, [sp, #12]
 8006a1a:	1d19      	adds	r1, r3, #4
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	9103      	str	r1, [sp, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	bfbb      	ittet	lt
 8006a24:	425b      	neglt	r3, r3
 8006a26:	f042 0202 	orrlt.w	r2, r2, #2
 8006a2a:	9307      	strge	r3, [sp, #28]
 8006a2c:	9307      	strlt	r3, [sp, #28]
 8006a2e:	bfb8      	it	lt
 8006a30:	9204      	strlt	r2, [sp, #16]
 8006a32:	7823      	ldrb	r3, [r4, #0]
 8006a34:	2b2e      	cmp	r3, #46	; 0x2e
 8006a36:	d10c      	bne.n	8006a52 <_vfiprintf_r+0x176>
 8006a38:	7863      	ldrb	r3, [r4, #1]
 8006a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8006a3c:	d135      	bne.n	8006aaa <_vfiprintf_r+0x1ce>
 8006a3e:	9b03      	ldr	r3, [sp, #12]
 8006a40:	1d1a      	adds	r2, r3, #4
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	9203      	str	r2, [sp, #12]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	bfb8      	it	lt
 8006a4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a4e:	3402      	adds	r4, #2
 8006a50:	9305      	str	r3, [sp, #20]
 8006a52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b38 <_vfiprintf_r+0x25c>
 8006a56:	7821      	ldrb	r1, [r4, #0]
 8006a58:	2203      	movs	r2, #3
 8006a5a:	4650      	mov	r0, sl
 8006a5c:	f7f9 fbc0 	bl	80001e0 <memchr>
 8006a60:	b140      	cbz	r0, 8006a74 <_vfiprintf_r+0x198>
 8006a62:	2340      	movs	r3, #64	; 0x40
 8006a64:	eba0 000a 	sub.w	r0, r0, sl
 8006a68:	fa03 f000 	lsl.w	r0, r3, r0
 8006a6c:	9b04      	ldr	r3, [sp, #16]
 8006a6e:	4303      	orrs	r3, r0
 8006a70:	3401      	adds	r4, #1
 8006a72:	9304      	str	r3, [sp, #16]
 8006a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a78:	482c      	ldr	r0, [pc, #176]	; (8006b2c <_vfiprintf_r+0x250>)
 8006a7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a7e:	2206      	movs	r2, #6
 8006a80:	f7f9 fbae 	bl	80001e0 <memchr>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d03f      	beq.n	8006b08 <_vfiprintf_r+0x22c>
 8006a88:	4b29      	ldr	r3, [pc, #164]	; (8006b30 <_vfiprintf_r+0x254>)
 8006a8a:	bb1b      	cbnz	r3, 8006ad4 <_vfiprintf_r+0x1f8>
 8006a8c:	9b03      	ldr	r3, [sp, #12]
 8006a8e:	3307      	adds	r3, #7
 8006a90:	f023 0307 	bic.w	r3, r3, #7
 8006a94:	3308      	adds	r3, #8
 8006a96:	9303      	str	r3, [sp, #12]
 8006a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a9a:	443b      	add	r3, r7
 8006a9c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a9e:	e767      	b.n	8006970 <_vfiprintf_r+0x94>
 8006aa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006aa4:	460c      	mov	r4, r1
 8006aa6:	2001      	movs	r0, #1
 8006aa8:	e7a5      	b.n	80069f6 <_vfiprintf_r+0x11a>
 8006aaa:	2300      	movs	r3, #0
 8006aac:	3401      	adds	r4, #1
 8006aae:	9305      	str	r3, [sp, #20]
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	f04f 0c0a 	mov.w	ip, #10
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006abc:	3a30      	subs	r2, #48	; 0x30
 8006abe:	2a09      	cmp	r2, #9
 8006ac0:	d903      	bls.n	8006aca <_vfiprintf_r+0x1ee>
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d0c5      	beq.n	8006a52 <_vfiprintf_r+0x176>
 8006ac6:	9105      	str	r1, [sp, #20]
 8006ac8:	e7c3      	b.n	8006a52 <_vfiprintf_r+0x176>
 8006aca:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ace:	4604      	mov	r4, r0
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e7f0      	b.n	8006ab6 <_vfiprintf_r+0x1da>
 8006ad4:	ab03      	add	r3, sp, #12
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	462a      	mov	r2, r5
 8006ada:	4b16      	ldr	r3, [pc, #88]	; (8006b34 <_vfiprintf_r+0x258>)
 8006adc:	a904      	add	r1, sp, #16
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f3af 8000 	nop.w
 8006ae4:	4607      	mov	r7, r0
 8006ae6:	1c78      	adds	r0, r7, #1
 8006ae8:	d1d6      	bne.n	8006a98 <_vfiprintf_r+0x1bc>
 8006aea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006aec:	07d9      	lsls	r1, r3, #31
 8006aee:	d405      	bmi.n	8006afc <_vfiprintf_r+0x220>
 8006af0:	89ab      	ldrh	r3, [r5, #12]
 8006af2:	059a      	lsls	r2, r3, #22
 8006af4:	d402      	bmi.n	8006afc <_vfiprintf_r+0x220>
 8006af6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006af8:	f7ff fa5a 	bl	8005fb0 <__retarget_lock_release_recursive>
 8006afc:	89ab      	ldrh	r3, [r5, #12]
 8006afe:	065b      	lsls	r3, r3, #25
 8006b00:	f53f af12 	bmi.w	8006928 <_vfiprintf_r+0x4c>
 8006b04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b06:	e711      	b.n	800692c <_vfiprintf_r+0x50>
 8006b08:	ab03      	add	r3, sp, #12
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	462a      	mov	r2, r5
 8006b0e:	4b09      	ldr	r3, [pc, #36]	; (8006b34 <_vfiprintf_r+0x258>)
 8006b10:	a904      	add	r1, sp, #16
 8006b12:	4630      	mov	r0, r6
 8006b14:	f000 f880 	bl	8006c18 <_printf_i>
 8006b18:	e7e4      	b.n	8006ae4 <_vfiprintf_r+0x208>
 8006b1a:	bf00      	nop
 8006b1c:	08006fc4 	.word	0x08006fc4
 8006b20:	08006fe4 	.word	0x08006fe4
 8006b24:	08006fa4 	.word	0x08006fa4
 8006b28:	08007008 	.word	0x08007008
 8006b2c:	08007012 	.word	0x08007012
 8006b30:	00000000 	.word	0x00000000
 8006b34:	080068b7 	.word	0x080068b7
 8006b38:	0800700e 	.word	0x0800700e

08006b3c <_printf_common>:
 8006b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b40:	4616      	mov	r6, r2
 8006b42:	4699      	mov	r9, r3
 8006b44:	688a      	ldr	r2, [r1, #8]
 8006b46:	690b      	ldr	r3, [r1, #16]
 8006b48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	bfb8      	it	lt
 8006b50:	4613      	movlt	r3, r2
 8006b52:	6033      	str	r3, [r6, #0]
 8006b54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b58:	4607      	mov	r7, r0
 8006b5a:	460c      	mov	r4, r1
 8006b5c:	b10a      	cbz	r2, 8006b62 <_printf_common+0x26>
 8006b5e:	3301      	adds	r3, #1
 8006b60:	6033      	str	r3, [r6, #0]
 8006b62:	6823      	ldr	r3, [r4, #0]
 8006b64:	0699      	lsls	r1, r3, #26
 8006b66:	bf42      	ittt	mi
 8006b68:	6833      	ldrmi	r3, [r6, #0]
 8006b6a:	3302      	addmi	r3, #2
 8006b6c:	6033      	strmi	r3, [r6, #0]
 8006b6e:	6825      	ldr	r5, [r4, #0]
 8006b70:	f015 0506 	ands.w	r5, r5, #6
 8006b74:	d106      	bne.n	8006b84 <_printf_common+0x48>
 8006b76:	f104 0a19 	add.w	sl, r4, #25
 8006b7a:	68e3      	ldr	r3, [r4, #12]
 8006b7c:	6832      	ldr	r2, [r6, #0]
 8006b7e:	1a9b      	subs	r3, r3, r2
 8006b80:	42ab      	cmp	r3, r5
 8006b82:	dc26      	bgt.n	8006bd2 <_printf_common+0x96>
 8006b84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b88:	1e13      	subs	r3, r2, #0
 8006b8a:	6822      	ldr	r2, [r4, #0]
 8006b8c:	bf18      	it	ne
 8006b8e:	2301      	movne	r3, #1
 8006b90:	0692      	lsls	r2, r2, #26
 8006b92:	d42b      	bmi.n	8006bec <_printf_common+0xb0>
 8006b94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b98:	4649      	mov	r1, r9
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	47c0      	blx	r8
 8006b9e:	3001      	adds	r0, #1
 8006ba0:	d01e      	beq.n	8006be0 <_printf_common+0xa4>
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	68e5      	ldr	r5, [r4, #12]
 8006ba6:	6832      	ldr	r2, [r6, #0]
 8006ba8:	f003 0306 	and.w	r3, r3, #6
 8006bac:	2b04      	cmp	r3, #4
 8006bae:	bf08      	it	eq
 8006bb0:	1aad      	subeq	r5, r5, r2
 8006bb2:	68a3      	ldr	r3, [r4, #8]
 8006bb4:	6922      	ldr	r2, [r4, #16]
 8006bb6:	bf0c      	ite	eq
 8006bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bbc:	2500      	movne	r5, #0
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	bfc4      	itt	gt
 8006bc2:	1a9b      	subgt	r3, r3, r2
 8006bc4:	18ed      	addgt	r5, r5, r3
 8006bc6:	2600      	movs	r6, #0
 8006bc8:	341a      	adds	r4, #26
 8006bca:	42b5      	cmp	r5, r6
 8006bcc:	d11a      	bne.n	8006c04 <_printf_common+0xc8>
 8006bce:	2000      	movs	r0, #0
 8006bd0:	e008      	b.n	8006be4 <_printf_common+0xa8>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	4652      	mov	r2, sl
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	4638      	mov	r0, r7
 8006bda:	47c0      	blx	r8
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d103      	bne.n	8006be8 <_printf_common+0xac>
 8006be0:	f04f 30ff 	mov.w	r0, #4294967295
 8006be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006be8:	3501      	adds	r5, #1
 8006bea:	e7c6      	b.n	8006b7a <_printf_common+0x3e>
 8006bec:	18e1      	adds	r1, r4, r3
 8006bee:	1c5a      	adds	r2, r3, #1
 8006bf0:	2030      	movs	r0, #48	; 0x30
 8006bf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bf6:	4422      	add	r2, r4
 8006bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c00:	3302      	adds	r3, #2
 8006c02:	e7c7      	b.n	8006b94 <_printf_common+0x58>
 8006c04:	2301      	movs	r3, #1
 8006c06:	4622      	mov	r2, r4
 8006c08:	4649      	mov	r1, r9
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	47c0      	blx	r8
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d0e6      	beq.n	8006be0 <_printf_common+0xa4>
 8006c12:	3601      	adds	r6, #1
 8006c14:	e7d9      	b.n	8006bca <_printf_common+0x8e>
	...

08006c18 <_printf_i>:
 8006c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c1c:	7e0f      	ldrb	r7, [r1, #24]
 8006c1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c20:	2f78      	cmp	r7, #120	; 0x78
 8006c22:	4691      	mov	r9, r2
 8006c24:	4680      	mov	r8, r0
 8006c26:	460c      	mov	r4, r1
 8006c28:	469a      	mov	sl, r3
 8006c2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c2e:	d807      	bhi.n	8006c40 <_printf_i+0x28>
 8006c30:	2f62      	cmp	r7, #98	; 0x62
 8006c32:	d80a      	bhi.n	8006c4a <_printf_i+0x32>
 8006c34:	2f00      	cmp	r7, #0
 8006c36:	f000 80d8 	beq.w	8006dea <_printf_i+0x1d2>
 8006c3a:	2f58      	cmp	r7, #88	; 0x58
 8006c3c:	f000 80a3 	beq.w	8006d86 <_printf_i+0x16e>
 8006c40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c48:	e03a      	b.n	8006cc0 <_printf_i+0xa8>
 8006c4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c4e:	2b15      	cmp	r3, #21
 8006c50:	d8f6      	bhi.n	8006c40 <_printf_i+0x28>
 8006c52:	a101      	add	r1, pc, #4	; (adr r1, 8006c58 <_printf_i+0x40>)
 8006c54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c58:	08006cb1 	.word	0x08006cb1
 8006c5c:	08006cc5 	.word	0x08006cc5
 8006c60:	08006c41 	.word	0x08006c41
 8006c64:	08006c41 	.word	0x08006c41
 8006c68:	08006c41 	.word	0x08006c41
 8006c6c:	08006c41 	.word	0x08006c41
 8006c70:	08006cc5 	.word	0x08006cc5
 8006c74:	08006c41 	.word	0x08006c41
 8006c78:	08006c41 	.word	0x08006c41
 8006c7c:	08006c41 	.word	0x08006c41
 8006c80:	08006c41 	.word	0x08006c41
 8006c84:	08006dd1 	.word	0x08006dd1
 8006c88:	08006cf5 	.word	0x08006cf5
 8006c8c:	08006db3 	.word	0x08006db3
 8006c90:	08006c41 	.word	0x08006c41
 8006c94:	08006c41 	.word	0x08006c41
 8006c98:	08006df3 	.word	0x08006df3
 8006c9c:	08006c41 	.word	0x08006c41
 8006ca0:	08006cf5 	.word	0x08006cf5
 8006ca4:	08006c41 	.word	0x08006c41
 8006ca8:	08006c41 	.word	0x08006c41
 8006cac:	08006dbb 	.word	0x08006dbb
 8006cb0:	682b      	ldr	r3, [r5, #0]
 8006cb2:	1d1a      	adds	r2, r3, #4
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	602a      	str	r2, [r5, #0]
 8006cb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e0a3      	b.n	8006e0c <_printf_i+0x1f4>
 8006cc4:	6820      	ldr	r0, [r4, #0]
 8006cc6:	6829      	ldr	r1, [r5, #0]
 8006cc8:	0606      	lsls	r6, r0, #24
 8006cca:	f101 0304 	add.w	r3, r1, #4
 8006cce:	d50a      	bpl.n	8006ce6 <_printf_i+0xce>
 8006cd0:	680e      	ldr	r6, [r1, #0]
 8006cd2:	602b      	str	r3, [r5, #0]
 8006cd4:	2e00      	cmp	r6, #0
 8006cd6:	da03      	bge.n	8006ce0 <_printf_i+0xc8>
 8006cd8:	232d      	movs	r3, #45	; 0x2d
 8006cda:	4276      	negs	r6, r6
 8006cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ce0:	485e      	ldr	r0, [pc, #376]	; (8006e5c <_printf_i+0x244>)
 8006ce2:	230a      	movs	r3, #10
 8006ce4:	e019      	b.n	8006d1a <_printf_i+0x102>
 8006ce6:	680e      	ldr	r6, [r1, #0]
 8006ce8:	602b      	str	r3, [r5, #0]
 8006cea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006cee:	bf18      	it	ne
 8006cf0:	b236      	sxthne	r6, r6
 8006cf2:	e7ef      	b.n	8006cd4 <_printf_i+0xbc>
 8006cf4:	682b      	ldr	r3, [r5, #0]
 8006cf6:	6820      	ldr	r0, [r4, #0]
 8006cf8:	1d19      	adds	r1, r3, #4
 8006cfa:	6029      	str	r1, [r5, #0]
 8006cfc:	0601      	lsls	r1, r0, #24
 8006cfe:	d501      	bpl.n	8006d04 <_printf_i+0xec>
 8006d00:	681e      	ldr	r6, [r3, #0]
 8006d02:	e002      	b.n	8006d0a <_printf_i+0xf2>
 8006d04:	0646      	lsls	r6, r0, #25
 8006d06:	d5fb      	bpl.n	8006d00 <_printf_i+0xe8>
 8006d08:	881e      	ldrh	r6, [r3, #0]
 8006d0a:	4854      	ldr	r0, [pc, #336]	; (8006e5c <_printf_i+0x244>)
 8006d0c:	2f6f      	cmp	r7, #111	; 0x6f
 8006d0e:	bf0c      	ite	eq
 8006d10:	2308      	moveq	r3, #8
 8006d12:	230a      	movne	r3, #10
 8006d14:	2100      	movs	r1, #0
 8006d16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d1a:	6865      	ldr	r5, [r4, #4]
 8006d1c:	60a5      	str	r5, [r4, #8]
 8006d1e:	2d00      	cmp	r5, #0
 8006d20:	bfa2      	ittt	ge
 8006d22:	6821      	ldrge	r1, [r4, #0]
 8006d24:	f021 0104 	bicge.w	r1, r1, #4
 8006d28:	6021      	strge	r1, [r4, #0]
 8006d2a:	b90e      	cbnz	r6, 8006d30 <_printf_i+0x118>
 8006d2c:	2d00      	cmp	r5, #0
 8006d2e:	d04d      	beq.n	8006dcc <_printf_i+0x1b4>
 8006d30:	4615      	mov	r5, r2
 8006d32:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d36:	fb03 6711 	mls	r7, r3, r1, r6
 8006d3a:	5dc7      	ldrb	r7, [r0, r7]
 8006d3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d40:	4637      	mov	r7, r6
 8006d42:	42bb      	cmp	r3, r7
 8006d44:	460e      	mov	r6, r1
 8006d46:	d9f4      	bls.n	8006d32 <_printf_i+0x11a>
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d10b      	bne.n	8006d64 <_printf_i+0x14c>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	07de      	lsls	r6, r3, #31
 8006d50:	d508      	bpl.n	8006d64 <_printf_i+0x14c>
 8006d52:	6923      	ldr	r3, [r4, #16]
 8006d54:	6861      	ldr	r1, [r4, #4]
 8006d56:	4299      	cmp	r1, r3
 8006d58:	bfde      	ittt	le
 8006d5a:	2330      	movle	r3, #48	; 0x30
 8006d5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d64:	1b52      	subs	r2, r2, r5
 8006d66:	6122      	str	r2, [r4, #16]
 8006d68:	f8cd a000 	str.w	sl, [sp]
 8006d6c:	464b      	mov	r3, r9
 8006d6e:	aa03      	add	r2, sp, #12
 8006d70:	4621      	mov	r1, r4
 8006d72:	4640      	mov	r0, r8
 8006d74:	f7ff fee2 	bl	8006b3c <_printf_common>
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d14c      	bne.n	8006e16 <_printf_i+0x1fe>
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d80:	b004      	add	sp, #16
 8006d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d86:	4835      	ldr	r0, [pc, #212]	; (8006e5c <_printf_i+0x244>)
 8006d88:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d8c:	6829      	ldr	r1, [r5, #0]
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d94:	6029      	str	r1, [r5, #0]
 8006d96:	061d      	lsls	r5, r3, #24
 8006d98:	d514      	bpl.n	8006dc4 <_printf_i+0x1ac>
 8006d9a:	07df      	lsls	r7, r3, #31
 8006d9c:	bf44      	itt	mi
 8006d9e:	f043 0320 	orrmi.w	r3, r3, #32
 8006da2:	6023      	strmi	r3, [r4, #0]
 8006da4:	b91e      	cbnz	r6, 8006dae <_printf_i+0x196>
 8006da6:	6823      	ldr	r3, [r4, #0]
 8006da8:	f023 0320 	bic.w	r3, r3, #32
 8006dac:	6023      	str	r3, [r4, #0]
 8006dae:	2310      	movs	r3, #16
 8006db0:	e7b0      	b.n	8006d14 <_printf_i+0xfc>
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	f043 0320 	orr.w	r3, r3, #32
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	2378      	movs	r3, #120	; 0x78
 8006dbc:	4828      	ldr	r0, [pc, #160]	; (8006e60 <_printf_i+0x248>)
 8006dbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006dc2:	e7e3      	b.n	8006d8c <_printf_i+0x174>
 8006dc4:	0659      	lsls	r1, r3, #25
 8006dc6:	bf48      	it	mi
 8006dc8:	b2b6      	uxthmi	r6, r6
 8006dca:	e7e6      	b.n	8006d9a <_printf_i+0x182>
 8006dcc:	4615      	mov	r5, r2
 8006dce:	e7bb      	b.n	8006d48 <_printf_i+0x130>
 8006dd0:	682b      	ldr	r3, [r5, #0]
 8006dd2:	6826      	ldr	r6, [r4, #0]
 8006dd4:	6961      	ldr	r1, [r4, #20]
 8006dd6:	1d18      	adds	r0, r3, #4
 8006dd8:	6028      	str	r0, [r5, #0]
 8006dda:	0635      	lsls	r5, r6, #24
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	d501      	bpl.n	8006de4 <_printf_i+0x1cc>
 8006de0:	6019      	str	r1, [r3, #0]
 8006de2:	e002      	b.n	8006dea <_printf_i+0x1d2>
 8006de4:	0670      	lsls	r0, r6, #25
 8006de6:	d5fb      	bpl.n	8006de0 <_printf_i+0x1c8>
 8006de8:	8019      	strh	r1, [r3, #0]
 8006dea:	2300      	movs	r3, #0
 8006dec:	6123      	str	r3, [r4, #16]
 8006dee:	4615      	mov	r5, r2
 8006df0:	e7ba      	b.n	8006d68 <_printf_i+0x150>
 8006df2:	682b      	ldr	r3, [r5, #0]
 8006df4:	1d1a      	adds	r2, r3, #4
 8006df6:	602a      	str	r2, [r5, #0]
 8006df8:	681d      	ldr	r5, [r3, #0]
 8006dfa:	6862      	ldr	r2, [r4, #4]
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f7f9 f9ee 	bl	80001e0 <memchr>
 8006e04:	b108      	cbz	r0, 8006e0a <_printf_i+0x1f2>
 8006e06:	1b40      	subs	r0, r0, r5
 8006e08:	6060      	str	r0, [r4, #4]
 8006e0a:	6863      	ldr	r3, [r4, #4]
 8006e0c:	6123      	str	r3, [r4, #16]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e14:	e7a8      	b.n	8006d68 <_printf_i+0x150>
 8006e16:	6923      	ldr	r3, [r4, #16]
 8006e18:	462a      	mov	r2, r5
 8006e1a:	4649      	mov	r1, r9
 8006e1c:	4640      	mov	r0, r8
 8006e1e:	47d0      	blx	sl
 8006e20:	3001      	adds	r0, #1
 8006e22:	d0ab      	beq.n	8006d7c <_printf_i+0x164>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	079b      	lsls	r3, r3, #30
 8006e28:	d413      	bmi.n	8006e52 <_printf_i+0x23a>
 8006e2a:	68e0      	ldr	r0, [r4, #12]
 8006e2c:	9b03      	ldr	r3, [sp, #12]
 8006e2e:	4298      	cmp	r0, r3
 8006e30:	bfb8      	it	lt
 8006e32:	4618      	movlt	r0, r3
 8006e34:	e7a4      	b.n	8006d80 <_printf_i+0x168>
 8006e36:	2301      	movs	r3, #1
 8006e38:	4632      	mov	r2, r6
 8006e3a:	4649      	mov	r1, r9
 8006e3c:	4640      	mov	r0, r8
 8006e3e:	47d0      	blx	sl
 8006e40:	3001      	adds	r0, #1
 8006e42:	d09b      	beq.n	8006d7c <_printf_i+0x164>
 8006e44:	3501      	adds	r5, #1
 8006e46:	68e3      	ldr	r3, [r4, #12]
 8006e48:	9903      	ldr	r1, [sp, #12]
 8006e4a:	1a5b      	subs	r3, r3, r1
 8006e4c:	42ab      	cmp	r3, r5
 8006e4e:	dcf2      	bgt.n	8006e36 <_printf_i+0x21e>
 8006e50:	e7eb      	b.n	8006e2a <_printf_i+0x212>
 8006e52:	2500      	movs	r5, #0
 8006e54:	f104 0619 	add.w	r6, r4, #25
 8006e58:	e7f5      	b.n	8006e46 <_printf_i+0x22e>
 8006e5a:	bf00      	nop
 8006e5c:	08007019 	.word	0x08007019
 8006e60:	0800702a 	.word	0x0800702a

08006e64 <_read_r>:
 8006e64:	b538      	push	{r3, r4, r5, lr}
 8006e66:	4d07      	ldr	r5, [pc, #28]	; (8006e84 <_read_r+0x20>)
 8006e68:	4604      	mov	r4, r0
 8006e6a:	4608      	mov	r0, r1
 8006e6c:	4611      	mov	r1, r2
 8006e6e:	2200      	movs	r2, #0
 8006e70:	602a      	str	r2, [r5, #0]
 8006e72:	461a      	mov	r2, r3
 8006e74:	f7f9 fe60 	bl	8000b38 <_read>
 8006e78:	1c43      	adds	r3, r0, #1
 8006e7a:	d102      	bne.n	8006e82 <_read_r+0x1e>
 8006e7c:	682b      	ldr	r3, [r5, #0]
 8006e7e:	b103      	cbz	r3, 8006e82 <_read_r+0x1e>
 8006e80:	6023      	str	r3, [r4, #0]
 8006e82:	bd38      	pop	{r3, r4, r5, pc}
 8006e84:	20004bac 	.word	0x20004bac

08006e88 <_fstat_r>:
 8006e88:	b538      	push	{r3, r4, r5, lr}
 8006e8a:	4d07      	ldr	r5, [pc, #28]	; (8006ea8 <_fstat_r+0x20>)
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	4604      	mov	r4, r0
 8006e90:	4608      	mov	r0, r1
 8006e92:	4611      	mov	r1, r2
 8006e94:	602b      	str	r3, [r5, #0]
 8006e96:	f7f9 fe78 	bl	8000b8a <_fstat>
 8006e9a:	1c43      	adds	r3, r0, #1
 8006e9c:	d102      	bne.n	8006ea4 <_fstat_r+0x1c>
 8006e9e:	682b      	ldr	r3, [r5, #0]
 8006ea0:	b103      	cbz	r3, 8006ea4 <_fstat_r+0x1c>
 8006ea2:	6023      	str	r3, [r4, #0]
 8006ea4:	bd38      	pop	{r3, r4, r5, pc}
 8006ea6:	bf00      	nop
 8006ea8:	20004bac 	.word	0x20004bac

08006eac <_isatty_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d06      	ldr	r5, [pc, #24]	; (8006ec8 <_isatty_r+0x1c>)
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	4608      	mov	r0, r1
 8006eb6:	602b      	str	r3, [r5, #0]
 8006eb8:	f7f9 fe77 	bl	8000baa <_isatty>
 8006ebc:	1c43      	adds	r3, r0, #1
 8006ebe:	d102      	bne.n	8006ec6 <_isatty_r+0x1a>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	b103      	cbz	r3, 8006ec6 <_isatty_r+0x1a>
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
 8006ec8:	20004bac 	.word	0x20004bac

08006ecc <_init>:
 8006ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ece:	bf00      	nop
 8006ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ed2:	bc08      	pop	{r3}
 8006ed4:	469e      	mov	lr, r3
 8006ed6:	4770      	bx	lr

08006ed8 <_fini>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	bf00      	nop
 8006edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ede:	bc08      	pop	{r3}
 8006ee0:	469e      	mov	lr, r3
 8006ee2:	4770      	bx	lr
