#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55b17427f5d0 .scope module, "tb_csa_bitadder" "tb_csa_bitadder" 2 1;
 .timescale 0 0;
P_0x55b1742ae840 .param/l "delay" 0 2 8, +C4<00000000000000000000000000010100>;
L_0x7f03372a1060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55b1742d11f0_0 .net *"_ivl_3", 6 0, L_0x7f03372a1060;  1 drivers
v0x55b1742d12f0_0 .var "a", 7 0;
v0x55b1742d13b0_0 .var "b", 7 0;
v0x55b1742d14b0_0 .var "cin", 0 0;
v0x55b1742d1550_0 .var "clk", 0 0;
v0x55b1742d15f0_0 .net "cout", 0 0, v0x55b1742d0c60_0;  1 drivers
v0x55b1742d16c0_0 .var "rst", 0 0;
v0x55b1742d1790_0 .net "sum", 7 0, v0x55b1742d1030_0;  1 drivers
L_0x55b1742da9b0 .concat [ 1 7 0 0], v0x55b1742d14b0_0, L_0x7f03372a1060;
S_0x55b174279720 .scope module, "csa" "CSA_8bit" 2 9, 3 1 0, S_0x55b17427f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin_or_z";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
v0x55b1742d0580_0 .net *"_ivl_156", 0 0, L_0x55b1742da730;  1 drivers
o0x7f03372ec7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55b1742d0680_0 name=_ivl_162
v0x55b1742d0760_0 .net "a", 7 0, v0x55b1742d12f0_0;  1 drivers
v0x55b1742d0820_0 .net "b", 7 0, v0x55b1742d13b0_0;  1 drivers
v0x55b1742d0900_0 .net "c1", 7 0, L_0x55b1742d57d0;  1 drivers
v0x55b1742d09e0_0 .net "c2", 7 0, L_0x55b1742daaa0;  1 drivers
v0x55b1742d0ac0_0 .net "cin_or_z", 7 0, L_0x55b1742da9b0;  1 drivers
v0x55b1742d0ba0_0 .net "clk", 0 0, v0x55b1742d1550_0;  1 drivers
v0x55b1742d0c60_0 .var "cout", 0 0;
v0x55b1742d0db0_0 .net "rst", 0 0, v0x55b1742d16c0_0;  1 drivers
v0x55b1742d0e70_0 .net "s1", 7 0, L_0x55b1742d5c00;  1 drivers
v0x55b1742d0f50_0 .net "s2", 7 0, L_0x55b1742da4b0;  1 drivers
v0x55b1742d1030_0 .var "sum", 7 0;
E_0x55b17428bb10/0 .event negedge, v0x55b1742d0db0_0;
E_0x55b17428bb10/1 .event posedge, v0x55b1742d0ba0_0;
E_0x55b17428bb10 .event/or E_0x55b17428bb10/0, E_0x55b17428bb10/1;
L_0x55b1742d1e90 .part v0x55b1742d12f0_0, 0, 1;
L_0x55b1742d1fc0 .part v0x55b1742d13b0_0, 0, 1;
L_0x55b1742d20f0 .part L_0x55b1742da9b0, 0, 1;
L_0x55b1742d26d0 .part v0x55b1742d12f0_0, 1, 1;
L_0x55b1742d2830 .part v0x55b1742d13b0_0, 1, 1;
L_0x55b1742d2960 .part L_0x55b1742da9b0, 1, 1;
L_0x55b1742d2f30 .part v0x55b1742d12f0_0, 2, 1;
L_0x55b1742d30f0 .part v0x55b1742d13b0_0, 2, 1;
L_0x55b1742d3300 .part L_0x55b1742da9b0, 2, 1;
L_0x55b1742d37a0 .part v0x55b1742d12f0_0, 3, 1;
L_0x55b1742d3930 .part v0x55b1742d13b0_0, 3, 1;
L_0x55b1742d3a60 .part L_0x55b1742da9b0, 3, 1;
L_0x55b1742d4030 .part v0x55b1742d12f0_0, 4, 1;
L_0x55b1742d4160 .part v0x55b1742d13b0_0, 4, 1;
L_0x55b1742d4310 .part L_0x55b1742da9b0, 4, 1;
L_0x55b1742d4810 .part v0x55b1742d12f0_0, 5, 1;
L_0x55b1742d49d0 .part v0x55b1742d13b0_0, 5, 1;
L_0x55b1742d4b00 .part L_0x55b1742da9b0, 5, 1;
L_0x55b1742d5110 .part v0x55b1742d12f0_0, 6, 1;
L_0x55b1742d51b0 .part v0x55b1742d13b0_0, 6, 1;
L_0x55b1742d4ba0 .part L_0x55b1742da9b0, 6, 1;
LS_0x55b1742d57d0_0_0 .concat8 [ 1 1 1 1], L_0x55b1742d1d40, L_0x55b1742d2580, L_0x55b1742d2de0, L_0x55b1742d3650;
LS_0x55b1742d57d0_0_4 .concat8 [ 1 1 1 1], L_0x55b1742d3ee0, L_0x55b1742d46c0, L_0x55b1742d4fc0, L_0x55b1742d5680;
L_0x55b1742d57d0 .concat8 [ 4 4 0 0], LS_0x55b1742d57d0_0_0, LS_0x55b1742d57d0_0_4;
LS_0x55b1742d5c00_0_0 .concat8 [ 1 1 1 1], L_0x55b1742d1960, L_0x55b1742d2200, L_0x55b1742d2ab0, L_0x55b1742d3410;
LS_0x55b1742d5c00_0_4 .concat8 [ 1 1 1 1], L_0x55b1742d3c70, L_0x55b1742d43b0, L_0x55b1742d4cb0, L_0x55b1742d5370;
L_0x55b1742d5c00 .concat8 [ 4 4 0 0], LS_0x55b1742d5c00_0_0, LS_0x55b1742d5c00_0_4;
L_0x55b1742d5f70 .part v0x55b1742d12f0_0, 7, 1;
L_0x55b1742d60e0 .part v0x55b1742d13b0_0, 7, 1;
L_0x55b1742d6210 .part L_0x55b1742da9b0, 7, 1;
L_0x55b1742d6910 .part L_0x55b1742d5c00, 1, 1;
L_0x55b1742d69b0 .part L_0x55b1742d57d0, 0, 1;
L_0x55b1742d7090 .part L_0x55b1742d5c00, 2, 1;
L_0x55b1742d71c0 .part L_0x55b1742d57d0, 1, 1;
L_0x55b1742d73f0 .part L_0x55b1742daaa0, 0, 1;
L_0x55b1742d7900 .part L_0x55b1742d5c00, 3, 1;
L_0x55b1742d7bd0 .part L_0x55b1742d57d0, 2, 1;
L_0x55b1742d7d90 .part L_0x55b1742daaa0, 1, 1;
L_0x55b1742d8370 .part L_0x55b1742d5c00, 4, 1;
L_0x55b1742d84a0 .part L_0x55b1742d57d0, 3, 1;
L_0x55b1742d7e30 .part L_0x55b1742daaa0, 2, 1;
L_0x55b1742d8b00 .part L_0x55b1742d5c00, 5, 1;
L_0x55b1742d8d70 .part L_0x55b1742d57d0, 4, 1;
L_0x55b1742d8ea0 .part L_0x55b1742daaa0, 3, 1;
L_0x55b1742d9540 .part L_0x55b1742d5c00, 6, 1;
L_0x55b1742d9670 .part L_0x55b1742d57d0, 5, 1;
L_0x55b1742d9900 .part L_0x55b1742daaa0, 4, 1;
L_0x55b1742d9e40 .part L_0x55b1742d5c00, 7, 1;
L_0x55b1742da0e0 .part L_0x55b1742d57d0, 6, 1;
L_0x55b1742da290 .part L_0x55b1742daaa0, 5, 1;
LS_0x55b1742da4b0_0_0 .concat8 [ 1 1 1 1], L_0x55b1742da730, L_0x55b1742d6510, L_0x55b1742d6c40, L_0x55b1742d7500;
LS_0x55b1742da4b0_0_4 .concat8 [ 1 1 1 1], L_0x55b1742d7fc0, L_0x55b1742d8700, L_0x55b1742d9190, L_0x55b1742d9a10;
L_0x55b1742da4b0 .concat8 [ 4 4 0 0], LS_0x55b1742da4b0_0_0, LS_0x55b1742da4b0_0_4;
L_0x55b1742da730 .part L_0x55b1742d5c00, 0, 1;
LS_0x55b1742daaa0_0_0 .concat [ 1 1 1 1], L_0x55b1742d67c0, L_0x55b1742d6f40, L_0x55b1742d77b0, L_0x55b1742d8220;
LS_0x55b1742daaa0_0_4 .concat [ 1 1 1 1], L_0x55b1742d89b0, L_0x55b1742d93f0, L_0x55b1742d9cf0, o0x7f03372ec7a8;
L_0x55b1742daaa0 .concat [ 4 4 0 0], LS_0x55b1742daaa0_0_0, LS_0x55b1742daaa0_0_4;
S_0x55b1742a92b0 .scope module, "add1" "ADD_full" 3 14, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d1860 .functor XOR 1, L_0x55b1742d1e90, L_0x55b1742d1fc0, C4<0>, C4<0>;
L_0x55b1742d1960 .functor XOR 1, L_0x55b1742d1860, L_0x55b1742d20f0, C4<0>, C4<0>;
L_0x55b1742d1a50 .functor AND 1, L_0x55b1742d1e90, L_0x55b1742d1fc0, C4<1>, C4<1>;
L_0x55b1742d1b90 .functor XOR 1, L_0x55b1742d1e90, L_0x55b1742d1fc0, C4<0>, C4<0>;
L_0x55b1742d1c30 .functor AND 1, L_0x55b1742d20f0, L_0x55b1742d1b90, C4<1>, C4<1>;
L_0x55b1742d1d40 .functor OR 1, L_0x55b1742d1a50, L_0x55b1742d1c30, C4<0>, C4<0>;
v0x55b1742a90e0_0 .net *"_ivl_0", 0 0, L_0x55b1742d1860;  1 drivers
v0x55b1742a6580_0 .net *"_ivl_4", 0 0, L_0x55b1742d1a50;  1 drivers
v0x55b1742a3a20_0 .net *"_ivl_6", 0 0, L_0x55b1742d1b90;  1 drivers
v0x55b1742a0ec0_0 .net *"_ivl_8", 0 0, L_0x55b1742d1c30;  1 drivers
v0x55b17429e510_0 .net "a", 0 0, L_0x55b1742d1e90;  1 drivers
v0x55b17429e800_0 .net "b", 0 0, L_0x55b1742d1fc0;  1 drivers
v0x55b1742af9e0_0 .net "c_out", 0 0, L_0x55b1742d1d40;  1 drivers
v0x55b1742c7590_0 .net "cin", 0 0, L_0x55b1742d20f0;  1 drivers
v0x55b1742c7650_0 .net "sum", 0 0, L_0x55b1742d1960;  1 drivers
S_0x55b1742abe10 .scope module, "add10" "ADD_full" 3 24, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d6bd0 .functor XOR 1, L_0x55b1742d7090, L_0x55b1742d71c0, C4<0>, C4<0>;
L_0x55b1742d6c40 .functor XOR 1, L_0x55b1742d6bd0, L_0x55b1742d73f0, C4<0>, C4<0>;
L_0x55b1742d6cb0 .functor AND 1, L_0x55b1742d7090, L_0x55b1742d71c0, C4<1>, C4<1>;
L_0x55b1742d6dc0 .functor XOR 1, L_0x55b1742d7090, L_0x55b1742d71c0, C4<0>, C4<0>;
L_0x55b1742d6e30 .functor AND 1, L_0x55b1742d73f0, L_0x55b1742d6dc0, C4<1>, C4<1>;
L_0x55b1742d6f40 .functor OR 1, L_0x55b1742d6cb0, L_0x55b1742d6e30, C4<0>, C4<0>;
v0x55b1742c77d0_0 .net *"_ivl_0", 0 0, L_0x55b1742d6bd0;  1 drivers
v0x55b1742c78b0_0 .net *"_ivl_4", 0 0, L_0x55b1742d6cb0;  1 drivers
v0x55b1742c7990_0 .net *"_ivl_6", 0 0, L_0x55b1742d6dc0;  1 drivers
v0x55b1742c7a50_0 .net *"_ivl_8", 0 0, L_0x55b1742d6e30;  1 drivers
v0x55b1742c7b30_0 .net "a", 0 0, L_0x55b1742d7090;  1 drivers
v0x55b1742c7bf0_0 .net "b", 0 0, L_0x55b1742d71c0;  1 drivers
v0x55b1742c7cb0_0 .net "c_out", 0 0, L_0x55b1742d6f40;  1 drivers
v0x55b1742c7d70_0 .net "cin", 0 0, L_0x55b1742d73f0;  1 drivers
v0x55b1742c7e30_0 .net "sum", 0 0, L_0x55b1742d6c40;  1 drivers
S_0x55b1742ae970 .scope module, "add11" "ADD_full" 3 25, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d7490 .functor XOR 1, L_0x55b1742d7900, L_0x55b1742d7bd0, C4<0>, C4<0>;
L_0x55b1742d7500 .functor XOR 1, L_0x55b1742d7490, L_0x55b1742d7d90, C4<0>, C4<0>;
L_0x55b1742d7570 .functor AND 1, L_0x55b1742d7900, L_0x55b1742d7bd0, C4<1>, C4<1>;
L_0x55b1742d7630 .functor XOR 1, L_0x55b1742d7900, L_0x55b1742d7bd0, C4<0>, C4<0>;
L_0x55b1742d76a0 .functor AND 1, L_0x55b1742d7d90, L_0x55b1742d7630, C4<1>, C4<1>;
L_0x55b1742d77b0 .functor OR 1, L_0x55b1742d7570, L_0x55b1742d76a0, C4<0>, C4<0>;
v0x55b1742c8020_0 .net *"_ivl_0", 0 0, L_0x55b1742d7490;  1 drivers
v0x55b1742c8100_0 .net *"_ivl_4", 0 0, L_0x55b1742d7570;  1 drivers
v0x55b1742c81e0_0 .net *"_ivl_6", 0 0, L_0x55b1742d7630;  1 drivers
v0x55b1742c82d0_0 .net *"_ivl_8", 0 0, L_0x55b1742d76a0;  1 drivers
v0x55b1742c83b0_0 .net "a", 0 0, L_0x55b1742d7900;  1 drivers
v0x55b1742c8470_0 .net "b", 0 0, L_0x55b1742d7bd0;  1 drivers
v0x55b1742c8530_0 .net "c_out", 0 0, L_0x55b1742d77b0;  1 drivers
v0x55b1742c85f0_0 .net "cin", 0 0, L_0x55b1742d7d90;  1 drivers
v0x55b1742c86b0_0 .net "sum", 0 0, L_0x55b1742d7500;  1 drivers
S_0x55b174291820 .scope module, "add12" "ADD_full" 3 26, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d7f50 .functor XOR 1, L_0x55b1742d8370, L_0x55b1742d84a0, C4<0>, C4<0>;
L_0x55b1742d7fc0 .functor XOR 1, L_0x55b1742d7f50, L_0x55b1742d7e30, C4<0>, C4<0>;
L_0x55b1742d8030 .functor AND 1, L_0x55b1742d8370, L_0x55b1742d84a0, C4<1>, C4<1>;
L_0x55b1742d80a0 .functor XOR 1, L_0x55b1742d8370, L_0x55b1742d84a0, C4<0>, C4<0>;
L_0x55b1742d8110 .functor AND 1, L_0x55b1742d7e30, L_0x55b1742d80a0, C4<1>, C4<1>;
L_0x55b1742d8220 .functor OR 1, L_0x55b1742d8030, L_0x55b1742d8110, C4<0>, C4<0>;
v0x55b1742c88a0_0 .net *"_ivl_0", 0 0, L_0x55b1742d7f50;  1 drivers
v0x55b1742c89a0_0 .net *"_ivl_4", 0 0, L_0x55b1742d8030;  1 drivers
v0x55b1742c8a80_0 .net *"_ivl_6", 0 0, L_0x55b1742d80a0;  1 drivers
v0x55b1742c8b70_0 .net *"_ivl_8", 0 0, L_0x55b1742d8110;  1 drivers
v0x55b1742c8c50_0 .net "a", 0 0, L_0x55b1742d8370;  1 drivers
v0x55b1742c8d10_0 .net "b", 0 0, L_0x55b1742d84a0;  1 drivers
v0x55b1742c8dd0_0 .net "c_out", 0 0, L_0x55b1742d8220;  1 drivers
v0x55b1742c8e90_0 .net "cin", 0 0, L_0x55b1742d7e30;  1 drivers
v0x55b1742c8f50_0 .net "sum", 0 0, L_0x55b1742d7fc0;  1 drivers
S_0x55b174294380 .scope module, "add13" "ADD_full" 3 27, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d7ed0 .functor XOR 1, L_0x55b1742d8b00, L_0x55b1742d8d70, C4<0>, C4<0>;
L_0x55b1742d8700 .functor XOR 1, L_0x55b1742d7ed0, L_0x55b1742d8ea0, C4<0>, C4<0>;
L_0x55b1742d8770 .functor AND 1, L_0x55b1742d8b00, L_0x55b1742d8d70, C4<1>, C4<1>;
L_0x55b1742d8830 .functor XOR 1, L_0x55b1742d8b00, L_0x55b1742d8d70, C4<0>, C4<0>;
L_0x55b1742d88a0 .functor AND 1, L_0x55b1742d8ea0, L_0x55b1742d8830, C4<1>, C4<1>;
L_0x55b1742d89b0 .functor OR 1, L_0x55b1742d8770, L_0x55b1742d88a0, C4<0>, C4<0>;
v0x55b1742c9190_0 .net *"_ivl_0", 0 0, L_0x55b1742d7ed0;  1 drivers
v0x55b1742c9290_0 .net *"_ivl_4", 0 0, L_0x55b1742d8770;  1 drivers
v0x55b1742c9370_0 .net *"_ivl_6", 0 0, L_0x55b1742d8830;  1 drivers
v0x55b1742c9430_0 .net *"_ivl_8", 0 0, L_0x55b1742d88a0;  1 drivers
v0x55b1742c9510_0 .net "a", 0 0, L_0x55b1742d8b00;  1 drivers
v0x55b1742c9620_0 .net "b", 0 0, L_0x55b1742d8d70;  1 drivers
v0x55b1742c96e0_0 .net "c_out", 0 0, L_0x55b1742d89b0;  1 drivers
v0x55b1742c97a0_0 .net "cin", 0 0, L_0x55b1742d8ea0;  1 drivers
v0x55b1742c9860_0 .net "sum", 0 0, L_0x55b1742d8700;  1 drivers
S_0x55b1742b0bc0 .scope module, "add14" "ADD_full" 3 28, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d9120 .functor XOR 1, L_0x55b1742d9540, L_0x55b1742d9670, C4<0>, C4<0>;
L_0x55b1742d9190 .functor XOR 1, L_0x55b1742d9120, L_0x55b1742d9900, C4<0>, C4<0>;
L_0x55b1742d9200 .functor AND 1, L_0x55b1742d9540, L_0x55b1742d9670, C4<1>, C4<1>;
L_0x55b1742d9270 .functor XOR 1, L_0x55b1742d9540, L_0x55b1742d9670, C4<0>, C4<0>;
L_0x55b1742d92e0 .functor AND 1, L_0x55b1742d9900, L_0x55b1742d9270, C4<1>, C4<1>;
L_0x55b1742d93f0 .functor OR 1, L_0x55b1742d9200, L_0x55b1742d92e0, C4<0>, C4<0>;
v0x55b1742c9a50_0 .net *"_ivl_0", 0 0, L_0x55b1742d9120;  1 drivers
v0x55b1742c9b50_0 .net *"_ivl_4", 0 0, L_0x55b1742d9200;  1 drivers
v0x55b1742c9c30_0 .net *"_ivl_6", 0 0, L_0x55b1742d9270;  1 drivers
v0x55b1742c9d20_0 .net *"_ivl_8", 0 0, L_0x55b1742d92e0;  1 drivers
v0x55b1742c9e00_0 .net "a", 0 0, L_0x55b1742d9540;  1 drivers
v0x55b1742c9f10_0 .net "b", 0 0, L_0x55b1742d9670;  1 drivers
v0x55b1742c9fd0_0 .net "c_out", 0 0, L_0x55b1742d93f0;  1 drivers
v0x55b1742ca090_0 .net "cin", 0 0, L_0x55b1742d9900;  1 drivers
v0x55b1742ca150_0 .net "sum", 0 0, L_0x55b1742d9190;  1 drivers
S_0x55b1742ca340 .scope module, "add15" "ADD_full" 3 29, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d99a0 .functor XOR 1, L_0x55b1742d9e40, L_0x55b1742da0e0, C4<0>, C4<0>;
L_0x55b1742d9a10 .functor XOR 1, L_0x55b1742d99a0, L_0x55b1742da290, C4<0>, C4<0>;
L_0x55b1742d9a80 .functor AND 1, L_0x55b1742d9e40, L_0x55b1742da0e0, C4<1>, C4<1>;
L_0x55b1742d9b40 .functor XOR 1, L_0x55b1742d9e40, L_0x55b1742da0e0, C4<0>, C4<0>;
L_0x55b1742d9be0 .functor AND 1, L_0x55b1742da290, L_0x55b1742d9b40, C4<1>, C4<1>;
L_0x55b1742d9cf0 .functor OR 1, L_0x55b1742d9a80, L_0x55b1742d9be0, C4<0>, C4<0>;
v0x55b1742ca4d0_0 .net *"_ivl_0", 0 0, L_0x55b1742d99a0;  1 drivers
v0x55b1742ca5d0_0 .net *"_ivl_4", 0 0, L_0x55b1742d9a80;  1 drivers
v0x55b1742ca6b0_0 .net *"_ivl_6", 0 0, L_0x55b1742d9b40;  1 drivers
v0x55b1742ca7a0_0 .net *"_ivl_8", 0 0, L_0x55b1742d9be0;  1 drivers
v0x55b1742ca880_0 .net "a", 0 0, L_0x55b1742d9e40;  1 drivers
v0x55b1742ca990_0 .net "b", 0 0, L_0x55b1742da0e0;  1 drivers
v0x55b1742caa50_0 .net "c_out", 0 0, L_0x55b1742d9cf0;  1 drivers
v0x55b1742cab10_0 .net "cin", 0 0, L_0x55b1742da290;  1 drivers
v0x55b1742cabd0_0 .net "sum", 0 0, L_0x55b1742d9a10;  1 drivers
S_0x55b1742cadc0 .scope module, "add2" "ADD_full" 3 15, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d2190 .functor XOR 1, L_0x55b1742d26d0, L_0x55b1742d2830, C4<0>, C4<0>;
L_0x55b1742d2200 .functor XOR 1, L_0x55b1742d2190, L_0x55b1742d2960, C4<0>, C4<0>;
L_0x55b1742d22c0 .functor AND 1, L_0x55b1742d26d0, L_0x55b1742d2830, C4<1>, C4<1>;
L_0x55b1742d23d0 .functor XOR 1, L_0x55b1742d26d0, L_0x55b1742d2830, C4<0>, C4<0>;
L_0x55b1742d2470 .functor AND 1, L_0x55b1742d2960, L_0x55b1742d23d0, C4<1>, C4<1>;
L_0x55b1742d2580 .functor OR 1, L_0x55b1742d22c0, L_0x55b1742d2470, C4<0>, C4<0>;
v0x55b1742caf50_0 .net *"_ivl_0", 0 0, L_0x55b1742d2190;  1 drivers
v0x55b1742cb050_0 .net *"_ivl_4", 0 0, L_0x55b1742d22c0;  1 drivers
v0x55b1742cb130_0 .net *"_ivl_6", 0 0, L_0x55b1742d23d0;  1 drivers
v0x55b1742cb220_0 .net *"_ivl_8", 0 0, L_0x55b1742d2470;  1 drivers
v0x55b1742cb300_0 .net "a", 0 0, L_0x55b1742d26d0;  1 drivers
v0x55b1742cb410_0 .net "b", 0 0, L_0x55b1742d2830;  1 drivers
v0x55b1742cb4d0_0 .net "c_out", 0 0, L_0x55b1742d2580;  1 drivers
v0x55b1742cb590_0 .net "cin", 0 0, L_0x55b1742d2960;  1 drivers
v0x55b1742cb650_0 .net "sum", 0 0, L_0x55b1742d2200;  1 drivers
S_0x55b1742cb840 .scope module, "add3" "ADD_full" 3 16, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d2a40 .functor XOR 1, L_0x55b1742d2f30, L_0x55b1742d30f0, C4<0>, C4<0>;
L_0x55b1742d2ab0 .functor XOR 1, L_0x55b1742d2a40, L_0x55b1742d3300, C4<0>, C4<0>;
L_0x55b1742d2b20 .functor AND 1, L_0x55b1742d2f30, L_0x55b1742d30f0, C4<1>, C4<1>;
L_0x55b1742d2c30 .functor XOR 1, L_0x55b1742d2f30, L_0x55b1742d30f0, C4<0>, C4<0>;
L_0x55b1742d2cd0 .functor AND 1, L_0x55b1742d3300, L_0x55b1742d2c30, C4<1>, C4<1>;
L_0x55b1742d2de0 .functor OR 1, L_0x55b1742d2b20, L_0x55b1742d2cd0, C4<0>, C4<0>;
v0x55b1742cbae0_0 .net *"_ivl_0", 0 0, L_0x55b1742d2a40;  1 drivers
v0x55b1742cbbe0_0 .net *"_ivl_4", 0 0, L_0x55b1742d2b20;  1 drivers
v0x55b1742cbcc0_0 .net *"_ivl_6", 0 0, L_0x55b1742d2c30;  1 drivers
v0x55b1742cbdb0_0 .net *"_ivl_8", 0 0, L_0x55b1742d2cd0;  1 drivers
v0x55b1742cbe90_0 .net "a", 0 0, L_0x55b1742d2f30;  1 drivers
v0x55b1742cbf50_0 .net "b", 0 0, L_0x55b1742d30f0;  1 drivers
v0x55b1742cc010_0 .net "c_out", 0 0, L_0x55b1742d2de0;  1 drivers
v0x55b1742cc0d0_0 .net "cin", 0 0, L_0x55b1742d3300;  1 drivers
v0x55b1742cc190_0 .net "sum", 0 0, L_0x55b1742d2ab0;  1 drivers
S_0x55b1742cc380 .scope module, "add4" "ADD_full" 3 17, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d33a0 .functor XOR 1, L_0x55b1742d37a0, L_0x55b1742d3930, C4<0>, C4<0>;
L_0x55b1742d3410 .functor XOR 1, L_0x55b1742d33a0, L_0x55b1742d3a60, C4<0>, C4<0>;
L_0x55b1742d3480 .functor AND 1, L_0x55b1742d37a0, L_0x55b1742d3930, C4<1>, C4<1>;
L_0x55b1742d34f0 .functor XOR 1, L_0x55b1742d37a0, L_0x55b1742d3930, C4<0>, C4<0>;
L_0x55b1742d3590 .functor AND 1, L_0x55b1742d3a60, L_0x55b1742d34f0, C4<1>, C4<1>;
L_0x55b1742d3650 .functor OR 1, L_0x55b1742d3480, L_0x55b1742d3590, C4<0>, C4<0>;
v0x55b1742cc590_0 .net *"_ivl_0", 0 0, L_0x55b1742d33a0;  1 drivers
v0x55b1742cc690_0 .net *"_ivl_4", 0 0, L_0x55b1742d3480;  1 drivers
v0x55b1742cc770_0 .net *"_ivl_6", 0 0, L_0x55b1742d34f0;  1 drivers
v0x55b1742cc860_0 .net *"_ivl_8", 0 0, L_0x55b1742d3590;  1 drivers
v0x55b1742cc940_0 .net "a", 0 0, L_0x55b1742d37a0;  1 drivers
v0x55b1742cca50_0 .net "b", 0 0, L_0x55b1742d3930;  1 drivers
v0x55b1742ccb10_0 .net "c_out", 0 0, L_0x55b1742d3650;  1 drivers
v0x55b1742ccbd0_0 .net "cin", 0 0, L_0x55b1742d3a60;  1 drivers
v0x55b1742ccc90_0 .net "sum", 0 0, L_0x55b1742d3410;  1 drivers
S_0x55b1742cce80 .scope module, "add5" "ADD_full" 3 18, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d3c00 .functor XOR 1, L_0x55b1742d4030, L_0x55b1742d4160, C4<0>, C4<0>;
L_0x55b1742d3c70 .functor XOR 1, L_0x55b1742d3c00, L_0x55b1742d4310, C4<0>, C4<0>;
L_0x55b1742d3ce0 .functor AND 1, L_0x55b1742d4030, L_0x55b1742d4160, C4<1>, C4<1>;
L_0x55b1742d3d80 .functor XOR 1, L_0x55b1742d4030, L_0x55b1742d4160, C4<0>, C4<0>;
L_0x55b1742d3e20 .functor AND 1, L_0x55b1742d4310, L_0x55b1742d3d80, C4<1>, C4<1>;
L_0x55b1742d3ee0 .functor OR 1, L_0x55b1742d3ce0, L_0x55b1742d3e20, C4<0>, C4<0>;
v0x55b1742cd090_0 .net *"_ivl_0", 0 0, L_0x55b1742d3c00;  1 drivers
v0x55b1742cd190_0 .net *"_ivl_4", 0 0, L_0x55b1742d3ce0;  1 drivers
v0x55b1742cd270_0 .net *"_ivl_6", 0 0, L_0x55b1742d3d80;  1 drivers
v0x55b1742cd360_0 .net *"_ivl_8", 0 0, L_0x55b1742d3e20;  1 drivers
v0x55b1742cd440_0 .net "a", 0 0, L_0x55b1742d4030;  1 drivers
v0x55b1742cd550_0 .net "b", 0 0, L_0x55b1742d4160;  1 drivers
v0x55b1742cd610_0 .net "c_out", 0 0, L_0x55b1742d3ee0;  1 drivers
v0x55b1742cd6d0_0 .net "cin", 0 0, L_0x55b1742d4310;  1 drivers
v0x55b1742cd790_0 .net "sum", 0 0, L_0x55b1742d3c70;  1 drivers
S_0x55b1742cd980 .scope module, "add6" "ADD_full" 3 19, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d3b90 .functor XOR 1, L_0x55b1742d4810, L_0x55b1742d49d0, C4<0>, C4<0>;
L_0x55b1742d43b0 .functor XOR 1, L_0x55b1742d3b90, L_0x55b1742d4b00, C4<0>, C4<0>;
L_0x55b1742d4420 .functor AND 1, L_0x55b1742d4810, L_0x55b1742d49d0, C4<1>, C4<1>;
L_0x55b1742d4510 .functor XOR 1, L_0x55b1742d4810, L_0x55b1742d49d0, C4<0>, C4<0>;
L_0x55b1742d45b0 .functor AND 1, L_0x55b1742d4b00, L_0x55b1742d4510, C4<1>, C4<1>;
L_0x55b1742d46c0 .functor OR 1, L_0x55b1742d4420, L_0x55b1742d45b0, C4<0>, C4<0>;
v0x55b1742cdb90_0 .net *"_ivl_0", 0 0, L_0x55b1742d3b90;  1 drivers
v0x55b1742cdc90_0 .net *"_ivl_4", 0 0, L_0x55b1742d4420;  1 drivers
v0x55b1742cdd70_0 .net *"_ivl_6", 0 0, L_0x55b1742d4510;  1 drivers
v0x55b1742cde60_0 .net *"_ivl_8", 0 0, L_0x55b1742d45b0;  1 drivers
v0x55b1742cdf40_0 .net "a", 0 0, L_0x55b1742d4810;  1 drivers
v0x55b1742ce050_0 .net "b", 0 0, L_0x55b1742d49d0;  1 drivers
v0x55b1742ce110_0 .net "c_out", 0 0, L_0x55b1742d46c0;  1 drivers
v0x55b1742ce1d0_0 .net "cin", 0 0, L_0x55b1742d4b00;  1 drivers
v0x55b1742ce290_0 .net "sum", 0 0, L_0x55b1742d43b0;  1 drivers
S_0x55b1742ce480 .scope module, "add7" "ADD_full" 3 20, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d4c40 .functor XOR 1, L_0x55b1742d5110, L_0x55b1742d51b0, C4<0>, C4<0>;
L_0x55b1742d4cb0 .functor XOR 1, L_0x55b1742d4c40, L_0x55b1742d4ba0, C4<0>, C4<0>;
L_0x55b1742d4d20 .functor AND 1, L_0x55b1742d5110, L_0x55b1742d51b0, C4<1>, C4<1>;
L_0x55b1742d4e10 .functor XOR 1, L_0x55b1742d5110, L_0x55b1742d51b0, C4<0>, C4<0>;
L_0x55b1742d4eb0 .functor AND 1, L_0x55b1742d4ba0, L_0x55b1742d4e10, C4<1>, C4<1>;
L_0x55b1742d4fc0 .functor OR 1, L_0x55b1742d4d20, L_0x55b1742d4eb0, C4<0>, C4<0>;
v0x55b1742ce690_0 .net *"_ivl_0", 0 0, L_0x55b1742d4c40;  1 drivers
v0x55b1742ce790_0 .net *"_ivl_4", 0 0, L_0x55b1742d4d20;  1 drivers
v0x55b1742ce870_0 .net *"_ivl_6", 0 0, L_0x55b1742d4e10;  1 drivers
v0x55b1742ce960_0 .net *"_ivl_8", 0 0, L_0x55b1742d4eb0;  1 drivers
v0x55b1742cea40_0 .net "a", 0 0, L_0x55b1742d5110;  1 drivers
v0x55b1742ceb50_0 .net "b", 0 0, L_0x55b1742d51b0;  1 drivers
v0x55b1742cec10_0 .net "c_out", 0 0, L_0x55b1742d4fc0;  1 drivers
v0x55b1742cecd0_0 .net "cin", 0 0, L_0x55b1742d4ba0;  1 drivers
v0x55b1742ced90_0 .net "sum", 0 0, L_0x55b1742d4cb0;  1 drivers
S_0x55b1742cef80 .scope module, "add8" "ADD_full" 3 21, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d5300 .functor XOR 1, L_0x55b1742d5f70, L_0x55b1742d60e0, C4<0>, C4<0>;
L_0x55b1742d5370 .functor XOR 1, L_0x55b1742d5300, L_0x55b1742d6210, C4<0>, C4<0>;
L_0x55b1742d53e0 .functor AND 1, L_0x55b1742d5f70, L_0x55b1742d60e0, C4<1>, C4<1>;
L_0x55b1742d54d0 .functor XOR 1, L_0x55b1742d5f70, L_0x55b1742d60e0, C4<0>, C4<0>;
L_0x55b1742d5570 .functor AND 1, L_0x55b1742d6210, L_0x55b1742d54d0, C4<1>, C4<1>;
L_0x55b1742d5680 .functor OR 1, L_0x55b1742d53e0, L_0x55b1742d5570, C4<0>, C4<0>;
v0x55b1742cf190_0 .net *"_ivl_0", 0 0, L_0x55b1742d5300;  1 drivers
v0x55b1742cf290_0 .net *"_ivl_4", 0 0, L_0x55b1742d53e0;  1 drivers
v0x55b1742cf370_0 .net *"_ivl_6", 0 0, L_0x55b1742d54d0;  1 drivers
v0x55b1742cf460_0 .net *"_ivl_8", 0 0, L_0x55b1742d5570;  1 drivers
v0x55b1742cf540_0 .net "a", 0 0, L_0x55b1742d5f70;  1 drivers
v0x55b1742cf650_0 .net "b", 0 0, L_0x55b1742d60e0;  1 drivers
v0x55b1742cf710_0 .net "c_out", 0 0, L_0x55b1742d5680;  1 drivers
v0x55b1742cf7d0_0 .net "cin", 0 0, L_0x55b1742d6210;  1 drivers
v0x55b1742cf890_0 .net "sum", 0 0, L_0x55b1742d5370;  1 drivers
S_0x55b1742cfa80 .scope module, "add9" "ADD_full" 3 23, 3 48 0, S_0x55b174279720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55b1742d64a0 .functor XOR 1, L_0x55b1742d6910, L_0x55b1742d69b0, C4<0>, C4<0>;
L_0x7f03372a1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b1742d6510 .functor XOR 1, L_0x55b1742d64a0, L_0x7f03372a1018, C4<0>, C4<0>;
L_0x55b1742d6580 .functor AND 1, L_0x55b1742d6910, L_0x55b1742d69b0, C4<1>, C4<1>;
L_0x55b1742d6640 .functor XOR 1, L_0x55b1742d6910, L_0x55b1742d69b0, C4<0>, C4<0>;
L_0x55b1742d66b0 .functor AND 1, L_0x7f03372a1018, L_0x55b1742d6640, C4<1>, C4<1>;
L_0x55b1742d67c0 .functor OR 1, L_0x55b1742d6580, L_0x55b1742d66b0, C4<0>, C4<0>;
v0x55b1742cfc90_0 .net *"_ivl_0", 0 0, L_0x55b1742d64a0;  1 drivers
v0x55b1742cfd90_0 .net *"_ivl_4", 0 0, L_0x55b1742d6580;  1 drivers
v0x55b1742cfe70_0 .net *"_ivl_6", 0 0, L_0x55b1742d6640;  1 drivers
v0x55b1742cff60_0 .net *"_ivl_8", 0 0, L_0x55b1742d66b0;  1 drivers
v0x55b1742d0040_0 .net "a", 0 0, L_0x55b1742d6910;  1 drivers
v0x55b1742d0150_0 .net "b", 0 0, L_0x55b1742d69b0;  1 drivers
v0x55b1742d0210_0 .net "c_out", 0 0, L_0x55b1742d67c0;  1 drivers
v0x55b1742d02d0_0 .net "cin", 0 0, L_0x7f03372a1018;  1 drivers
v0x55b1742d0390_0 .net "sum", 0 0, L_0x55b1742d6510;  1 drivers
    .scope S_0x55b174279720;
T_0 ;
    %wait E_0x55b17428bb10;
    %load/vec4 v0x55b1742d0db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b1742d1030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b1742d0c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b1742d0f50_0;
    %assign/vec4 v0x55b1742d1030_0, 0;
    %load/vec4 v0x55b1742d09e0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55b1742d0c60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b17427f5d0;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b17427f5d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1742d1550_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x55b1742d1550_0;
    %inv;
    %store/vec4 v0x55b1742d1550_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55b17427f5d0;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55b1742d12f0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55b1742d13b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1742d14b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b1742d12f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b1742d13b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x55b1742d12f0_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x55b1742d13b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1742d14b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 75, 0, 8;
    %store/vec4 v0x55b1742d12f0_0, 0, 8;
    %pushi/vec4 75, 0, 8;
    %store/vec4 v0x55b1742d13b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1742d14b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55b1742d12f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55b1742d13b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1742d14b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55b1742d12f0_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x55b1742d13b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1742d14b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55b17427f5d0;
T_4 ;
    %delay 1000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb_csa_8bit.v";
    "./CSA_8bit.v";
