
*** Running vivado
    with args -log system_top_level_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top_level_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 642.922 ; gain = 33.730
Command: link_design -top system_top_level_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1223.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_board.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_board.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.344 ; gain = 60.129
Finished Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Parsing XDC File [D:/Logic_Synthesis/5/E10/xdc/synth.xdc]
Finished Parsing XDC File [D:/Logic_Synthesis/5/E10/xdc/synth.xdc]
Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_late.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_late.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:09 . Memory (MB): peak = 1283.344 ; gain = 640.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1283.344 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 14f04faf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.901 . Memory (MB): peak = 1302.262 ; gain = 18.918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc7f5608

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: abd227a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6d9a6de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: c2187c32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c2187c32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a984df39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1501.164 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a99d1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1501.164 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a99d1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1501.164 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a99d1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1501.164 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1501.164 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: a99d1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1501.164 ; gain = 217.820
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_level_wrapper_drc_opted.rpt -pb system_top_level_wrapper_drc_opted.pb -rpx system_top_level_wrapper_drc_opted.rpx
Command: report_drc -file system_top_level_wrapper_drc_opted.rpt -pb system_top_level_wrapper_drc_opted.pb -rpx system_top_level_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1543.137 ; gain = 41.973
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8be1782e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.934 . Memory (MB): peak = 1543.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 110b155eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 149c7a1ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 149c7a1ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 149c7a1ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14bf930a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c6da86ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1debc00b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 172386ca7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 172386ca7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 194646f59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c2a28b01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 108e6a4ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fc0d5c32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b9047a39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19f644eca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1988d9792

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1988d9792

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fe426e96

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.372 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c6b2d5a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1543.137 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 8469fc60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fe426e96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.372. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1355f5d37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1355f5d37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1355f5d37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1355f5d37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.137 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b4c550cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000
Ending Placer Task | Checksum: e6144f9e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1543.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_top_level_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1543.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_level_wrapper_utilization_placed.rpt -pb system_top_level_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_level_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1543.137 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1544.699 ; gain = 1.563
INFO: [Common 17-1381] The checkpoint 'D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 554b394a ConstDB: 0 ShapeSum: 90c91654 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e1180a2b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.121 ; gain = 93.395
Post Restoration Checksum: NetGraph: d6b2ec3b NumContArr: a651df0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e1180a2b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.121 ; gain = 93.395

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e1180a2b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1653.660 ; gain = 99.934

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e1180a2b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1653.660 ; gain = 99.934
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fee97bac

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.227 ; gain = 113.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.358 | TNS=0.000  | WHS=-0.201 | THS=-19.628|

Phase 2 Router Initialization | Checksum: c0e40302

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.227 ; gain = 113.500

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 362
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 362
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c0e40302

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1671.184 ; gain = 117.457
Phase 3 Initial Routing | Checksum: 25a1bb3d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.171 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1661b7a65

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.171 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 115536ce6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457
Phase 4 Rip-up And Reroute | Checksum: 115536ce6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 115536ce6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 115536ce6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457
Phase 5 Delay and Skew Optimization | Checksum: 115536ce6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ae29d97c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.320 | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 142e34e46

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457
Phase 6 Post Hold Fix | Checksum: 142e34e46

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0935073 %
  Global Horizontal Routing Utilization  = 0.0906863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10509094f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10509094f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d5887a3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.320 | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17d5887a3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.184 ; gain = 117.457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1671.184 ; gain = 126.484
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1680.824 ; gain = 9.641
INFO: [Common 17-1381] The checkpoint 'D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_level_wrapper_drc_routed.rpt -pb system_top_level_wrapper_drc_routed.pb -rpx system_top_level_wrapper_drc_routed.rpx
Command: report_drc -file system_top_level_wrapper_drc_routed.rpt -pb system_top_level_wrapper_drc_routed.pb -rpx system_top_level_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_level_wrapper_methodology_drc_routed.rpt -pb system_top_level_wrapper_methodology_drc_routed.pb -rpx system_top_level_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_top_level_wrapper_methodology_drc_routed.rpt -pb system_top_level_wrapper_methodology_drc_routed.pb -rpx system_top_level_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/system_top_level_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_top_level_wrapper_power_routed.rpt -pb system_top_level_wrapper_power_summary_routed.pb -rpx system_top_level_wrapper_power_routed.rpx
Command: report_power -file system_top_level_wrapper_power_routed.rpt -pb system_top_level_wrapper_power_summary_routed.pb -rpx system_top_level_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_top_level_wrapper_route_status.rpt -pb system_top_level_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_level_wrapper_timing_summary_routed.rpt -pb system_top_level_wrapper_timing_summary_routed.pb -rpx system_top_level_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_level_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_level_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_level_wrapper_bus_skew_routed.rpt -pb system_top_level_wrapper_bus_skew_routed.pb -rpx system_top_level_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  3 17:50:17 2021...

*** Running vivado
    with args -log system_top_level_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top_level_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top_level_wrapper.tcl -notrace
Command: open_checkpoint system_top_level_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 621.781 ; gain = 3.676
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1203.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1274.941 ; gain = 9.199
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1274.941 ; gain = 9.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1274.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1274.941 ; gain = 667.203
Command: write_bitstream -force system_top_level_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top_level_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Logic_Synthesis/5/E10/syn/synth_top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb  3 17:52:13 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1775.289 ; gain = 500.348
INFO: [Common 17-206] Exiting Vivado at Wed Feb  3 17:52:14 2021...
