<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - mono.info - mini/simd-intrinsics.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">mini</a> - simd-intrinsics.c<span style="font-size: 80%;"> (source / <a href="simd-intrinsics.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">mono.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">765</td>
            <td class="headerCovTableEntry">927</td>
            <td class="headerCovTableEntryMed">82.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-01-18 17:24:17</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">48</td>
            <td class="headerCovTableEntry">54</td>
            <td class="headerCovTableEntryMed">88.9 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * simd-instrisics.c: simd support for intrinsics
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Author:
<span class="lineNum">       5 </span>            :  *   Rodrigo Kumpera (rkumpera@novell.com)
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * (C) 2008 Novell, Inc.
<span class="lineNum">       8 </span>            :  */
<span class="lineNum">       9 </span>            : 
<span class="lineNum">      10 </span>            : #include &lt;config.h&gt;
<span class="lineNum">      11 </span>            : #include &lt;stdio.h&gt;
<span class="lineNum">      12 </span>            : 
<span class="lineNum">      13 </span>            : #include &quot;mini.h&quot;
<span class="lineNum">      14 </span>            : #include &quot;ir-emit.h&quot;
<span class="lineNum">      15 </span>            : #include &quot;mono/utils/bsearch.h&quot;
<span class="lineNum">      16 </span>            : #include &lt;mono/metadata/abi-details.h&gt;
<span class="lineNum">      17 </span>            : 
<span class="lineNum">      18 </span>            : /*
<span class="lineNum">      19 </span>            : General notes on SIMD intrinsics
<span class="lineNum">      20 </span>            : 
<span class="lineNum">      21 </span>            : TODO handle operands with non SIMD args, such as op_Addition (Vector4f, float)
<span class="lineNum">      22 </span>            : TODO optimize r4const in .ctor so it doesn't go into the FP stack first
<span class="lineNum">      23 </span>            : TODO extend op_to_op_dest_membase to handle simd ops
<span class="lineNum">      24 </span>            : TODO add support for indexed versions of simd ops
<span class="lineNum">      25 </span>            : TODO to an amd64 port and figure out how to properly handle extractors/.ctor
<span class="lineNum">      26 </span>            : TODO make sure locals, arguments and spills are properly aligned.
<span class="lineNum">      27 </span>            : TODO add support for fusing a XMOVE into a simd op in mono_spill_global_vars.
<span class="lineNum">      28 </span>            : TODO add stuff to man pages
<span class="lineNum">      29 </span>            : TODO document this under /docs
<span class="lineNum">      30 </span>            : TODO make passing a xmm as argument not cause it to be LDADDR'ed (introduce an OP_XPUSH)
<span class="lineNum">      31 </span>            : TODO revamp the .ctor sequence as it looks very fragile, maybe use a var just like move_i4_to_f. (or just pinst sse ops) 
<span class="lineNum">      32 </span>            : TODO figure out what's wrong with OP_STOREX_MEMBASE_REG and OP_STOREX_MEMBASE (the 2nd is for imm operands)
<span class="lineNum">      33 </span>            : TODO maybe add SSE3 emulation on top of SSE2, or just implement the corresponding functions using SSE2 intrinsics.
<span class="lineNum">      34 </span>            : TODO pass simd arguments in registers or, at least, add SSE support for pushing large (&gt;=16) valuetypes 
<span class="lineNum">      35 </span>            : TODO pass simd args byval to a non-intrinsic method cause some useless local var load/store to happen.
<span class="lineNum">      36 </span>            : TODO check if we need to init the SSE control word with better precision.
<span class="lineNum">      37 </span>            : TODO add support for 3 reg sources in mini without slowing the common path. Or find a way to make MASKMOVDQU work.
<span class="lineNum">      38 </span>            : TODO make SimdRuntime.get_AccelMode work under AOT
<span class="lineNum">      39 </span>            : TODO patterns such as &quot;a ^= b&quot; generate slower code as the LDADDR op will be copied to a tmp first. Look at adding a indirection reduction pass after the dce pass.
<span class="lineNum">      40 </span>            : TODO extend bounds checking code to support for range checking.  
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : General notes for SIMD intrinsics.
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : -Bad extractor and constructor performance
<span class="lineNum">      45 </span>            : Extracting a float from a XMM is a complete disaster if you are passing it as an argument.
<span class="lineNum">      46 </span>            : It will be loaded in the FP stack just to be pushed on the call stack.
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : A similar thing happens with Vector4f constructor that require float vars to be 
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : The fix for this issue is similar to the one required for r4const as method args. Avoiding the
<span class="lineNum">      51 </span>            : trip to the FP stack is desirable.
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            : -Extractor and constructor code doesn't make sense under amd64. Both currently assume separate banks
<span class="lineNum">      54 </span>            : for simd and fp.
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            : -Promote OP_EXTRACT_I4 to a STORE op
<span class="lineNum">      58 </span>            : The advantage of this change is that it could have a _membase version and promote further optimizations.
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : -Create a MONO_INST_DONT_REGALLOC and use it in all places that MONO_INST_INDIRECT is used
<span class="lineNum">      61 </span>            : without a OP_LDADDR.
<span class="lineNum">      62 </span>            : */
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : #if defined (MONO_ARCH_SIMD_INTRINSICS)
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            : #if defined (DISABLE_JIT)
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : void
<span class="lineNum">      69 </span>            : mono_simd_intrinsics_init (void)
<span class="lineNum">      70 </span>            : {
<span class="lineNum">      71 </span>            : }
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : #else
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span>            : //#define IS_DEBUG_ON(cfg) (0)
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : #define IS_DEBUG_ON(cfg) ((cfg)-&gt;verbose_level &gt;= 3)
<span class="lineNum">      78 </span>            : #define DEBUG(a) do { if (IS_DEBUG_ON(cfg)) { a; } } while (0)
<span class="lineNum">      79 </span>            : enum {
<span class="lineNum">      80 </span>            :         SIMD_EMIT_BINARY,
<span class="lineNum">      81 </span>            :         SIMD_EMIT_UNARY,
<span class="lineNum">      82 </span>            :         SIMD_EMIT_SETTER,
<span class="lineNum">      83 </span>            :         SIMD_EMIT_GETTER,
<span class="lineNum">      84 </span>            :         SIMD_EMIT_GETTER_QWORD,
<span class="lineNum">      85 </span>            :         SIMD_EMIT_CTOR,
<span class="lineNum">      86 </span>            :         SIMD_EMIT_CAST,
<span class="lineNum">      87 </span>            :         SIMD_EMIT_SHUFFLE,
<span class="lineNum">      88 </span>            :         SIMD_EMIT_SHIFT,
<span class="lineNum">      89 </span>            :         SIMD_EMIT_EQUALITY,
<span class="lineNum">      90 </span>            :         SIMD_EMIT_LOAD_ALIGNED,
<span class="lineNum">      91 </span>            :         SIMD_EMIT_STORE,
<span class="lineNum">      92 </span>            :         SIMD_EMIT_EXTRACT_MASK,
<span class="lineNum">      93 </span>            :         SIMD_EMIT_PREFETCH
<span class="lineNum">      94 </span>            : };
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            : #ifdef HAVE_ARRAY_ELEM_INIT
<span class="lineNum">      97 </span>            : #define MSGSTRFIELD(line) MSGSTRFIELD1(line)
<span class="lineNum">      98 </span>            : #define MSGSTRFIELD1(line) str##line
<span class="lineNum">      99 </span>            : static const struct msgstr_t {
<span class="lineNum">     100 </span>            : #define SIMD_METHOD(str,name) char MSGSTRFIELD(__LINE__) [sizeof (str)];
<span class="lineNum">     101 </span>            : #include &quot;simd-methods.h&quot;
<span class="lineNum">     102 </span>            : #undef SIMD_METHOD
<span class="lineNum">     103 </span>            : } method_names = {
<span class="lineNum">     104 </span>            : #define SIMD_METHOD(str,name) str,
<span class="lineNum">     105 </span>            : #include &quot;simd-methods.h&quot;
<span class="lineNum">     106 </span>            : #undef SIMD_METHOD
<span class="lineNum">     107 </span>            : };
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span>            : enum {
<span class="lineNum">     110 </span>            : #define SIMD_METHOD(str,name) name = offsetof (struct msgstr_t, MSGSTRFIELD(__LINE__)),
<span class="lineNum">     111 </span>            : #include &quot;simd-methods.h&quot;
<span class="lineNum">     112 </span>            : };
<span class="lineNum">     113 </span>            : #define method_name(idx) ((const char*)&amp;method_names + (idx))
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            : #else
<span class="lineNum">     116 </span>            : #define SIMD_METHOD(str,name) str,
<span class="lineNum">     117 </span>            : static const char * const method_names [] = {
<span class="lineNum">     118 </span>            : #include &quot;simd-methods.h&quot;
<span class="lineNum">     119 </span>            :         NULL
<span class="lineNum">     120 </span>            : };
<span class="lineNum">     121 </span>            : #undef SIMD_METHOD
<span class="lineNum">     122 </span>            : #define SIMD_METHOD(str,name) name,
<span class="lineNum">     123 </span>            : enum {
<span class="lineNum">     124 </span>            : #include &quot;simd-methods.h&quot;
<span class="lineNum">     125 </span>            :         SN_LAST
<span class="lineNum">     126 </span>            : };
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span>            : #define method_name(idx) (method_names [(idx)])
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            : #endif
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span>            : typedef struct {
<span class="lineNum">     133 </span>            :         guint16 name;
<span class="lineNum">     134 </span>            :         guint16 opcode;
<span class="lineNum">     135 </span>            :         guint8 simd_version_flags;
<span class="lineNum">     136 </span>            :         guint8 simd_emit_mode : 4;
<span class="lineNum">     137 </span>            :         guint8 flags : 4;
<span class="lineNum">     138 </span>            : } SimdIntrinsic;
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span>            : static const SimdIntrinsic vector4f_intrinsics[] = {
<span class="lineNum">     141 </span>            :         { SN_ctor, OP_EXPAND_R4, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     142 </span>            :         { SN_AddSub, OP_ADDSUBPS, SIMD_VERSION_SSE3, SIMD_EMIT_BINARY},
<span class="lineNum">     143 </span>            :         { SN_AndNot, OP_ANDNPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY},
<span class="lineNum">     144 </span>            :         { SN_CompareEqual, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_EQ },
<span class="lineNum">     145 </span>            :         { SN_CompareLessEqual, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_LE },
<span class="lineNum">     146 </span>            :         { SN_CompareLessThan, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_LT },
<span class="lineNum">     147 </span>            :         { SN_CompareNotEqual, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_NEQ },
<span class="lineNum">     148 </span>            :         { SN_CompareNotLessEqual, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_NLE },
<span class="lineNum">     149 </span>            :         { SN_CompareNotLessThan, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_NLT },
<span class="lineNum">     150 </span>            :         { SN_CompareOrdered, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_ORD },
<span class="lineNum">     151 </span>            :         { SN_CompareUnordered, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_UNORD },
<span class="lineNum">     152 </span>            :         { SN_ConvertToDouble, OP_CVTPS2PD, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     153 </span>            :         { SN_ConvertToInt, OP_CVTPS2DQ, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     154 </span>            :         { SN_ConvertToIntTruncated, OP_CVTTPS2DQ, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     155 </span>            :         { SN_DuplicateHigh, OP_DUPPS_HIGH, SIMD_VERSION_SSE3, SIMD_EMIT_UNARY },
<span class="lineNum">     156 </span>            :         { SN_DuplicateLow, OP_DUPPS_LOW, SIMD_VERSION_SSE3, SIMD_EMIT_UNARY },
<span class="lineNum">     157 </span>            :         { SN_HorizontalAdd, OP_HADDPS, SIMD_VERSION_SSE3, SIMD_EMIT_BINARY },
<span class="lineNum">     158 </span>            :         { SN_HorizontalSub, OP_HSUBPS, SIMD_VERSION_SSE3, SIMD_EMIT_BINARY },   
<span class="lineNum">     159 </span>            :         { SN_InterleaveHigh, OP_UNPACK_HIGHPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     160 </span>            :         { SN_InterleaveLow, OP_UNPACK_LOWPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     161 </span>            :         { SN_InvSqrt, OP_RSQRTPS, SIMD_VERSION_SSE1, SIMD_EMIT_UNARY },
<span class="lineNum">     162 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     163 </span>            :         { SN_Max, OP_MAXPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     164 </span>            :         { SN_Min, OP_MINPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     165 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     166 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     167 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     168 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     169 </span>            :         { SN_Reciprocal, OP_RCPPS, SIMD_VERSION_SSE1, SIMD_EMIT_UNARY },
<span class="lineNum">     170 </span>            :         { SN_Shuffle, OP_PSHUFLED, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     171 </span>            :         { SN_Sqrt, OP_SQRTPS, SIMD_VERSION_SSE1, SIMD_EMIT_UNARY },
<span class="lineNum">     172 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     173 </span>            :         { SN_StoreNonTemporal, OP_STOREX_NTA_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     174 </span>            :         { SN_get_W, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     175 </span>            :         { SN_get_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     176 </span>            :         { SN_get_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     177 </span>            :         { SN_get_Z, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     178 </span>            :         { SN_op_Addition, OP_ADDPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     179 </span>            :         { SN_op_BitwiseAnd, OP_ANDPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     180 </span>            :         { SN_op_BitwiseOr, OP_ORPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     181 </span>            :         { SN_op_Division, OP_DIVPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     182 </span>            :         { SN_op_Equality, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     183 </span>            :         { SN_op_ExclusiveOr, OP_XORPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     184 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST }, 
<span class="lineNum">     185 </span>            :         { SN_op_Inequality, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     186 </span>            :         { SN_op_Multiply, OP_MULPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     187 </span>            :         { SN_op_Subtraction, OP_SUBPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     188 </span>            :         { SN_set_W, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     189 </span>            :         { SN_set_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     190 </span>            :         { SN_set_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     191 </span>            :         { SN_set_Z, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER }
<span class="lineNum">     192 </span>            : };
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span>            : static const SimdIntrinsic vector2d_intrinsics[] = {
<span class="lineNum">     195 </span>            :         { SN_ctor, OP_EXPAND_R8, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     196 </span>            :         { SN_AddSub, OP_ADDSUBPD, SIMD_VERSION_SSE3, SIMD_EMIT_BINARY,},
<span class="lineNum">     197 </span>            :         { SN_AndNot, OP_ANDNPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     198 </span>            :         { SN_CompareEqual, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_EQ },
<span class="lineNum">     199 </span>            :         { SN_CompareLessEqual, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_LE },
<span class="lineNum">     200 </span>            :         { SN_CompareLessThan, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_LT },
<span class="lineNum">     201 </span>            :         { SN_CompareNotEqual, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_NEQ },
<span class="lineNum">     202 </span>            :         { SN_CompareNotLessEqual, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_NLE },
<span class="lineNum">     203 </span>            :         { SN_CompareNotLessThan, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_NLT },
<span class="lineNum">     204 </span>            :         { SN_CompareOrdered, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_ORD },
<span class="lineNum">     205 </span>            :         { SN_CompareUnordered, OP_COMPPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_COMP_UNORD },
<span class="lineNum">     206 </span>            :         { SN_ConvertToFloat, OP_CVTPD2PS, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     207 </span>            :         { SN_ConvertToInt, OP_CVTPD2DQ, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     208 </span>            :         { SN_ConvertToIntTruncated, OP_CVTTPD2DQ, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     209 </span>            :         { SN_Duplicate, OP_DUPPD, SIMD_VERSION_SSE3, SIMD_EMIT_UNARY },
<span class="lineNum">     210 </span>            :         { SN_HorizontalAdd, OP_HADDPD, SIMD_VERSION_SSE3, SIMD_EMIT_BINARY },
<span class="lineNum">     211 </span>            :         { SN_HorizontalSub, OP_HSUBPD, SIMD_VERSION_SSE3, SIMD_EMIT_BINARY },   
<span class="lineNum">     212 </span>            :         { SN_InterleaveHigh, OP_UNPACK_HIGHPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     213 </span>            :         { SN_InterleaveLow, OP_UNPACK_LOWPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     214 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     215 </span>            :         { SN_Max, OP_MAXPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     216 </span>            :         { SN_Min, OP_MINPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     217 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     218 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     219 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     220 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     221 </span>            :         { SN_Shuffle, OP_SHUFPD, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     222 </span>            :         { SN_Sqrt, OP_SQRTPD, SIMD_VERSION_SSE1, SIMD_EMIT_UNARY },
<span class="lineNum">     223 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     224 </span>            :         { SN_get_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER_QWORD },
<span class="lineNum">     225 </span>            :         { SN_get_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER_QWORD },
<span class="lineNum">     226 </span>            :         { SN_op_Addition, OP_ADDPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     227 </span>            :         { SN_op_BitwiseAnd, OP_ANDPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     228 </span>            :         { SN_op_BitwiseOr, OP_ORPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     229 </span>            :         { SN_op_Division, OP_DIVPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     230 </span>            :         { SN_op_ExclusiveOr, OP_XORPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     231 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST }, 
<span class="lineNum">     232 </span>            :         { SN_op_Multiply, OP_MULPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     233 </span>            :         { SN_op_Subtraction, OP_SUBPD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     234 </span>            :         { SN_set_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     235 </span>            :         { SN_set_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     236 </span>            : };
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span>            : static const SimdIntrinsic vector2ul_intrinsics[] = {
<span class="lineNum">     239 </span>            :         { SN_ctor, OP_EXPAND_I8, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     240 </span>            :         { SN_CompareEqual, OP_PCMPEQQ, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     241 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     242 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     243 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     244 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     245 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     246 </span>            :         { SN_Shuffle, OP_SHUFPD, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     247 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     248 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     249 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     250 </span>            :         { SN_get_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER_QWORD },
<span class="lineNum">     251 </span>            :         { SN_get_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER_QWORD },
<span class="lineNum">     252 </span>            :         { SN_op_Addition, OP_PADDQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     253 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     254 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     255 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
<span class="lineNum">     256 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     257 </span>            :         { SN_op_LeftShift, OP_PSHLQ, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     258 </span>            :         { SN_op_Multiply, OP_PMULQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     259 </span>            :         { SN_op_RightShift, OP_PSHRQ, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     260 </span>            :         { SN_op_Subtraction, OP_PSUBQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     261 </span>            :         { SN_set_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     262 </span>            :         { SN_set_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     263 </span>            : };
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span>            : static const SimdIntrinsic vector2l_intrinsics[] = {
<span class="lineNum">     266 </span>            :         { SN_ctor, OP_EXPAND_I8, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     267 </span>            :         { SN_CompareEqual, OP_PCMPEQQ, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     268 </span>            :         { SN_CompareGreaterThan, OP_PCMPGTQ, SIMD_VERSION_SSE42, SIMD_EMIT_BINARY },
<span class="lineNum">     269 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     270 </span>            :         { SN_LogicalRightShift, OP_PSHRQ, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     271 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     272 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     273 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     274 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     275 </span>            :         { SN_Shuffle, OP_SHUFPD, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     276 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     277 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     278 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     279 </span>            :         { SN_get_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER_QWORD },
<span class="lineNum">     280 </span>            :         { SN_get_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER_QWORD },
<span class="lineNum">     281 </span>            :         { SN_op_Addition, OP_PADDQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     282 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     283 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     284 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     285 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     286 </span>            :         { SN_op_LeftShift, OP_PSHLQ, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     287 </span>            :         { SN_op_Multiply, OP_PMULQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     288 </span>            :         { SN_op_Subtraction, OP_PSUBQ, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     289 </span>            :         { SN_set_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     290 </span>            :         { SN_set_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     291 </span>            : };
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span>            : static const SimdIntrinsic vector4ui_intrinsics[] = {
<span class="lineNum">     294 </span>            :         { SN_ctor, OP_EXPAND_I4, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     295 </span>            :         { SN_ArithmeticRightShift, OP_PSARD, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     296 </span>            :         { SN_CompareEqual, OP_PCMPEQD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     297 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     298 </span>            :         { SN_Max, OP_PMAXD_UN, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     299 </span>            :         { SN_Min, OP_PMIND_UN, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     300 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     301 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     302 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     303 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     304 </span>            :         { SN_Shuffle, OP_PSHUFLED, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     305 </span>            :         { SN_SignedPackWithSignedSaturation, OP_PACKD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     306 </span>            :         { SN_SignedPackWithUnsignedSaturation, OP_PACKD_UN, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     307 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     308 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     309 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     310 </span>            :         { SN_get_W, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     311 </span>            :         { SN_get_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     312 </span>            :         { SN_get_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     313 </span>            :         { SN_get_Z, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     314 </span>            :         { SN_op_Addition, OP_PADDD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     315 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     316 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     317 </span>            :         { SN_op_Equality, OP_PCMPEQD, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     318 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     319 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     320 </span>            :         { SN_op_Inequality, OP_PCMPEQD, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     321 </span>            :         { SN_op_LeftShift, OP_PSHLD, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     322 </span>            :         { SN_op_Multiply, OP_PMULD, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     323 </span>            :         { SN_op_RightShift, OP_PSHRD, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     324 </span>            :         { SN_op_Subtraction, OP_PSUBD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     325 </span>            :         { SN_set_W, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     326 </span>            :         { SN_set_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     327 </span>            :         { SN_set_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     328 </span>            :         { SN_set_Z, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     329 </span>            : };
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span>            : static const SimdIntrinsic vector4i_intrinsics[] = {
<span class="lineNum">     332 </span>            :         { SN_ctor, OP_EXPAND_I4, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     333 </span>            :         { SN_CompareEqual, OP_PCMPEQD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     334 </span>            :         { SN_CompareGreaterThan, OP_PCMPGTD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     335 </span>            :         { SN_ConvertToDouble, OP_CVTDQ2PD, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     336 </span>            :         { SN_ConvertToFloat, OP_CVTDQ2PS, SIMD_VERSION_SSE2, SIMD_EMIT_UNARY },
<span class="lineNum">     337 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     338 </span>            :         { SN_LogicalRightShift, OP_PSHRD, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     339 </span>            :         { SN_Max, OP_PMAXD, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     340 </span>            :         { SN_Min, OP_PMIND, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     341 </span>            :         { SN_PackWithSignedSaturation, OP_PACKD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     342 </span>            :         { SN_PackWithUnsignedSaturation, OP_PACKD_UN, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     343 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     344 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     345 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     346 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     347 </span>            :         { SN_Shuffle, OP_PSHUFLED, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     348 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     349 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     350 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     351 </span>            :         { SN_get_W, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     352 </span>            :         { SN_get_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     353 </span>            :         { SN_get_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     354 </span>            :         { SN_get_Z, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     355 </span>            :         { SN_op_Addition, OP_PADDD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     356 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     357 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     358 </span>            :         { SN_op_Equality, OP_PCMPEQD, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     359 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     360 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     361 </span>            :         { SN_op_Inequality, OP_PCMPEQD, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     362 </span>            :         { SN_op_LeftShift, OP_PSHLD, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     363 </span>            :         { SN_op_Multiply, OP_PMULD, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     364 </span>            :         { SN_op_RightShift, OP_PSARD, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     365 </span>            :         { SN_op_Subtraction, OP_PSUBD, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     366 </span>            :         { SN_set_W, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     367 </span>            :         { SN_set_X, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     368 </span>            :         { SN_set_Y, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     369 </span>            :         { SN_set_Z, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     370 </span>            : };
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span>            : static const SimdIntrinsic vector8us_intrinsics[] = {
<span class="lineNum">     373 </span>            :         { SN_ctor, OP_EXPAND_I2, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     374 </span>            :         { SN_AddWithSaturation, OP_PADDW_SAT_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     375 </span>            :         { SN_ArithmeticRightShift, OP_PSARW, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     376 </span>            :         { SN_Average, OP_PAVGW_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     377 </span>            :         { SN_CompareEqual, OP_PCMPEQW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
<span class="lineNum">     378 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     379 </span>            :         { SN_Max, OP_PMAXW_UN, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     380 </span>            :         { SN_Min, OP_PMINW_UN, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     381 </span>            :         { SN_MultiplyStoreHigh, OP_PMULW_HIGH_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     382 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     383 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     384 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     385 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     386 </span>            :         { SN_ShuffleHigh, OP_PSHUFLEW_HIGH, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     387 </span>            :         { SN_ShuffleLow, OP_PSHUFLEW_LOW, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     388 </span>            :         { SN_SignedPackWithSignedSaturation, OP_PACKW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     389 </span>            :         { SN_SignedPackWithUnsignedSaturation, OP_PACKW_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     390 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     391 </span>            :         { SN_SubtractWithSaturation, OP_PSUBW_SAT_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     392 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     393 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     394 </span>            :         { SN_get_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     395 </span>            :         { SN_get_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     396 </span>            :         { SN_get_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     397 </span>            :         { SN_get_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     398 </span>            :         { SN_get_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     399 </span>            :         { SN_get_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     400 </span>            :         { SN_get_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     401 </span>            :         { SN_get_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     402 </span>            :         { SN_op_Addition, OP_PADDW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     403 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     404 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     405 </span>            :         { SN_op_Equality, OP_PCMPEQW, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     406 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     407 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     408 </span>            :         { SN_op_Inequality, OP_PCMPEQW, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     409 </span>            :         { SN_op_LeftShift, OP_PSHLW, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     410 </span>            :         { SN_op_Multiply, OP_PMULW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     411 </span>            :         { SN_op_RightShift, OP_PSHRW, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     412 </span>            :         { SN_op_Subtraction, OP_PSUBW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     413 </span>            :         { SN_set_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     414 </span>            :         { SN_set_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     415 </span>            :         { SN_set_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     416 </span>            :         { SN_set_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     417 </span>            :         { SN_set_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     418 </span>            :         { SN_set_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     419 </span>            :         { SN_set_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     420 </span>            :         { SN_set_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     421 </span>            : };
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span>            : static const SimdIntrinsic vector8s_intrinsics[] = {
<span class="lineNum">     424 </span>            :         { SN_ctor, OP_EXPAND_I2, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     425 </span>            :         { SN_AddWithSaturation, OP_PADDW_SAT, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     426 </span>            :         { SN_CompareEqual, OP_PCMPEQW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     427 </span>            :         { SN_CompareGreaterThan, OP_PCMPGTW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     428 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     429 </span>            :         { SN_LogicalRightShift, OP_PSHRW, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     430 </span>            :         { SN_Max, OP_PMAXW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     431 </span>            :         { SN_Min, OP_PMINW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     432 </span>            :         { SN_MultiplyStoreHigh, OP_PMULW_HIGH, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     433 </span>            :         { SN_PackWithSignedSaturation, OP_PACKW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     434 </span>            :         { SN_PackWithUnsignedSaturation, OP_PACKW_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     435 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     436 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     437 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     438 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     439 </span>            :         { SN_ShuffleHigh, OP_PSHUFLEW_HIGH, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     440 </span>            :         { SN_ShuffleLow, OP_PSHUFLEW_LOW, SIMD_VERSION_SSE1, SIMD_EMIT_SHUFFLE },
<span class="lineNum">     441 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     442 </span>            :         { SN_SubtractWithSaturation, OP_PSUBW_SAT_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     443 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     444 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     445 </span>            :         { SN_get_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     446 </span>            :         { SN_get_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     447 </span>            :         { SN_get_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     448 </span>            :         { SN_get_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     449 </span>            :         { SN_get_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     450 </span>            :         { SN_get_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     451 </span>            :         { SN_get_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     452 </span>            :         { SN_get_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     453 </span>            :         { SN_op_Addition, OP_PADDW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     454 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     455 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     456 </span>            :         { SN_op_Equality, OP_PCMPEQW, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     457 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     458 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     459 </span>            :         { SN_op_Inequality, OP_PCMPEQW, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     460 </span>            :         { SN_op_LeftShift, OP_PSHLW, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     461 </span>            :         { SN_op_Multiply, OP_PMULW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     462 </span>            :         { SN_op_RightShift, OP_PSARW, SIMD_VERSION_SSE1, SIMD_EMIT_SHIFT },
<span class="lineNum">     463 </span>            :         { SN_op_Subtraction, OP_PSUBW, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     464 </span>            :         { SN_set_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     465 </span>            :         { SN_set_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     466 </span>            :         { SN_set_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     467 </span>            :         { SN_set_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     468 </span>            :         { SN_set_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     469 </span>            :         { SN_set_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     470 </span>            :         { SN_set_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     471 </span>            :         { SN_set_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     472 </span>            : };
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span>            : static const SimdIntrinsic vector16b_intrinsics[] = {
<span class="lineNum">     475 </span>            :         { SN_ctor, OP_EXPAND_I1, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     476 </span>            :         { SN_AddWithSaturation, OP_PADDB_SAT_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     477 </span>            :         { SN_Average, OP_PAVGB_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     478 </span>            :         { SN_CompareEqual, OP_PCMPEQB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     479 </span>            :         { SN_ExtractByteMask, 0, SIMD_VERSION_SSE1, SIMD_EMIT_EXTRACT_MASK },
<span class="lineNum">     480 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     481 </span>            :         { SN_Max, OP_PMAXB_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     482 </span>            :         { SN_Min, OP_PMINB_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     483 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     484 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     485 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     486 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     487 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     488 </span>            :         { SN_SubtractWithSaturation, OP_PSUBB_SAT_UN, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     489 </span>            :         { SN_SumOfAbsoluteDifferences, OP_PSUM_ABS_DIFF, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     490 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     491 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     492 </span>            :         { SN_get_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     493 </span>            :         { SN_get_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     494 </span>            :         { SN_get_V10, 10, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     495 </span>            :         { SN_get_V11, 11, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     496 </span>            :         { SN_get_V12, 12, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     497 </span>            :         { SN_get_V13, 13, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     498 </span>            :         { SN_get_V14, 14, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     499 </span>            :         { SN_get_V15, 15, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     500 </span>            :         { SN_get_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     501 </span>            :         { SN_get_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     502 </span>            :         { SN_get_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     503 </span>            :         { SN_get_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     504 </span>            :         { SN_get_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     505 </span>            :         { SN_get_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     506 </span>            :         { SN_get_V8, 8, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     507 </span>            :         { SN_get_V9, 9, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     508 </span>            :         { SN_op_Addition, OP_PADDB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     509 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     510 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     511 </span>            :         { SN_op_Equality, OP_PCMPEQB, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     512 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     513 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     514 </span>            :         { SN_op_Inequality, OP_PCMPEQB, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     515 </span>            :         { SN_op_Subtraction, OP_PSUBB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     516 </span>            :         { SN_set_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     517 </span>            :         { SN_set_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     518 </span>            :         { SN_set_V10, 10, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     519 </span>            :         { SN_set_V11, 11, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     520 </span>            :         { SN_set_V12, 12, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     521 </span>            :         { SN_set_V13, 13, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     522 </span>            :         { SN_set_V14, 14, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     523 </span>            :         { SN_set_V15, 15, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     524 </span>            :         { SN_set_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     525 </span>            :         { SN_set_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     526 </span>            :         { SN_set_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     527 </span>            :         { SN_set_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     528 </span>            :         { SN_set_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     529 </span>            :         { SN_set_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     530 </span>            :         { SN_set_V8, 8, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     531 </span>            :         { SN_set_V9, 9, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     532 </span>            : };
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span>            : /*
<span class="lineNum">     535 </span>            : Missing:
<span class="lineNum">     536 </span>            : setters
<span class="lineNum">     537 </span>            :  */
<span class="lineNum">     538 </span>            : static const SimdIntrinsic vector16sb_intrinsics[] = {
<span class="lineNum">     539 </span>            :         { SN_ctor, OP_EXPAND_I1, SIMD_VERSION_SSE1, SIMD_EMIT_CTOR },
<span class="lineNum">     540 </span>            :         { SN_AddWithSaturation, OP_PADDB_SAT, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     541 </span>            :         { SN_CompareEqual, OP_PCMPEQB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     542 </span>            :         { SN_CompareGreaterThan, OP_PCMPGTB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     543 </span>            :         { SN_ExtractByteMask, 0, SIMD_VERSION_SSE1, SIMD_EMIT_EXTRACT_MASK },
<span class="lineNum">     544 </span>            :         { SN_LoadAligned, 0, SIMD_VERSION_SSE1, SIMD_EMIT_LOAD_ALIGNED },
<span class="lineNum">     545 </span>            :         { SN_Max, OP_PMAXB, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     546 </span>            :         { SN_Min, OP_PMINB, SIMD_VERSION_SSE41, SIMD_EMIT_BINARY },
<span class="lineNum">     547 </span>            :         { SN_PrefetchTemporalAllCacheLevels, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_0 },
<span class="lineNum">     548 </span>            :         { SN_PrefetchTemporal1stLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_1 },
<span class="lineNum">     549 </span>            :         { SN_PrefetchTemporal2ndLevelCache, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_2 },
<span class="lineNum">     550 </span>            :         { SN_PrefetchNonTemporal, 0, SIMD_VERSION_SSE1, SIMD_EMIT_PREFETCH, SIMD_PREFETCH_MODE_NTA },
<span class="lineNum">     551 </span>            :         { SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_VERSION_SSE1, SIMD_EMIT_STORE },
<span class="lineNum">     552 </span>            :         { SN_SubtractWithSaturation, OP_PSUBB_SAT, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     553 </span>            :         { SN_UnpackHigh, OP_UNPACK_HIGHB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     554 </span>            :         { SN_UnpackLow, OP_UNPACK_LOWB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     555 </span>            :         { SN_get_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     556 </span>            :         { SN_get_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     557 </span>            :         { SN_get_V10, 10, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     558 </span>            :         { SN_get_V11, 11, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     559 </span>            :         { SN_get_V12, 12, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     560 </span>            :         { SN_get_V13, 13, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     561 </span>            :         { SN_get_V14, 14, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     562 </span>            :         { SN_get_V15, 15, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     563 </span>            :         { SN_get_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     564 </span>            :         { SN_get_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     565 </span>            :         { SN_get_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     566 </span>            :         { SN_get_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     567 </span>            :         { SN_get_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     568 </span>            :         { SN_get_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     569 </span>            :         { SN_get_V8, 8, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     570 </span>            :         { SN_get_V9, 9, SIMD_VERSION_SSE1, SIMD_EMIT_GETTER },
<span class="lineNum">     571 </span>            :         { SN_op_Addition, OP_PADDB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     572 </span>            :         { SN_op_BitwiseAnd, OP_PAND, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     573 </span>            :         { SN_op_BitwiseOr, OP_POR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     574 </span>            :         { SN_op_Equality, OP_PCMPEQB, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">     575 </span>            :         { SN_op_ExclusiveOr, OP_PXOR, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     576 </span>            :         { SN_op_Explicit, 0, SIMD_VERSION_SSE1, SIMD_EMIT_CAST },
<span class="lineNum">     577 </span>            :         { SN_op_Inequality, OP_PCMPEQB, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_NEQ },
<span class="lineNum">     578 </span>            :         { SN_op_Subtraction, OP_PSUBB, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">     579 </span>            :         { SN_set_V0, 0, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     580 </span>            :         { SN_set_V1, 1, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     581 </span>            :         { SN_set_V10, 10, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     582 </span>            :         { SN_set_V11, 11, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     583 </span>            :         { SN_set_V12, 12, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     584 </span>            :         { SN_set_V13, 13, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     585 </span>            :         { SN_set_V14, 14, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     586 </span>            :         { SN_set_V15, 15, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     587 </span>            :         { SN_set_V2, 2, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     588 </span>            :         { SN_set_V3, 3, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     589 </span>            :         { SN_set_V4, 4, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     590 </span>            :         { SN_set_V5, 5, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     591 </span>            :         { SN_set_V6, 6, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     592 </span>            :         { SN_set_V7, 7, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     593 </span>            :         { SN_set_V8, 8, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     594 </span>            :         { SN_set_V9, 9, SIMD_VERSION_SSE1, SIMD_EMIT_SETTER },
<span class="lineNum">     595 </span>            : };
<span class="lineNum">     596 </span>            : 
<span class="lineNum">     597 </span>            : static guint32 simd_supported_versions;
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span>            : static MonoInst* emit_sys_numerics_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args);
<span class="lineNum">     600 </span>            : static MonoInst* emit_sys_numerics_vectors_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args);
<span class="lineNum">     601 </span>            : 
<a name="602"><span class="lineNum">     602 </span>            : /*TODO match using number of parameters as well*/</a>
<span class="lineNum">     603 </span>            : static int
<span class="lineNum">     604 </span>            : simd_intrinsic_compare_by_name (const void *key, const void *value)
<span class="lineNum">     605 </span>            : {
<span class="lineNum">     606 </span><span class="lineCov">      40944 :         return strcmp (key, method_name (((SimdIntrinsic *)value)-&gt;name));</span>
<span class="lineNum">     607 </span>            : }
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span>            : typedef enum {
<span class="lineNum">     610 </span>            :         VREG_USED                               = 0x01,
<span class="lineNum">     611 </span>            :         VREG_HAS_XZERO_BB0              = 0x02,
<span class="lineNum">     612 </span>            :         VREG_HAS_OTHER_OP_BB0   = 0x04,
<span class="lineNum">     613 </span>            :         VREG_SINGLE_BB_USE              = 0x08,
<span class="lineNum">     614 </span>            :         VREG_MANY_BB_USE                = 0x10,
<span class="lineNum">     615 </span>            : } KillFlags;
<a name="616"><span class="lineNum">     616 </span>            : </a>
<span class="lineNum">     617 </span>            : void
<span class="lineNum">     618 </span>            : mono_simd_intrinsics_init (void)
<span class="lineNum">     619 </span>            : {
<span class="lineNum">     620 </span><span class="lineCov">       3285 :         simd_supported_versions = mono_arch_cpu_enumerate_simd_versions ();</span>
<span class="lineNum">     621 </span>            :         /*TODO log the supported flags*/
<span class="lineNum">     622 </span><span class="lineCov">       3285 : }</span>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<span class="lineNum">     624 </span>            : static inline gboolean
<span class="lineNum">     625 </span>            : apply_vreg_first_block_interference (MonoCompile *cfg, MonoInst *ins, int reg, int max_vreg, char *vreg_flags)
<span class="lineNum">     626 </span>            : {
<span class="lineNum">     627 </span><span class="lineCov">     195896 :         if (reg != -1 &amp;&amp; reg &lt;= max_vreg &amp;&amp; vreg_flags [reg]) {</span>
<span class="lineNum">     628 </span><span class="lineCov">       8368 :                 vreg_flags [reg] &amp;= ~VREG_HAS_XZERO_BB0;</span>
<span class="lineNum">     629 </span><span class="lineCov">       8368 :                 vreg_flags [reg] |= VREG_HAS_OTHER_OP_BB0;</span>
<span class="lineNum">     630 </span><span class="lineCov">      27196 :                 DEBUG (printf (&quot;[simd-simplify] R%d used: &quot;, reg); mono_print_ins(ins));</span>
<span class="lineNum">     631 </span><span class="lineCov">       8368 :                 return TRUE;</span>
<span class="lineNum">     632 </span>            :         }
<span class="lineNum">     633 </span><span class="lineCov">      85088 :         return FALSE;</span>
<span class="lineNum">     634 </span><span class="lineCov">      93456 : }</span>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<span class="lineNum">     636 </span>            : static inline gboolean
<span class="lineNum">     637 </span>            : apply_vreg_following_block_interference (MonoCompile *cfg, MonoInst *ins, int reg, MonoBasicBlock *bb, int max_vreg, char *vreg_flags, MonoBasicBlock **target_bb)
<span class="lineNum">     638 </span>            : {
<span class="lineNum">     639 </span><span class="lineCov">     253148 :         if (reg == -1 || reg &gt; max_vreg || !(vreg_flags [reg] &amp; VREG_HAS_XZERO_BB0) || target_bb [reg] == bb)</span>
<span class="lineNum">     640 </span><span class="lineCov">     140968 :                 return FALSE;</span>
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span><span class="lineCov">        204 :         if (vreg_flags [reg] &amp; VREG_SINGLE_BB_USE) {</span>
<span class="lineNum">     643 </span><span class="lineCov">         56 :                 vreg_flags [reg] &amp;= ~VREG_SINGLE_BB_USE;</span>
<span class="lineNum">     644 </span><span class="lineCov">         56 :                 vreg_flags [reg] |= VREG_MANY_BB_USE;</span>
<span class="lineNum">     645 </span><span class="lineCov">        182 :                 DEBUG (printf (&quot;[simd-simplify] R%d used by many bb: &quot;, reg); mono_print_ins(ins));</span>
<span class="lineNum">     646 </span><span class="lineCov">         56 :                 return TRUE;</span>
<span class="lineNum">     647 </span><span class="lineCov">        148 :         } else if (!(vreg_flags [reg] &amp; VREG_MANY_BB_USE)) {</span>
<span class="lineNum">     648 </span><span class="lineCov">         92 :                 vreg_flags [reg] |= VREG_SINGLE_BB_USE;</span>
<span class="lineNum">     649 </span><span class="lineCov">         92 :                 target_bb [reg] = bb;</span>
<span class="lineNum">     650 </span><span class="lineCov">        299 :                 DEBUG (printf (&quot;[simd-simplify] R%d first used by: &quot;, reg); mono_print_ins(ins));</span>
<span class="lineNum">     651 </span><span class="lineCov">         92 :                 return TRUE;</span>
<span class="lineNum">     652 </span>            :         }
<span class="lineNum">     653 </span><span class="lineCov">         56 :         return FALSE;</span>
<span class="lineNum">     654 </span><span class="lineCov">     141172 : }</span>
<span class="lineNum">     655 </span>            : 
<span class="lineNum">     656 </span>            : /*
<span class="lineNum">     657 </span>            : This pass recalculate which vars need MONO_INST_INDIRECT.
<span class="lineNum">     658 </span>            : 
<span class="lineNum">     659 </span>            : We cannot do this for non SIMD vars since code like mono_get_vtable_var
<span class="lineNum">     660 </span>            : uses MONO_INST_INDIRECT to signal that the variable must be stack allocated.
<a name="661"><span class="lineNum">     661 </span>            : */</a>
<span class="lineNum">     662 </span>            : void
<span class="lineNum">     663 </span>            : mono_simd_simplify_indirection (MonoCompile *cfg)
<span class="lineNum">     664 </span>            : {
<span class="lineNum">     665 </span><span class="lineCov">       1400 :         int i, max_vreg = 0;</span>
<span class="lineNum">     666 </span><span class="lineCov">       1400 :         MonoBasicBlock *bb, *first_bb = NULL, **target_bb;</span>
<span class="lineNum">     667 </span>            :         MonoInst *ins;
<span class="lineNum">     668 </span>            :         char *vreg_flags;
<span class="lineNum">     669 </span>            : 
<span class="lineNum">     670 </span><span class="lineCov">      28736 :         for (i = 0; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">     671 </span><span class="lineCov">      12968 :                 MonoInst *var = cfg-&gt;varinfo [i];</span>
<span class="lineNum">     672 </span><span class="lineCov">      12968 :                 if (var-&gt;klass-&gt;simd_type) {</span>
<span class="lineNum">     673 </span><span class="lineCov">       4120 :                         var-&gt;flags &amp;= ~MONO_INST_INDIRECT;</span>
<span class="lineNum">     674 </span><span class="lineCov">      12360 :                         max_vreg = MAX (var-&gt;dreg, max_vreg);</span>
<span class="lineNum">     675 </span><span class="lineCov">       4120 :                 }</span>
<span class="lineNum">     676 </span><span class="lineCov">      12968 :         }</span>
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineCov">      36240 :         for (bb = cfg-&gt;bb_entry; bb; bb = bb-&gt;next_bb) {</span>
<span class="lineNum">     679 </span><span class="lineCov">      19520 :                 if (!first_bb &amp;&amp; bb-&gt;code)</span>
<span class="lineNum">     680 </span><span class="lineCov">       1400 :                         first_bb = bb;</span>
<span class="lineNum">     681 </span><span class="lineCov">     377312 :                 for (ins = bb-&gt;code; ins; ins = ins-&gt;next) {</span>
<span class="lineNum">     682 </span><span class="lineCov">     171936 :                         if (ins-&gt;opcode == OP_LDADDR) {</span>
<span class="lineNum">     683 </span><span class="lineCov">       2332 :                                 MonoInst *var = (MonoInst*)ins-&gt;inst_p0;</span>
<span class="lineNum">     684 </span><span class="lineCov">       2332 :                                 if (var-&gt;klass-&gt;simd_type) {</span>
<span class="lineNum">     685 </span><span class="lineCov">       2332 :                                         var-&gt;flags |= MONO_INST_INDIRECT;</span>
<span class="lineNum">     686 </span><span class="lineCov">       2332 :                                 }</span>
<span class="lineNum">     687 </span><span class="lineCov">       2332 :                         }</span>
<span class="lineNum">     688 </span><span class="lineCov">     171936 :                 }</span>
<span class="lineNum">     689 </span><span class="lineCov">      16720 :         }</span>
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span><span class="lineCov">       4550 :         DEBUG (printf (&quot;[simd-simplify] max vreg is %d\n&quot;, max_vreg));</span>
<span class="lineNum">     692 </span><span class="lineCov">       1400 :         vreg_flags = (char *)g_malloc0 (max_vreg + 1);</span>
<span class="lineNum">     693 </span><span class="lineCov">       1400 :         target_bb = g_new0 (MonoBasicBlock*, max_vreg + 1);</span>
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span><span class="lineCov">      28736 :         for (i = 0; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">     696 </span><span class="lineCov">      12968 :                 MonoInst *var = cfg-&gt;varinfo [i];</span>
<span class="lineNum">     697 </span><span class="lineCov">      17088 :                 if (var-&gt;klass-&gt;simd_type &amp;&amp; !(var-&gt;flags &amp; (MONO_INST_INDIRECT|MONO_INST_VOLATILE))) {</span>
<span class="lineNum">     698 </span><span class="lineCov">       2780 :                         vreg_flags [var-&gt;dreg] = VREG_USED;</span>
<span class="lineNum">     699 </span><span class="lineCov">       9035 :                         DEBUG (printf (&quot;[simd-simplify] processing var %d with vreg %d\n&quot;, i, var-&gt;dreg));</span>
<span class="lineNum">     700 </span><span class="lineCov">       2780 :                 }</span>
<span class="lineNum">     701 </span><span class="lineCov">      12968 :         }</span>
<span class="lineNum">     702 </span>            : 
<span class="lineNum">     703 </span>            :         /*Scan the first basic block looking xzeros not used*/
<span class="lineNum">     704 </span><span class="lineCov">     143088 :         for (ins = first_bb-&gt;code; ins; ins = ins-&gt;next) {</span>
<span class="lineNum">     705 </span>            :                 int num_sregs;
<span class="lineNum">     706 </span>            :                 int sregs [MONO_MAX_SRC_REGS];
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineCov">      70144 :                 if (ins-&gt;opcode == OP_XZERO) {</span>
<span class="lineNum">     709 </span><span class="lineCov">       2120 :                         if (!(vreg_flags [ins-&gt;dreg] &amp; VREG_HAS_OTHER_OP_BB0)) {</span>
<span class="lineNum">     710 </span><span class="lineCov">       6890 :                                 DEBUG (printf (&quot;[simd-simplify] R%d has vzero: &quot;, ins-&gt;dreg); mono_print_ins(ins));</span>
<span class="lineNum">     711 </span><span class="lineCov">       2120 :                                 vreg_flags [ins-&gt;dreg] |= VREG_HAS_XZERO_BB0;</span>
<span class="lineNum">     712 </span><span class="lineCov">       2120 :                         }</span>
<span class="lineNum">     713 </span><span class="lineCov">       2120 :                         continue;</span>
<span class="lineNum">     714 </span>            :                 }
<span class="lineNum">     715 </span><span class="lineCov">      70176 :                 if (ins-&gt;opcode == OP_LDADDR &amp;&amp; apply_vreg_first_block_interference (cfg, ins, ((MonoInst*)ins-&gt;inst_p0)-&gt;dreg, max_vreg, vreg_flags))</span>
<span class="lineNum">     716 </span><span class="lineCov">         60 :                         continue;</span>
<span class="lineNum">     717 </span><span class="lineCov">      67964 :                 if (apply_vreg_first_block_interference (cfg, ins, ins-&gt;dreg, max_vreg, vreg_flags))</span>
<span class="lineNum">     718 </span><span class="lineCov">       2804 :                         continue;</span>
<span class="lineNum">     719 </span><span class="lineCov">      65160 :                 num_sregs = mono_inst_get_src_registers (ins, sregs);</span>
<span class="lineNum">     720 </span><span class="lineCov">     165992 :                 for (i = 0; i &lt; num_sregs; ++i) {</span>
<span class="lineNum">     721 </span><span class="lineCov">      23340 :                         if (apply_vreg_first_block_interference (cfg, ins, sregs [i], max_vreg, vreg_flags))</span>
<span class="lineNum">     722 </span><span class="lineCov">       5504 :                                 break;</span>
<span class="lineNum">     723 </span><span class="lineCov">      17836 :                 }</span>
<span class="lineNum">     724 </span><span class="lineCov">      65160 :         }</span>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineCov">       1400 :         if (IS_DEBUG_ON (cfg)) {</span>
<span class="lineNum">     727 </span><span class="lineCov">       7184 :                 for (i = 0; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">     728 </span><span class="lineCov">       3242 :                         MonoInst *var = cfg-&gt;varinfo [i];</span>
<span class="lineNum">     729 </span><span class="lineCov">       3242 :                         if (var-&gt;klass-&gt;simd_type) {</span>
<span class="lineNum">     730 </span><span class="lineCov">       1030 :                                 if ((vreg_flags [var-&gt;dreg] &amp; VREG_HAS_XZERO_BB0))</span>
<span class="lineNum">     731 </span><span class="lineCov">        115 :                                         DEBUG (printf (&quot;[simd-simplify] R%d has xzero only\n&quot;, var-&gt;dreg));</span>
<span class="lineNum">     732 </span><span class="lineCov">       1030 :                                 if ((vreg_flags [var-&gt;dreg] &amp; VREG_HAS_OTHER_OP_BB0))</span>
<span class="lineNum">     733 </span><span class="lineCov">       3435 :                                         DEBUG (printf (&quot;[simd-simplify] R%d has other ops on bb0\n&quot;, var-&gt;dreg));</span>
<span class="lineNum">     734 </span><span class="lineCov">       1030 :                         }</span>
<span class="lineNum">     735 </span><span class="lineCov">       3242 :                 }</span>
<span class="lineNum">     736 </span><span class="lineCov">        350 :         }</span>
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span>            :         /*TODO stop here if no var is xzero only*/
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span>            :         /*
<span class="lineNum">     741 </span>            :         Scan all other bb and check if it has only one other use
<span class="lineNum">     742 </span>            :         Ideally this would be done after an extended bb formation pass
<span class="lineNum">     743 </span>            : 
<span class="lineNum">     744 </span>            :         FIXME This pass could use dominator information to properly
<span class="lineNum">     745 </span>            :         place the XZERO on the bb that dominates all uses of the var,
<span class="lineNum">     746 </span>            :         but this will have zero effect with the current local reg alloc 
<span class="lineNum">     747 </span>            :         
<span class="lineNum">     748 </span>            :         TODO simply the use of flags.
<span class="lineNum">     749 </span>            :         */
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineCov">      30640 :         for (bb = first_bb-&gt;next_bb; bb; bb = bb-&gt;next_bb) {</span>
<span class="lineNum">     752 </span><span class="lineCov">     231424 :                 for (ins = bb-&gt;code; ins; ins = ins-&gt;next) {</span>
<span class="lineNum">     753 </span>            :                         int num_sregs;
<span class="lineNum">     754 </span>            :                         int sregs [MONO_MAX_SRC_REGS];
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span><span class="lineCov">     101972 :                         if (ins-&gt;opcode == OP_LDADDR &amp;&amp; apply_vreg_following_block_interference (cfg, ins, ((MonoInst*)ins-&gt;inst_p0)-&gt;dreg, bb, max_vreg, vreg_flags, target_bb))</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">     758 </span><span class="lineCov">     101792 :                         if (apply_vreg_following_block_interference (cfg, ins, ins-&gt;dreg, bb, max_vreg, vreg_flags, target_bb))</span>
<span class="lineNum">     759 </span><span class="lineCov">        100 :                                 continue;</span>
<span class="lineNum">     760 </span><span class="lineCov">     101692 :                         num_sregs = mono_inst_get_src_registers (ins, sregs);</span>
<span class="lineNum">     761 </span><span class="lineCov">     281784 :                         for (i = 0; i &lt; num_sregs; ++i) {</span>
<span class="lineNum">     762 </span><span class="lineCov">      78400 :                                 if (apply_vreg_following_block_interference (cfg, ins, sregs [i], bb,</span>
<span class="lineNum">     763 </span><span class="lineCov">      39200 :                                                 max_vreg, vreg_flags, target_bb))</span>
<span class="lineNum">     764 </span><span class="lineCov">         48 :                                         continue;</span>
<span class="lineNum">     765 </span><span class="lineCov">      39152 :                         }</span>
<span class="lineNum">     766 </span><span class="lineCov">     101692 :                 }</span>
<span class="lineNum">     767 </span><span class="lineCov">      13920 :         }</span>
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineCov">      28736 :         for (i = 0; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">     770 </span><span class="lineCov">      12968 :                 MonoInst *var = cfg-&gt;varinfo [i];</span>
<span class="lineNum">     771 </span><span class="lineCov">      12968 :                 if (!var-&gt;klass-&gt;simd_type)</span>
<span class="lineNum">     772 </span><span class="lineCov">       8848 :                         continue;</span>
<span class="lineNum">     773 </span><span class="lineCov">       4120 :                 if ((vreg_flags [var-&gt;dreg] &amp; VREG_SINGLE_BB_USE))</span>
<span class="lineNum">     774 </span><span class="lineCov">        153 :                         DEBUG (printf (&quot;[simd-simplify] R%d has single bb use\n&quot;, var-&gt;dreg));</span>
<span class="lineNum">     775 </span><span class="lineCov">       4120 :                 if ((vreg_flags [var-&gt;dreg] &amp; VREG_MANY_BB_USE))</span>
<span class="lineNum">     776 </span><span class="lineCov">        238 :                         DEBUG (printf (&quot;[simd-simplify] R%d has many bb in use\n&quot;, var-&gt;dreg));</span>
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span><span class="lineCov">       4120 :                 if (!(vreg_flags [var-&gt;dreg] &amp; VREG_SINGLE_BB_USE))</span>
<span class="lineNum">     779 </span><span class="lineCov">       4084 :                         continue;</span>
<span class="lineNum">     780 </span><span class="lineCov">        912 :                 for (ins = target_bb [var-&gt;dreg]-&gt;code; ins; ins = ins-&gt;next) {</span>
<span class="lineNum">     781 </span>            :                         int num_sregs, j;
<span class="lineNum">     782 </span>            :                         int sregs [MONO_MAX_SRC_REGS];
<span class="lineNum">     783 </span><span class="lineCov">        456 :                         gboolean found = FALSE;</span>
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineCov">        456 :                         num_sregs = mono_inst_get_src_registers (ins, sregs);</span>
<span class="lineNum">     786 </span><span class="lineCov">       1472 :                         for (j = 0; j &lt; num_sregs; ++j) {</span>
<span class="lineNum">     787 </span><span class="lineCov">        280 :                                 if (sregs [j] == var-&gt;dreg)</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                                         found = TRUE;</span>
<span class="lineNum">     789 </span><span class="lineCov">        280 :                         }</span>
<span class="lineNum">     790 </span>            :                         /*We can avoid inserting the XZERO if the first use doesn't depend on the zero'ed value.*/
<span class="lineNum">     791 </span><span class="lineCov">        492 :                         if (ins-&gt;dreg == var-&gt;dreg &amp;&amp; !found) {</span>
<span class="lineNum">     792 </span><span class="lineCov">        117 :                                 DEBUG (printf (&quot;[simd-simplify] INGORING R%d on BB %d because first op is a def&quot;, i, target_bb [var-&gt;dreg]-&gt;block_num););</span>
<span class="lineNum">     793 </span><span class="lineCov">         36 :                                 break;</span>
<span class="lineNum">     794 </span><span class="lineCov">        420 :                         } else if (found) {</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                                 DEBUG (printf (&quot;[simd-simplify] Adding XZERO for R%d on BB %d: &quot;, i, target_bb [var-&gt;dreg]-&gt;block_num); );</span>
<span class="lineNum">     796 </span>            :                                 MonoInst *tmp;
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                                 MONO_INST_NEW (cfg, tmp, OP_XZERO);</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                                 tmp-&gt;dreg = var-&gt;dreg;</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                                 tmp-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :                         tmp-&gt;klass = var-&gt;klass;</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                                 mono_bblock_insert_before_ins (target_bb [var-&gt;dreg], ins, tmp);</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     803 </span>            :                         }
<span class="lineNum">     804 </span><span class="lineCov">        420 :                 }</span>
<span class="lineNum">     805 </span><span class="lineCov">         36 :         }</span>
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineCov">     143088 :         for (ins = first_bb-&gt;code; ins; ins = ins-&gt;next) {</span>
<span class="lineNum">     808 </span><span class="lineCov">      72264 :                 if (ins-&gt;opcode == OP_XZERO &amp;&amp; (vreg_flags [ins-&gt;dreg] &amp; VREG_SINGLE_BB_USE)) {</span>
<span class="lineNum">     809 </span><span class="lineCov">        117 :                         DEBUG (printf (&quot;[simd-simplify] Nullify %d on first BB: &quot;, ins-&gt;dreg); mono_print_ins(ins));</span>
<span class="lineNum">     810 </span><span class="lineCov">        144 :                         NULLIFY_INS (ins);</span>
<span class="lineNum">     811 </span><span class="lineCov">         36 :                 }</span>
<span class="lineNum">     812 </span><span class="lineCov">      70144 :         }</span>
<span class="lineNum">     813 </span>            : 
<span class="lineNum">     814 </span><span class="lineCov">       1400 :         g_free (vreg_flags);</span>
<span class="lineNum">     815 </span><span class="lineCov">       1400 :         g_free (target_bb);</span>
<span class="lineNum">     816 </span><span class="lineCov">       1400 : }</span>
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span>            : /*
<span class="lineNum">     819 </span>            :  * This function expect that src be a value.
<a name="820"><span class="lineNum">     820 </span>            :  */</a>
<span class="lineNum">     821 </span>            : static int
<span class="lineNum">     822 </span>            : get_simd_vreg (MonoCompile *cfg, MonoMethod *cmethod, MonoInst *src)
<span class="lineNum">     823 </span>            : {
<span class="lineNum">     824 </span><span class="lineCov">       4420 :         const char *spec = INS_INFO (src-&gt;opcode);</span>
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineCov">       4420 :         if (src-&gt;opcode == OP_XMOVE) {</span>
<span class="lineNum">     827 </span><span class="lineCov">       3380 :                 return src-&gt;sreg1;</span>
<span class="lineNum">     828 </span><span class="lineCov">       1040 :         } else if (spec [MONO_INST_DEST] == 'x') {</span>
<span class="lineNum">     829 </span><span class="lineCov">       1040 :                 return src-&gt;dreg;</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         } else if (src-&gt;opcode == OP_VCALL) {</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                 return src-&gt;dreg;</span>
<span class="lineNum">     832 </span>            :         }
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         g_warning (&quot;get_simd_vreg:: could not infer source simd vreg for op&quot;);</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         mono_print_ins (src);</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         g_assert_not_reached ();</span>
<span class="lineNum">     837 </span><span class="lineCov">       4420 : }</span>
<span class="lineNum">     838 </span>            : 
<span class="lineNum">     839 </span>            : /*
<span class="lineNum">     840 </span>            :  * This function will load the value if needed. 
<a name="841"><span class="lineNum">     841 </span>            :  */</a>
<span class="lineNum">     842 </span>            : static int
<span class="lineNum">     843 </span>            : load_simd_vreg_class (MonoCompile *cfg, MonoClass *klass, MonoInst *src, gboolean *indirect)
<span class="lineNum">     844 </span>            : {
<span class="lineNum">     845 </span><span class="lineCov">       7088 :         const char *spec = INS_INFO (src-&gt;opcode);</span>
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span><span class="lineCov">       7088 :         if (indirect)</span>
<span class="lineNum">     848 </span><span class="lineCov">        204 :                 *indirect = FALSE;</span>
<span class="lineNum">     849 </span><span class="lineCov">       7088 :         if (src-&gt;opcode == OP_XMOVE) {</span>
<span class="lineNum">     850 </span><span class="lineCov">         84 :                 return src-&gt;sreg1;</span>
<span class="lineNum">     851 </span><span class="lineCov">       7004 :         } else if (src-&gt;opcode == OP_LDADDR) {</span>
<span class="lineNum">     852 </span><span class="lineCov">       6992 :                 int res = ((MonoInst*)src-&gt;inst_p0)-&gt;dreg;</span>
<span class="lineNum">     853 </span><span class="lineCov">      27968 :                 NULLIFY_INS (src);</span>
<span class="lineNum">     854 </span><span class="lineCov">       6992 :                 return res;</span>
<span class="lineNum">     855 </span><span class="lineCov">         12 :         } else if (spec [MONO_INST_DEST] == 'x') {</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 return src-&gt;dreg;</span>
<span class="lineNum">     857 </span><span class="lineCov">         20 :         } else if (src-&gt;type == STACK_PTR || src-&gt;type == STACK_MP) {</span>
<span class="lineNum">     858 </span>            :                 MonoInst *ins;
<span class="lineNum">     859 </span><span class="lineCov">         12 :                 if (indirect)</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                         *indirect = TRUE;</span>
<span class="lineNum">     861 </span>            : 
<span class="lineNum">     862 </span><span class="lineCov">         48 :                 MONO_INST_NEW (cfg, ins, OP_LOADX_MEMBASE);</span>
<span class="lineNum">     863 </span><span class="lineCov">         12 :                 ins-&gt;klass = klass;</span>
<span class="lineNum">     864 </span><span class="lineCov">         12 :                 ins-&gt;sreg1 = src-&gt;dreg;</span>
<span class="lineNum">     865 </span><span class="lineCov">         12 :                 ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">     866 </span><span class="lineCov">         12 :                 ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">     867 </span><span class="lineCov">         48 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">     868 </span><span class="lineCov">         12 :                 return ins-&gt;dreg;</span>
<span class="lineNum">     869 </span>            :         }
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         g_warning (&quot;load_simd_vreg:: could not infer source simd (%d) vreg for op&quot;, src-&gt;type);</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         mono_print_ins (src);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         g_assert_not_reached ();</span>
<span class="lineNum">     873 </span><span class="lineCov">       7088 : }</span>
<a name="874"><span class="lineNum">     874 </span>            : </a>
<span class="lineNum">     875 </span>            : static int
<span class="lineNum">     876 </span>            : load_simd_vreg (MonoCompile *cfg, MonoMethod *cmethod, MonoInst *src, gboolean *indirect)
<span class="lineNum">     877 </span>            : {
<span class="lineNum">     878 </span><span class="lineCov">        708 :         return load_simd_vreg_class (cfg, cmethod-&gt;klass, src, indirect);</span>
<span class="lineNum">     879 </span>            : }
<span class="lineNum">     880 </span>            : 
<a name="881"><span class="lineNum">     881 </span>            : /*We share the var with fconv_to_r8_x to save some stack space.*/</a>
<span class="lineNum">     882 </span>            : static MonoInst*
<span class="lineNum">     883 </span>            : get_double_spill_area (MonoCompile *cfg)
<span class="lineNum">     884 </span>            : {
<span class="lineNum">     885 </span><span class="lineCov">        224 :         if (!cfg-&gt;fconv_to_r8_x_var) {</span>
<span class="lineNum">     886 </span><span class="lineCov">         88 :                 cfg-&gt;fconv_to_r8_x_var = mono_compile_create_var (cfg, &amp;mono_defaults.double_class-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">     887 </span><span class="lineCov">         88 :                 cfg-&gt;fconv_to_r8_x_var-&gt;flags |= MONO_INST_VOLATILE; /*FIXME, use the don't regalloc flag*/</span>
<span class="lineNum">     888 </span><span class="lineCov">         88 :         }       </span>
<span class="lineNum">     889 </span><span class="lineCov">        224 :         return cfg-&gt;fconv_to_r8_x_var;</span>
<a name="890"><span class="lineNum">     890 </span>            : }</a>
<span class="lineNum">     891 </span>            : static MonoInst*
<span class="lineNum">     892 </span>            : get_simd_ctor_spill_area (MonoCompile *cfg, MonoClass *avector_klass)
<span class="lineNum">     893 </span>            : {
<span class="lineNum">     894 </span><span class="lineCov">       4200 :         if (!cfg-&gt;simd_ctor_var) {</span>
<span class="lineNum">     895 </span><span class="lineCov">        816 :                 cfg-&gt;simd_ctor_var = mono_compile_create_var (cfg, &amp;avector_klass-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">     896 </span><span class="lineCov">        816 :                 cfg-&gt;simd_ctor_var-&gt;flags |= MONO_INST_VOLATILE; /*FIXME, use the don't regalloc flag*/</span>
<span class="lineNum">     897 </span><span class="lineCov">        816 :         }       </span>
<span class="lineNum">     898 </span><span class="lineCov">       4200 :         return cfg-&gt;simd_ctor_var;</span>
<span class="lineNum">     899 </span>            : }
<a name="900"><span class="lineNum">     900 </span>            : </a>
<span class="lineNum">     901 </span>            : static int
<span class="lineNum">     902 </span>            : mono_type_to_expand_op (MonoType *type)
<span class="lineNum">     903 </span>            : {
<span class="lineNum">     904 </span><span class="lineCov">         68 :         switch (type-&gt;type) {</span>
<span class="lineNum">     905 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">     906 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">     907 </span><span class="lineCov">          4 :                 return OP_EXPAND_I1;</span>
<span class="lineNum">     908 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">     909 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">     910 </span><span class="lineCov">          4 :                 return OP_EXPAND_I2;</span>
<span class="lineNum">     911 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">     912 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">     913 </span><span class="lineCov">          4 :                 return OP_EXPAND_I4;</span>
<span class="lineNum">     914 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">     915 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">     916 </span><span class="lineCov">          4 :                 return OP_EXPAND_I8;</span>
<span class="lineNum">     917 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">     918 </span><span class="lineCov">         48 :                 return OP_EXPAND_R4;</span>
<span class="lineNum">     919 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">     920 </span><span class="lineCov">          4 :                 return OP_EXPAND_R8;</span>
<span class="lineNum">     921 </span>            :         default:
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     924 </span><span class="lineCov">         68 : }</span>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<span class="lineNum">     926 </span>            : static int
<span class="lineNum">     927 </span>            : type_to_comp_op (MonoType *t)
<span class="lineNum">     928 </span>            : {
<span class="lineNum">     929 </span><span class="lineCov">        148 :         switch (t-&gt;type) {</span>
<span class="lineNum">     930 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">     931 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">     932 </span><span class="lineCov">         48 :                 return OP_PCMPEQB;</span>
<span class="lineNum">     933 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">     934 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">     935 </span><span class="lineCov">         24 :                 return OP_PCMPEQW;</span>
<span class="lineNum">     936 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">     937 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">     938 </span><span class="lineCov">         24 :                 return OP_PCMPEQD;</span>
<span class="lineNum">     939 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">     940 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">     941 </span><span class="lineCov">         12 :                 return OP_PCMPEQQ;</span>
<span class="lineNum">     942 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">     943 </span><span class="lineCov">         20 :                 return OP_COMPPS;</span>
<span class="lineNum">     944 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">     945 </span><span class="lineCov">         20 :                 return OP_COMPPD;</span>
<span class="lineNum">     946 </span>            :         default:
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">     949 </span>            :         }
<span class="lineNum">     950 </span><span class="lineCov">        148 : }</span>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<span class="lineNum">     952 </span>            : static int
<span class="lineNum">     953 </span>            : type_to_gt_op (MonoType *t)
<span class="lineNum">     954 </span>            : {
<span class="lineNum">     955 </span><span class="lineCov">         28 :         switch (t-&gt;type) {</span>
<span class="lineNum">     956 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">     957 </span><span class="lineCov">         16 :                 return OP_PCMPGTB;</span>
<span class="lineNum">     958 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">     959 </span><span class="lineCov">          4 :                 return OP_PCMPGTW;</span>
<span class="lineNum">     960 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">     961 </span><span class="lineCov">          4 :                 return OP_PCMPGTD;</span>
<span class="lineNum">     962 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">     963 </span><span class="lineCov">          4 :                 return OP_PCMPGTQ;</span>
<span class="lineNum">     964 </span>            :         default:
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">     966 </span>            :         }
<span class="lineNum">     967 </span><span class="lineCov">         28 : }</span>
<a name="968"><span class="lineNum">     968 </span>            : </a>
<span class="lineNum">     969 </span>            : static int
<span class="lineNum">     970 </span>            : type_to_padd_op (MonoType *t)
<span class="lineNum">     971 </span>            : {
<span class="lineNum">     972 </span><span class="lineCov">         32 :         switch (t-&gt;type) {</span>
<span class="lineNum">     973 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">     974 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">     975 </span><span class="lineCov">          8 :                 return OP_PADDB;</span>
<span class="lineNum">     976 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">     977 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">     978 </span><span class="lineCov">          8 :                 return OP_PADDW;</span>
<span class="lineNum">     979 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">     980 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">     981 </span><span class="lineCov">          8 :                 return OP_PADDD;</span>
<span class="lineNum">     982 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">     983 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :                 return OP_PADDQ;</span>
<span class="lineNum">     985 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">     986 </span><span class="lineCov">          4 :                 return OP_ADDPS;</span>
<span class="lineNum">     987 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">     988 </span><span class="lineCov">          4 :                 return OP_ADDPD;</span>
<span class="lineNum">     989 </span>            :         default:
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     991 </span>            :         }
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">     993 </span><span class="lineCov">         32 : }</span>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<span class="lineNum">     995 </span>            : static int
<span class="lineNum">     996 </span>            : type_to_psub_op (MonoType *t)
<span class="lineNum">     997 </span>            : {
<span class="lineNum">     998 </span><span class="lineCov">         12 :         switch (t-&gt;type) {</span>
<span class="lineNum">     999 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">    1000 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">    1001 </span><span class="lineCov">          4 :                 return OP_PSUBB;</span>
<span class="lineNum">    1002 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    1003 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 return OP_PSUBW;</span>
<span class="lineNum">    1005 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    1006 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 return OP_PSUBD;</span>
<span class="lineNum">    1008 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">    1009 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                 return OP_PSUBQ;</span>
<span class="lineNum">    1011 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1012 </span><span class="lineCov">          4 :                 return OP_SUBPS;</span>
<span class="lineNum">    1013 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    1014 </span><span class="lineCov">          4 :                 return OP_SUBPD;</span>
<span class="lineNum">    1015 </span>            :         default:
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1017 </span>            :         }
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">    1019 </span><span class="lineCov">         12 : }</span>
<a name="1020"><span class="lineNum">    1020 </span>            : </a>
<span class="lineNum">    1021 </span>            : static int
<span class="lineNum">    1022 </span>            : type_to_pmul_op (MonoType *t)
<span class="lineNum">    1023 </span>            : {
<span class="lineNum">    1024 </span><span class="lineCov">         12 :         switch (t-&gt;type) {</span>
<span class="lineNum">    1025 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    1026 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 return OP_PMULW;</span>
<span class="lineNum">    1028 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    1029 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    1030 </span><span class="lineCov">          4 :                 return OP_PMULD;</span>
<span class="lineNum">    1031 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">    1032 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 return OP_PMULQ;</span>
<span class="lineNum">    1034 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1035 </span><span class="lineCov">          4 :                 return OP_MULPS;</span>
<span class="lineNum">    1036 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    1037 </span><span class="lineCov">          4 :                 return OP_MULPD;</span>
<span class="lineNum">    1038 </span>            :         default:
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1040 </span>            :         }
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">    1042 </span><span class="lineCov">         12 : }</span>
<a name="1043"><span class="lineNum">    1043 </span>            : </a>
<span class="lineNum">    1044 </span>            : static int
<span class="lineNum">    1045 </span>            : type_to_pdiv_op (MonoType *t)
<span class="lineNum">    1046 </span>            : {
<span class="lineNum">    1047 </span><span class="lineCov">          8 :         switch (t-&gt;type) {</span>
<span class="lineNum">    1048 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1049 </span><span class="lineCov">          4 :                 return OP_DIVPS;</span>
<span class="lineNum">    1050 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    1051 </span><span class="lineCov">          4 :                 return OP_DIVPD;</span>
<span class="lineNum">    1052 </span>            :         default:
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1054 </span>            :         }
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">    1056 </span><span class="lineCov">          8 : }</span>
<a name="1057"><span class="lineNum">    1057 </span>            : </a>
<span class="lineNum">    1058 </span>            : static int
<span class="lineNum">    1059 </span>            : get_simd_vreg_or_expanded_scalar (MonoCompile *cfg, MonoClass *klass, MonoType *param_type, MonoInst *src)
<span class="lineNum">    1060 </span>            : {
<span class="lineNum">    1061 </span>            :         MonoInst *ins;
<span class="lineNum">    1062 </span>            :         int expand_op;
<span class="lineNum">    1063 </span>            : 
<span class="lineNum">    1064 </span><span class="lineCov">       3840 :         if (mono_class_from_mono_type (param_type)-&gt;simd_type)</span>
<span class="lineNum">    1065 </span><span class="lineCov">       3796 :                 return get_simd_vreg (cfg, NULL, src);</span>
<span class="lineNum">    1066 </span>            : 
<span class="lineNum">    1067 </span><span class="lineCov">         44 :         expand_op = mono_type_to_expand_op (param_type);</span>
<span class="lineNum">    1068 </span><span class="lineCov">        176 :         MONO_INST_NEW (cfg, ins, expand_op);</span>
<span class="lineNum">    1069 </span><span class="lineCov">         44 :         ins-&gt;klass = klass;</span>
<span class="lineNum">    1070 </span><span class="lineCov">         44 :         ins-&gt;sreg1 = src-&gt;dreg;</span>
<span class="lineNum">    1071 </span><span class="lineCov">         44 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1072 </span><span class="lineCov">         44 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1073 </span><span class="lineCov">        176 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span><span class="lineCov">         44 :         if (expand_op == OP_EXPAND_R4)</span>
<span class="lineNum">    1076 </span><span class="lineCov">         44 :                 ins-&gt;backend.spill_var = mini_get_int_to_float_spill_area (cfg);</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         else if (expand_op == OP_EXPAND_R8)</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 ins-&gt;backend.spill_var = get_double_spill_area (cfg);</span>
<span class="lineNum">    1079 </span>            : 
<span class="lineNum">    1080 </span><span class="lineCov">         44 :         return ins-&gt;dreg;</span>
<span class="lineNum">    1081 </span><span class="lineCov">       3840 : }</span>
<span class="lineNum">    1082 </span>            : 
<span class="lineNum">    1083 </span>            : /*
<span class="lineNum">    1084 </span>            :  * simd_intrinsic_emit_binary_op:
<span class="lineNum">    1085 </span>            :  *
<span class="lineNum">    1086 </span>            :  *   Emit a binary SIMD opcode.
<span class="lineNum">    1087 </span>            :  * @LHS/@RHS are the two arguments, they can be either a SIMD type or a scalar one. Scalar arguments are
<span class="lineNum">    1088 </span>            :  * expanded to the SIMD type.
<a name="1089"><span class="lineNum">    1089 </span>            :  */</a>
<span class="lineNum">    1090 </span>            : static MonoInst*
<span class="lineNum">    1091 </span>            : simd_intrinsic_emit_binary_op (MonoCompile *cfg, int opcode, int flags, MonoClass *klass, MonoType *lhs_type, MonoType *rhs_type, MonoInst *lhs, MonoInst *rhs)
<span class="lineNum">    1092 </span>            : {
<span class="lineNum">    1093 </span>            :         MonoInst* ins;
<span class="lineNum">    1094 </span>            :         int left_vreg, right_vreg;
<span class="lineNum">    1095 </span>            : 
<span class="lineNum">    1096 </span><span class="lineCov">       1920 :         left_vreg = get_simd_vreg_or_expanded_scalar (cfg, klass, lhs_type, lhs);</span>
<span class="lineNum">    1097 </span><span class="lineCov">       1920 :         right_vreg = get_simd_vreg_or_expanded_scalar (cfg, klass, rhs_type, rhs);</span>
<span class="lineNum">    1098 </span>            : 
<span class="lineNum">    1099 </span><span class="lineCov">       7680 :         MONO_INST_NEW (cfg, ins, opcode);</span>
<span class="lineNum">    1100 </span><span class="lineCov">       1920 :         ins-&gt;klass = klass;</span>
<span class="lineNum">    1101 </span><span class="lineCov">       1920 :         ins-&gt;sreg1 = left_vreg;</span>
<span class="lineNum">    1102 </span><span class="lineCov">       1920 :         ins-&gt;sreg2 = right_vreg;</span>
<span class="lineNum">    1103 </span><span class="lineCov">       1920 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1104 </span><span class="lineCov">       1920 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1105 </span><span class="lineCov">       1920 :         ins-&gt;inst_c0 = flags;</span>
<span class="lineNum">    1106 </span><span class="lineCov">       7680 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1107 </span><span class="lineCov">       1920 :         return ins;</span>
<span class="lineNum">    1108 </span>            : }
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<span class="lineNum">    1110 </span>            : static MonoInst*
<span class="lineNum">    1111 </span>            : simd_intrinsic_emit_binary (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1112 </span>            : {
<span class="lineNum">    1113 </span><span class="lineCov">       1720 :         MonoMethodSignature *sig = mono_method_signature (cmethod);</span>
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span><span class="lineCov">       5160 :         g_assert (sig-&gt;param_count == 2);</span>
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineCov">       1720 :         return simd_intrinsic_emit_binary_op (cfg, intrinsic-&gt;opcode, intrinsic-&gt;flags, cmethod-&gt;klass, sig-&gt;params [0], sig-&gt;params [1], args [0], args [1]);</span>
<span class="lineNum">    1118 </span>            : }
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<span class="lineNum">    1120 </span>            : static MonoInst*
<span class="lineNum">    1121 </span>            : simd_intrinsic_emit_unary (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1122 </span>            : {
<span class="lineNum">    1123 </span>            :         MonoInst* ins;
<span class="lineNum">    1124 </span>            :         int vreg;
<span class="lineNum">    1125 </span>            :         
<span class="lineNum">    1126 </span><span class="lineCov">         72 :         vreg = get_simd_vreg (cfg, cmethod, args [0]);</span>
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span><span class="lineCov">        288 :         MONO_INST_NEW (cfg, ins, intrinsic-&gt;opcode);</span>
<span class="lineNum">    1129 </span><span class="lineCov">         72 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1130 </span><span class="lineCov">         72 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1131 </span><span class="lineCov">         72 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1132 </span><span class="lineCov">         72 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1133 </span><span class="lineCov">        288 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1134 </span><span class="lineCov">         72 :         return ins;</span>
<span class="lineNum">    1135 </span>            : }
<a name="1136"><span class="lineNum">    1136 </span>            : </a>
<span class="lineNum">    1137 </span>            : static int
<span class="lineNum">    1138 </span>            : mono_type_to_extract_op (MonoType *type)
<span class="lineNum">    1139 </span>            : {
<span class="lineNum">    1140 </span><span class="lineCov">       6340 :         switch (type-&gt;type) {</span>
<span class="lineNum">    1141 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">    1142 </span><span class="lineCov">        164 :                 return OP_EXTRACT_I1;</span>
<span class="lineNum">    1143 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">    1144 </span><span class="lineCov">        548 :                 return OP_EXTRACT_U1;</span>
<span class="lineNum">    1145 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    1146 </span><span class="lineCov">         96 :                 return OP_EXTRACT_I2;</span>
<span class="lineNum">    1147 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    1148 </span><span class="lineCov">        572 :                 return OP_EXTRACT_U2;</span>
<span class="lineNum">    1149 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    1150 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    1151 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1152 </span><span class="lineCov">       4960 :                 return OP_EXTRACT_I4;</span>
<span class="lineNum">    1153 </span>            :         default:
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1156 </span><span class="lineCov">       6340 : }</span>
<span class="lineNum">    1157 </span>            : 
<a name="1158"><span class="lineNum">    1158 </span>            : /*Returns the amount to shift the element index to get the dword it belongs to*/</a>
<span class="lineNum">    1159 </span>            : static int
<span class="lineNum">    1160 </span>            : mono_type_elements_shift_bits (MonoType *type)
<span class="lineNum">    1161 </span>            : {
<span class="lineNum">    1162 </span><span class="lineCov">       6340 :         switch (type-&gt;type) {</span>
<span class="lineNum">    1163 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">    1164 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">    1165 </span><span class="lineCov">        712 :                 return 2;</span>
<span class="lineNum">    1166 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    1167 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    1168 </span><span class="lineCov">        668 :                 return 1;</span>
<span class="lineNum">    1169 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    1170 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    1171 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1172 </span><span class="lineCov">       4960 :                 return 0;</span>
<span class="lineNum">    1173 </span>            :         default:
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1176 </span><span class="lineCov">       6340 : }</span>
<a name="1177"><span class="lineNum">    1177 </span>            : </a>
<span class="lineNum">    1178 </span>            : static G_GNUC_UNUSED int
<span class="lineNum">    1179 </span>            : mono_type_to_insert_op (MonoType *type)
<span class="lineNum">    1180 </span>            : {
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         switch (type-&gt;type) {</span>
<span class="lineNum">    1182 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">    1183 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                 return OP_INSERT_I1;</span>
<span class="lineNum">    1185 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    1186 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                 return OP_INSERT_I2;</span>
<span class="lineNum">    1188 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    1189 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 return OP_INSERT_I4;</span>
<span class="lineNum">    1191 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">    1192 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                 return OP_INSERT_I8;</span>
<span class="lineNum">    1194 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 return OP_INSERT_R4;</span>
<span class="lineNum">    1196 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 return OP_INSERT_R8;</span>
<span class="lineNum">    1198 </span>            :         default:
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 : }</span>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<span class="lineNum">    1203 </span>            : static int
<span class="lineNum">    1204 </span>            : mono_type_to_slow_insert_op (MonoType *type)
<span class="lineNum">    1205 </span>            : {
<span class="lineNum">    1206 </span><span class="lineCov">        132 :         switch (type-&gt;type) {</span>
<span class="lineNum">    1207 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">    1208 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                 return OP_INSERTX_U1_SLOW;</span>
<span class="lineNum">    1210 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    1211 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    1212 </span><span class="lineCov">         48 :                 return OP_INSERT_I2;</span>
<span class="lineNum">    1213 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    1214 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    1215 </span><span class="lineCov">         48 :                 return OP_INSERTX_I4_SLOW;</span>
<span class="lineNum">    1216 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">    1217 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">    1218 </span><span class="lineCov">          8 :                 return OP_INSERTX_I8_SLOW;</span>
<span class="lineNum">    1219 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    1220 </span><span class="lineCov">         16 :                 return OP_INSERTX_R4_SLOW;</span>
<span class="lineNum">    1221 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    1222 </span><span class="lineCov">         12 :                 return OP_INSERTX_R8_SLOW;</span>
<span class="lineNum">    1223 </span>            :         default:
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1226 </span><span class="lineCov">        132 : }</span>
<a name="1227"><span class="lineNum">    1227 </span>            : </a>
<span class="lineNum">    1228 </span>            : static MonoInst*
<span class="lineNum">    1229 </span>            : simd_intrinsic_emit_setter (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1230 </span>            : {
<span class="lineNum">    1231 </span>            :         MonoInst *ins;
<span class="lineNum">    1232 </span><span class="lineCov">        204 :         MonoMethodSignature *sig = mono_method_signature (cmethod);</span>
<span class="lineNum">    1233 </span>            :         int size, align;
<span class="lineNum">    1234 </span>            :         gboolean indirect;
<span class="lineNum">    1235 </span>            :         int dreg;
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span><span class="lineCov">        204 :         size = mono_type_size (sig-&gt;params [0], &amp;align); </span>
<span class="lineNum">    1238 </span>            : 
<span class="lineNum">    1239 </span><span class="lineCov">        204 :         if (COMPILE_LLVM (cfg)) {</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                 MONO_INST_NEW (cfg, ins, mono_type_to_insert_op (sig-&gt;params [0]));</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 ins-&gt;dreg = ins-&gt;sreg1 = dreg = load_simd_vreg (cfg, cmethod, args [0], &amp;indirect);</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                 ins-&gt;sreg2 = args [1]-&gt;dreg;</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 ins-&gt;inst_c0 = intrinsic-&gt;opcode;</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1246 </span><span class="lineCov">        452 :         } else if (size == 2 || size == 4 || size == 8) {</span>
<span class="lineNum">    1247 </span><span class="lineCov">        528 :                 MONO_INST_NEW (cfg, ins, mono_type_to_slow_insert_op (sig-&gt;params [0]));</span>
<span class="lineNum">    1248 </span><span class="lineCov">        132 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1249 </span>            :                 /*This is a partial load so we encode the dependency on the previous value by setting dreg and sreg1 to the same value.*/
<span class="lineNum">    1250 </span><span class="lineCov">        132 :                 ins-&gt;dreg = ins-&gt;sreg1 = dreg = load_simd_vreg (cfg, cmethod, args [0], &amp;indirect);</span>
<span class="lineNum">    1251 </span><span class="lineCov">        132 :                 ins-&gt;sreg2 = args [1]-&gt;dreg;</span>
<span class="lineNum">    1252 </span><span class="lineCov">        132 :                 ins-&gt;inst_c0 = intrinsic-&gt;opcode;</span>
<span class="lineNum">    1253 </span><span class="lineCov">        132 :                 if (sig-&gt;params [0]-&gt;type == MONO_TYPE_R4)</span>
<span class="lineNum">    1254 </span><span class="lineCov">         16 :                         ins-&gt;backend.spill_var = mini_get_int_to_float_spill_area (cfg);</span>
<span class="lineNum">    1255 </span><span class="lineCov">        116 :                 else if (sig-&gt;params [0]-&gt;type == MONO_TYPE_R8)</span>
<span class="lineNum">    1256 </span><span class="lineCov">         12 :                         ins-&gt;backend.spill_var = get_double_spill_area (cfg);</span>
<span class="lineNum">    1257 </span><span class="lineCov">        528 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1258 </span><span class="lineCov">        132 :         } else {</span>
<span class="lineNum">    1259 </span>            :                 int vreg, sreg;
<span class="lineNum">    1260 </span>            : 
<span class="lineNum">    1261 </span><span class="lineCov">        288 :                 MONO_INST_NEW (cfg, ins, OP_EXTRACTX_U2);</span>
<span class="lineNum">    1262 </span><span class="lineCov">         72 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1263 </span><span class="lineCov">         72 :                 ins-&gt;sreg1 = sreg = dreg = load_simd_vreg (cfg, cmethod, args [0], &amp;indirect);</span>
<span class="lineNum">    1264 </span><span class="lineCov">         72 :                 ins-&gt;type = STACK_I4;</span>
<span class="lineNum">    1265 </span><span class="lineCov">         72 :                 ins-&gt;dreg = vreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1266 </span><span class="lineCov">         72 :                 ins-&gt;inst_c0 = intrinsic-&gt;opcode / 2;</span>
<span class="lineNum">    1267 </span><span class="lineCov">        288 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1268 </span>            : 
<span class="lineNum">    1269 </span><span class="lineCov">        288 :                 MONO_INST_NEW (cfg, ins, OP_INSERTX_U1_SLOW);</span>
<span class="lineNum">    1270 </span><span class="lineCov">         72 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1271 </span><span class="lineCov">         72 :                 ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1272 </span><span class="lineCov">         72 :                 ins-&gt;sreg2 = args [1]-&gt;dreg;</span>
<span class="lineNum">    1273 </span><span class="lineCov">         72 :                 ins-&gt;dreg = sreg;</span>
<span class="lineNum">    1274 </span><span class="lineCov">         72 :                 ins-&gt;inst_c0 = intrinsic-&gt;opcode;</span>
<span class="lineNum">    1275 </span><span class="lineCov">        288 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1276 </span>            :         }
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineCov">        204 :         if (indirect) {</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                 MONO_INST_NEW (cfg, ins, OP_STOREX_MEMBASE);</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                 ins-&gt;dreg = args [0]-&gt;dreg;</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                 ins-&gt;sreg1 = dreg;</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1285 </span><span class="lineCov">        204 :         return ins;</span>
<span class="lineNum">    1286 </span>            : }
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span>            : /*
<span class="lineNum">    1289 </span>            :  * simd_intrinsic_emit_getter_op:
<span class="lineNum">    1290 </span>            :  *
<span class="lineNum">    1291 </span>            :  *   Emit IR for loading an element of a SIMD value.
<span class="lineNum">    1292 </span>            :  *
<span class="lineNum">    1293 </span>            :  * @klass is the simd type, @type is the element type.
<a name="1294"><span class="lineNum">    1294 </span>            :  */</a>
<span class="lineNum">    1295 </span>            : static MonoInst*
<span class="lineNum">    1296 </span>            : simd_intrinsic_emit_getter_op (MonoCompile *cfg, int index, MonoClass *klass, MonoType *type, MonoInst *arg)
<span class="lineNum">    1297 </span>            : {
<span class="lineNum">    1298 </span>            :         MonoInst *ins;
<span class="lineNum">    1299 </span>            :         int vreg, shift_bits;
<span class="lineNum">    1300 </span>            : 
<span class="lineNum">    1301 </span><span class="lineCov">       6380 :         vreg = load_simd_vreg_class (cfg, klass, arg, NULL);</span>
<span class="lineNum">    1302 </span>            : 
<span class="lineNum">    1303 </span><span class="lineCov">      19076 :         if (type-&gt;type == MONO_TYPE_I8 || type-&gt;type == MONO_TYPE_U8 || type-&gt;type == MONO_TYPE_R8) {</span>
<span class="lineNum">    1304 </span>            :                 MonoInst *ins;
<span class="lineNum">    1305 </span><span class="lineCov">         40 :                 gboolean is_r8 = type-&gt;type == MONO_TYPE_R8;</span>
<span class="lineNum">    1306 </span>            : 
<span class="lineNum">    1307 </span><span class="lineCov">        160 :                 MONO_INST_NEW (cfg, ins, is_r8 ? OP_EXTRACT_R8 : OP_EXTRACT_I8);</span>
<span class="lineNum">    1308 </span><span class="lineCov">         40 :                 ins-&gt;klass = klass;</span>
<span class="lineNum">    1309 </span><span class="lineCov">         40 :                 ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1310 </span><span class="lineCov">         40 :                 ins-&gt;inst_c0 = index;</span>
<span class="lineNum">    1311 </span><span class="lineCov">         40 :                 if (is_r8) {</span>
<span class="lineNum">    1312 </span><span class="lineCov">          8 :                         ins-&gt;type = STACK_R8;</span>
<span class="lineNum">    1313 </span><span class="lineCov">          8 :                         ins-&gt;dreg = alloc_freg (cfg);</span>
<span class="lineNum">    1314 </span><span class="lineCov">          8 :                         ins-&gt;backend.spill_var = get_double_spill_area (cfg);</span>
<span class="lineNum">    1315 </span><span class="lineCov">          8 :                 } else {</span>
<span class="lineNum">    1316 </span><span class="lineCov">         32 :                         ins-&gt;type = STACK_I8;</span>
<span class="lineNum">    1317 </span><span class="lineCov">         32 :                         ins-&gt;dreg = alloc_lreg (cfg);</span>
<span class="lineNum">    1318 </span>            :                 }
<span class="lineNum">    1319 </span><span class="lineCov">        160 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1320 </span><span class="lineCov">         40 :                 return ins;</span>
<span class="lineNum">    1321 </span>            :         }
<span class="lineNum">    1322 </span>            : 
<span class="lineNum">    1323 </span><span class="lineCov">       6340 :         shift_bits = mono_type_elements_shift_bits (type);</span>
<span class="lineNum">    1324 </span>            : 
<span class="lineNum">    1325 </span><span class="lineCov">      10640 :         if ((index &gt;&gt; shift_bits) &amp;&amp; !cfg-&gt;compile_llvm) {</span>
<span class="lineNum">    1326 </span><span class="lineCov">      17200 :                 MONO_INST_NEW (cfg, ins, OP_PSHUFLED);</span>
<span class="lineNum">    1327 </span><span class="lineCov">       4300 :                 ins-&gt;klass = klass;</span>
<span class="lineNum">    1328 </span><span class="lineCov">       4300 :                 ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1329 </span><span class="lineCov">       4300 :                 ins-&gt;inst_c0 = index &gt;&gt; shift_bits;</span>
<span class="lineNum">    1330 </span><span class="lineCov">       4300 :                 ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1331 </span><span class="lineCov">       4300 :                 ins-&gt;dreg = vreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1332 </span><span class="lineCov">      17200 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1333 </span><span class="lineCov">       4300 :         }</span>
<span class="lineNum">    1334 </span>            : 
<span class="lineNum">    1335 </span><span class="lineCov">      25360 :         MONO_INST_NEW (cfg, ins, mono_type_to_extract_op (type));</span>
<span class="lineNum">    1336 </span><span class="lineCov">       6340 :         ins-&gt;klass = klass;</span>
<span class="lineNum">    1337 </span><span class="lineCov">       6340 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1338 </span><span class="lineCov">       6340 :         ins-&gt;type = STACK_I4;</span>
<span class="lineNum">    1339 </span><span class="lineCov">       6340 :         ins-&gt;dreg = vreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1340 </span><span class="lineCov">       6340 :         if (cfg-&gt;compile_llvm)</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 ins-&gt;inst_c0 = index;</span>
<span class="lineNum">    1342 </span>            :         else
<span class="lineNum">    1343 </span><span class="lineCov">       6340 :                 ins-&gt;inst_c0 = index &amp; ((1 &lt;&lt; shift_bits) - 1);</span>
<span class="lineNum">    1344 </span><span class="lineCov">      25360 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1345 </span>            : 
<span class="lineNum">    1346 </span><span class="lineCov">       6340 :         if (type-&gt;type == MONO_TYPE_R4) {</span>
<span class="lineNum">    1347 </span><span class="lineCov">      16016 :                 MONO_INST_NEW (cfg, ins, cfg-&gt;r4fp ? OP_ICONV_TO_R4_RAW : OP_MOVE_I4_TO_F);</span>
<span class="lineNum">    1348 </span><span class="lineCov">       4004 :                 ins-&gt;klass = mono_defaults.single_class;</span>
<span class="lineNum">    1349 </span><span class="lineCov">       4004 :                 ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1350 </span><span class="lineCov">       4004 :                 ins-&gt;type = cfg-&gt;r4_stack_type;</span>
<span class="lineNum">    1351 </span><span class="lineCov">       4004 :                 ins-&gt;dreg = alloc_freg (cfg);</span>
<span class="lineNum">    1352 </span><span class="lineCov">       4004 :                 ins-&gt;backend.spill_var = mini_get_int_to_float_spill_area (cfg);</span>
<span class="lineNum">    1353 </span><span class="lineCov">      16016 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1354 </span><span class="lineCov">       4004 :         }</span>
<span class="lineNum">    1355 </span><span class="lineCov">       6340 :         return ins;</span>
<span class="lineNum">    1356 </span><span class="lineCov">       6380 : }</span>
<a name="1357"><span class="lineNum">    1357 </span>            : </a>
<span class="lineNum">    1358 </span>            : static MonoInst*
<span class="lineNum">    1359 </span>            : simd_intrinsic_emit_getter (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1360 </span>            : {
<span class="lineNum">    1361 </span><span class="lineCov">       2820 :         MonoMethodSignature *sig = mono_method_signature (cmethod);</span>
<span class="lineNum">    1362 </span>            : 
<span class="lineNum">    1363 </span><span class="lineCov">       2820 :         return simd_intrinsic_emit_getter_op (cfg, intrinsic-&gt;opcode, cmethod-&gt;klass, sig-&gt;ret, args [0]);</span>
<span class="lineNum">    1364 </span>            : }
<a name="1365"><span class="lineNum">    1365 </span>            : </a>
<span class="lineNum">    1366 </span>            : static MonoInst*
<span class="lineNum">    1367 </span>            : simd_intrinsic_emit_long_getter (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1368 </span>            : {
<span class="lineNum">    1369 </span>            :         MonoInst *ins;
<span class="lineNum">    1370 </span>            :         int vreg;
<span class="lineNum">    1371 </span><span class="lineCov">        324 :         gboolean is_r8 = mono_method_signature (cmethod)-&gt;ret-&gt;type == MONO_TYPE_R8;</span>
<span class="lineNum">    1372 </span>            : 
<span class="lineNum">    1373 </span><span class="lineCov">        324 :         vreg = load_simd_vreg (cfg, cmethod, args [0], NULL);</span>
<span class="lineNum">    1374 </span>            : 
<span class="lineNum">    1375 </span><span class="lineCov">       1296 :         MONO_INST_NEW (cfg, ins, is_r8 ? OP_EXTRACT_R8 : OP_EXTRACT_I8);</span>
<span class="lineNum">    1376 </span><span class="lineCov">        324 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1377 </span><span class="lineCov">        324 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1378 </span><span class="lineCov">        324 :         ins-&gt;inst_c0 = intrinsic-&gt;opcode;</span>
<span class="lineNum">    1379 </span><span class="lineCov">        324 :         if (is_r8) {</span>
<span class="lineNum">    1380 </span><span class="lineCov">        196 :                 ins-&gt;type = STACK_R8;</span>
<span class="lineNum">    1381 </span><span class="lineCov">        196 :                 ins-&gt;dreg = alloc_freg (cfg);</span>
<span class="lineNum">    1382 </span><span class="lineCov">        196 :                 ins-&gt;backend.spill_var = get_double_spill_area (cfg);</span>
<span class="lineNum">    1383 </span><span class="lineCov">        196 :         } else {</span>
<span class="lineNum">    1384 </span><span class="lineCov">        128 :                 ins-&gt;type = STACK_I8;</span>
<span class="lineNum">    1385 </span><span class="lineCov">        128 :                 ins-&gt;dreg = alloc_lreg (cfg);                </span>
<span class="lineNum">    1386 </span>            :         }
<span class="lineNum">    1387 </span><span class="lineCov">       1296 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1388 </span>            : 
<span class="lineNum">    1389 </span><span class="lineCov">        324 :         return ins;</span>
<span class="lineNum">    1390 </span>            : }
<a name="1391"><span class="lineNum">    1391 </span>            : </a>
<span class="lineNum">    1392 </span>            : static MonoInst*
<span class="lineNum">    1393 </span>            : simd_intrinsic_emit_ctor (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1394 </span>            : {
<span class="lineNum">    1395 </span><span class="lineCov">       1488 :         MonoInst *ins = NULL;</span>
<span class="lineNum">    1396 </span>            :         int i, addr_reg;
<span class="lineNum">    1397 </span><span class="lineCov">       1488 :         gboolean is_ldaddr = args [0]-&gt;opcode == OP_LDADDR;</span>
<span class="lineNum">    1398 </span><span class="lineCov">       1488 :         MonoMethodSignature *sig = mono_method_signature (cmethod);</span>
<span class="lineNum">    1399 </span><span class="lineCov">       1488 :         int store_op = mono_type_to_store_membase (cfg, sig-&gt;params [0]);</span>
<span class="lineNum">    1400 </span><span class="lineCov">       1488 :         int arg_size = mono_type_size (sig-&gt;params [0], &amp;i);</span>
<span class="lineNum">    1401 </span>            :         int opcode;
<span class="lineNum">    1402 </span>            : 
<span class="lineNum">    1403 </span><span class="lineCov">       1488 :         if (sig-&gt;param_count == 1) {</span>
<span class="lineNum">    1404 </span>            :                 int dreg;
<span class="lineNum">    1405 </span>            :                 
<span class="lineNum">    1406 </span><span class="lineCov">         88 :                 if (is_ldaddr) {</span>
<span class="lineNum">    1407 </span><span class="lineCov">         88 :                         dreg = args [0]-&gt;inst_i0-&gt;dreg;</span>
<span class="lineNum">    1408 </span><span class="lineCov">        352 :                         NULLIFY_INS (args [0]);</span>
<span class="lineNum">    1409 </span><span class="lineCov">         88 :                 } else {</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :                         g_assert (args [0]-&gt;type == STACK_MP || args [0]-&gt;type == STACK_PTR);</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                         dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1412 </span>            :                 }
<span class="lineNum">    1413 </span>            : 
<span class="lineNum">    1414 </span><span class="lineCov">         88 :                 if (intrinsic)</span>
<span class="lineNum">    1415 </span><span class="lineCov">         64 :                         opcode = intrinsic-&gt;opcode;</span>
<span class="lineNum">    1416 </span>            :                 else
<span class="lineNum">    1417 </span><span class="lineCov">         24 :                         opcode = mono_type_to_expand_op (sig-&gt;params [0]);</span>
<span class="lineNum">    1418 </span><span class="lineCov">        352 :                 MONO_INST_NEW (cfg, ins, opcode);</span>
<span class="lineNum">    1419 </span><span class="lineCov">         88 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1420 </span><span class="lineCov">         88 :                 ins-&gt;sreg1 = args [1]-&gt;dreg;</span>
<span class="lineNum">    1421 </span><span class="lineCov">         88 :                 ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1422 </span><span class="lineCov">         88 :                 ins-&gt;dreg = dreg;</span>
<span class="lineNum">    1423 </span>            : 
<span class="lineNum">    1424 </span><span class="lineCov">        352 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1425 </span><span class="lineCov">         88 :                 if (sig-&gt;params [0]-&gt;type == MONO_TYPE_R4)</span>
<span class="lineNum">    1426 </span><span class="lineCov">         20 :                         ins-&gt;backend.spill_var = mini_get_int_to_float_spill_area (cfg);</span>
<span class="lineNum">    1427 </span><span class="lineCov">         68 :                 else if (sig-&gt;params [0]-&gt;type == MONO_TYPE_R8)</span>
<span class="lineNum">    1428 </span><span class="lineCov">          8 :                         ins-&gt;backend.spill_var = get_double_spill_area (cfg);</span>
<span class="lineNum">    1429 </span>            : 
<span class="lineNum">    1430 </span><span class="lineCov">         88 :                 if (!is_ldaddr) {</span>
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                         MONO_INST_NEW (cfg, ins, OP_STOREX_MEMBASE);</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                         ins-&gt;dreg = args [0]-&gt;dreg;</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                         ins-&gt;sreg1 = dreg;</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1436 </span><span class="lineCov">         88 :                 return ins;</span>
<span class="lineNum">    1437 </span>            :         }
<span class="lineNum">    1438 </span>            : 
<span class="lineNum">    1439 </span><span class="lineCov">       1400 :         if (is_ldaddr) {</span>
<span class="lineNum">    1440 </span><span class="lineCov">       9800 :                 NEW_VARLOADA (cfg, ins, get_simd_ctor_spill_area (cfg, cmethod-&gt;klass), &amp;cmethod-&gt;klass-&gt;byref_arg);</span>
<span class="lineNum">    1441 </span><span class="lineCov">       5600 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1442 </span><span class="lineCov">       1400 :                 addr_reg = ins-&gt;dreg;</span>
<span class="lineNum">    1443 </span><span class="lineCov">       1400 :         } else {</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 g_assert (args [0]-&gt;type == STACK_MP || args [0]-&gt;type == STACK_PTR);</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 addr_reg = args [0]-&gt;dreg;</span>
<span class="lineNum">    1446 </span>            :         }
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span><span class="lineCov">      16520 :         for (i = sig-&gt;param_count - 1; i &gt;= 0; --i) {</span>
<span class="lineNum">    1449 </span><span class="lineCov">      82320 :                 EMIT_NEW_STORE_MEMBASE (cfg, ins, store_op, addr_reg, i * arg_size, args [i + 1]-&gt;dreg);</span>
<span class="lineNum">    1450 </span><span class="lineCov">       6860 :         }</span>
<span class="lineNum">    1451 </span>            : 
<span class="lineNum">    1452 </span><span class="lineCov">       1400 :         if (sig-&gt;param_count * arg_size &lt; 16) {</span>
<span class="lineNum">    1453 </span>            :                 /* If there are not enough arguments, fill the rest with 0s */
<span class="lineNum">    1454 </span><span class="lineCov">        920 :                 for (i = sig-&gt;param_count; i &lt; 16 / arg_size; ++i) {</span>
<span class="lineNum">    1455 </span><span class="lineCov">        276 :                         switch (arg_size) {</span>
<span class="lineNum">    1456 </span>            :                         case 4:
<span class="lineNum">    1457 </span><span class="lineCov">       2760 :                                 MONO_EMIT_NEW_STORE_MEMBASE_IMM (cfg, OP_STOREI4_MEMBASE_IMM, addr_reg, i * arg_size, 0);</span>
<span class="lineNum">    1458 </span><span class="lineCov">        276 :                                 break;</span>
<span class="lineNum">    1459 </span>            :                         default:
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1462 </span>            :                         }
<span class="lineNum">    1463 </span><span class="lineCov">        276 :                 }</span>
<span class="lineNum">    1464 </span><span class="lineCov">        184 :         }</span>
<span class="lineNum">    1465 </span>            : 
<span class="lineNum">    1466 </span><span class="lineCov">       1400 :         if (is_ldaddr) { /*Eliminate LDADDR if it's initing a local var*/</span>
<span class="lineNum">    1467 </span><span class="lineCov">       1400 :                 int vreg = ((MonoInst*)args [0]-&gt;inst_p0)-&gt;dreg;</span>
<span class="lineNum">    1468 </span><span class="lineCov">       5600 :                 NULLIFY_INS (args [0]);</span>
<span class="lineNum">    1469 </span>            :                 
<span class="lineNum">    1470 </span><span class="lineCov">       5600 :                 MONO_INST_NEW (cfg, ins, OP_LOADX_MEMBASE);</span>
<span class="lineNum">    1471 </span><span class="lineCov">       1400 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1472 </span><span class="lineCov">       1400 :                 ins-&gt;sreg1 = addr_reg;</span>
<span class="lineNum">    1473 </span><span class="lineCov">       1400 :                 ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1474 </span><span class="lineCov">       1400 :                 ins-&gt;dreg = vreg;</span>
<span class="lineNum">    1475 </span><span class="lineCov">       5600 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1476 </span><span class="lineCov">       1400 :         }</span>
<span class="lineNum">    1477 </span><span class="lineCov">       1400 :         return ins;</span>
<span class="lineNum">    1478 </span><span class="lineCov">       1488 : }</span>
<a name="1479"><span class="lineNum">    1479 </span>            : </a>
<span class="lineNum">    1480 </span>            : static MonoInst*
<span class="lineNum">    1481 </span>            : simd_intrinsic_emit_cast (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1482 </span>            : {
<span class="lineNum">    1483 </span>            :         MonoInst *ins;
<span class="lineNum">    1484 </span>            :         MonoClass *klass;
<span class="lineNum">    1485 </span>            :         int vreg;
<span class="lineNum">    1486 </span>            : 
<span class="lineNum">    1487 </span><span class="lineCov">        256 :         vreg = get_simd_vreg (cfg, cmethod, args [0]);          </span>
<span class="lineNum">    1488 </span>            : 
<span class="lineNum">    1489 </span><span class="lineCov">        256 :         if (cmethod-&gt;is_inflated)</span>
<span class="lineNum">    1490 </span>            :                 /* Vector&lt;T&gt; */
<span class="lineNum">    1491 </span><span class="lineCov">         12 :                 klass = mono_class_from_mono_type (mono_method_signature (cmethod)-&gt;ret);</span>
<span class="lineNum">    1492 </span>            :         else
<span class="lineNum">    1493 </span><span class="lineCov">        244 :                 klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1494 </span>            : 
<span class="lineNum">    1495 </span><span class="lineCov">       1024 :         MONO_INST_NEW (cfg, ins, OP_XMOVE);</span>
<span class="lineNum">    1496 </span><span class="lineCov">        256 :         ins-&gt;klass = klass;</span>
<span class="lineNum">    1497 </span><span class="lineCov">        256 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1498 </span><span class="lineCov">        256 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1499 </span><span class="lineCov">        256 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1500 </span><span class="lineCov">       1024 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1501 </span><span class="lineCov">        256 :         return ins;</span>
<span class="lineNum">    1502 </span>            : }
<a name="1503"><span class="lineNum">    1503 </span>            : </a>
<span class="lineNum">    1504 </span>            : static MonoInst*
<span class="lineNum">    1505 </span>            : simd_intrinsic_emit_shift (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1506 </span>            : {
<span class="lineNum">    1507 </span>            :         MonoInst *ins;
<span class="lineNum">    1508 </span><span class="lineCov">         44 :         int vreg, vreg2 = -1, opcode = intrinsic-&gt;opcode;</span>
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span><span class="lineCov">         44 :         vreg = get_simd_vreg (cfg, cmethod, args [0]);</span>
<span class="lineNum">    1511 </span>            : 
<span class="lineNum">    1512 </span><span class="lineCov">         44 :         if (args [1]-&gt;opcode != OP_ICONST) {</span>
<span class="lineNum">    1513 </span><span class="lineCov">         48 :                 MONO_INST_NEW (cfg, ins, OP_ICONV_TO_X);</span>
<span class="lineNum">    1514 </span><span class="lineCov">         12 :                 ins-&gt;klass = mono_defaults.int32_class;</span>
<span class="lineNum">    1515 </span><span class="lineCov">         12 :                 ins-&gt;sreg1 = args [1]-&gt;dreg;</span>
<span class="lineNum">    1516 </span><span class="lineCov">         12 :                 ins-&gt;type = STACK_I4;</span>
<span class="lineNum">    1517 </span><span class="lineCov">         12 :                 ins-&gt;dreg = vreg2 = alloc_ireg (cfg);</span>
<span class="lineNum">    1518 </span><span class="lineCov">         48 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1519 </span>            : 
<span class="lineNum">    1520 </span><span class="lineCov">         12 :                 ++opcode; /*The shift_reg version op is always +1 from the regular one.*/</span>
<span class="lineNum">    1521 </span><span class="lineCov">         12 :         }</span>
<span class="lineNum">    1522 </span>            : 
<span class="lineNum">    1523 </span><span class="lineCov">        176 :         MONO_INST_NEW (cfg, ins, opcode);</span>
<span class="lineNum">    1524 </span><span class="lineCov">         44 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1525 </span><span class="lineCov">         44 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1526 </span><span class="lineCov">         44 :         ins-&gt;sreg2 = vreg2;</span>
<span class="lineNum">    1527 </span>            : 
<span class="lineNum">    1528 </span><span class="lineCov">         44 :         if (args [1]-&gt;opcode == OP_ICONST) {</span>
<span class="lineNum">    1529 </span><span class="lineCov">         32 :                 ins-&gt;inst_imm = args [1]-&gt;inst_c0;</span>
<span class="lineNum">    1530 </span><span class="lineCov">        128 :                 NULLIFY_INS (args [1]);</span>
<span class="lineNum">    1531 </span><span class="lineCov">         32 :         }</span>
<span class="lineNum">    1532 </span>            : 
<span class="lineNum">    1533 </span><span class="lineCov">         44 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1534 </span><span class="lineCov">         44 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1535 </span><span class="lineCov">        176 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1536 </span><span class="lineCov">         44 :         return ins;</span>
<span class="lineNum">    1537 </span>            : }
<a name="1538"><span class="lineNum">    1538 </span>            : </a>
<span class="lineNum">    1539 </span>            : static inline gboolean
<span class="lineNum">    1540 </span>            : mono_op_is_packed_compare (int op)
<span class="lineNum">    1541 </span>            : {
<span class="lineNum">    1542 </span><span class="lineCov">        460 :         return op &gt;= OP_PCMPEQB &amp;&amp; op &lt;= OP_PCMPEQQ;</span>
<span class="lineNum">    1543 </span>            : }
<a name="1544"><span class="lineNum">    1544 </span>            : </a>
<span class="lineNum">    1545 </span>            : static MonoInst*
<span class="lineNum">    1546 </span>            : simd_intrinsic_emit_equality_op (MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args, int opcode, int flags)
<span class="lineNum">    1547 </span>            : {
<span class="lineNum">    1548 </span>            :         MonoInst* ins;
<span class="lineNum">    1549 </span>            :         int left_vreg, right_vreg, tmp_vreg;
<span class="lineNum">    1550 </span>            : 
<span class="lineNum">    1551 </span><span class="lineCov">        180 :         left_vreg = load_simd_vreg (cfg, cmethod, args [0], NULL);</span>
<span class="lineNum">    1552 </span><span class="lineCov">        180 :         right_vreg = get_simd_vreg (cfg, cmethod, args [1]);</span>
<span class="lineNum">    1553 </span>            :         
<span class="lineNum">    1554 </span><span class="lineCov">        720 :         MONO_INST_NEW (cfg, ins, opcode);</span>
<span class="lineNum">    1555 </span><span class="lineCov">        180 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1556 </span><span class="lineCov">        180 :         ins-&gt;sreg1 = left_vreg;</span>
<span class="lineNum">    1557 </span><span class="lineCov">        180 :         ins-&gt;sreg2 = right_vreg;</span>
<span class="lineNum">    1558 </span><span class="lineCov">        180 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1559 </span><span class="lineCov">        180 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1560 </span><span class="lineCov">        180 :         ins-&gt;dreg = tmp_vreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1561 </span><span class="lineCov">        180 :         ins-&gt;inst_c0 = flags;</span>
<span class="lineNum">    1562 </span><span class="lineCov">        720 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span>            :         /*FIXME the next ops are SSE specific*/
<span class="lineNum">    1565 </span><span class="lineCov">        720 :         MONO_INST_NEW (cfg, ins, OP_EXTRACT_MASK);</span>
<span class="lineNum">    1566 </span><span class="lineCov">        180 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1567 </span><span class="lineCov">        180 :         ins-&gt;sreg1 = tmp_vreg;</span>
<span class="lineNum">    1568 </span><span class="lineCov">        180 :         ins-&gt;type = STACK_I4;</span>
<span class="lineNum">    1569 </span><span class="lineCov">        180 :         ins-&gt;dreg = tmp_vreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1570 </span><span class="lineCov">        720 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1571 </span>            : 
<span class="lineNum">    1572 </span>            :         /*FP ops have a not equal instruction, which means that we must test the results with OR semantics.*/
<span class="lineNum">    1573 </span><span class="lineCov">        260 :         if (mono_op_is_packed_compare (opcode) || flags == SIMD_COMP_EQ) {</span>
<span class="lineNum">    1574 </span><span class="lineCov">       1600 :                 MONO_EMIT_NEW_BIALU_IMM (cfg, OP_COMPARE_IMM, -1, tmp_vreg, 0xFFFF);</span>
<span class="lineNum">    1575 </span><span class="lineCov">        960 :                 NEW_UNALU (cfg, ins, flags == SIMD_COMP_EQ ? OP_CEQ : OP_CLT_UN, tmp_vreg, -1);</span>
<span class="lineNum">    1576 </span><span class="lineCov">        160 :         } else {</span>
<span class="lineNum">    1577 </span><span class="lineCov">        200 :                 MONO_EMIT_NEW_BIALU_IMM (cfg, OP_COMPARE_IMM, -1, tmp_vreg, 0);</span>
<span class="lineNum">    1578 </span><span class="lineCov">        120 :                 NEW_UNALU (cfg, ins, OP_CGT_UN, tmp_vreg, -1);</span>
<span class="lineNum">    1579 </span>            :         }
<span class="lineNum">    1580 </span><span class="lineCov">        720 :         MONO_ADD_INS (cfg-&gt;cbb, ins);        </span>
<span class="lineNum">    1581 </span><span class="lineCov">        180 :         return ins;</span>
<span class="lineNum">    1582 </span>            : }
<a name="1583"><span class="lineNum">    1583 </span>            : </a>
<span class="lineNum">    1584 </span>            : static MonoInst*
<span class="lineNum">    1585 </span>            : simd_intrinsic_emit_equality (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1586 </span>            : {
<span class="lineNum">    1587 </span><span class="lineCov">         96 :         return simd_intrinsic_emit_equality_op (cfg, cmethod, args, intrinsic-&gt;opcode, intrinsic-&gt;flags);</span>
<span class="lineNum">    1588 </span>            : }
<a name="1589"><span class="lineNum">    1589 </span>            : </a>
<span class="lineNum">    1590 </span>            : static MonoInst*
<span class="lineNum">    1591 </span>            : simd_intrinsic_emit_shuffle (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1592 </span>            : {
<span class="lineNum">    1593 </span>            :         MonoInst *ins;
<span class="lineNum">    1594 </span><span class="lineCov">         44 :         int vreg, vreg2 = -1;</span>
<span class="lineNum">    1595 </span><span class="lineCov">         44 :         int param_count = mono_method_signature (cmethod)-&gt;param_count;</span>
<span class="lineNum">    1596 </span>            : 
<span class="lineNum">    1597 </span><span class="lineCov">         44 :         if (args [param_count - 1]-&gt;opcode != OP_ICONST) {</span>
<span class="lineNum">    1598 </span>            :                 /*TODO Shuffle with non literals is not yet supported */
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    1600 </span>            :         }
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span><span class="lineCov">         44 :         vreg = get_simd_vreg (cfg, cmethod, args [0]);</span>
<span class="lineNum">    1603 </span><span class="lineCov">         44 :         if (param_count == 3)</span>
<span class="lineNum">    1604 </span><span class="lineCov">          8 :                 vreg2 = get_simd_vreg (cfg, cmethod, args [1]);</span>
<span class="lineNum">    1605 </span>            : 
<span class="lineNum">    1606 </span><span class="lineCov">        176 :         NULLIFY_INS (args [param_count - 1]);</span>
<span class="lineNum">    1607 </span>            : 
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span><span class="lineCov">        176 :         MONO_INST_NEW (cfg, ins, intrinsic-&gt;opcode);</span>
<span class="lineNum">    1610 </span><span class="lineCov">         44 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1611 </span><span class="lineCov">         44 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1612 </span><span class="lineCov">         44 :         ins-&gt;sreg2 = vreg2;</span>
<span class="lineNum">    1613 </span><span class="lineCov">         44 :         ins-&gt;inst_c0 = args [param_count - 1]-&gt;inst_c0;</span>
<span class="lineNum">    1614 </span><span class="lineCov">         44 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1615 </span><span class="lineCov">         44 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1616 </span><span class="lineCov">        176 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1617 </span>            : 
<span class="lineNum">    1618 </span><span class="lineCov">         52 :         if (param_count == 3 &amp;&amp; ins-&gt;opcode == OP_PSHUFLED)</span>
<span class="lineNum">    1619 </span><span class="lineCov">          4 :                 ins-&gt;opcode = OP_SHUFPS;</span>
<span class="lineNum">    1620 </span><span class="lineCov">         44 :         return ins;</span>
<span class="lineNum">    1621 </span><span class="lineCov">         44 : }</span>
<a name="1622"><span class="lineNum">    1622 </span>            : </a>
<span class="lineNum">    1623 </span>            : static MonoInst*
<span class="lineNum">    1624 </span>            : simd_intrinsic_emit_load_aligned (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1625 </span>            : {
<span class="lineNum">    1626 </span>            :         MonoInst *ins;
<span class="lineNum">    1627 </span>            : 
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         MONO_INST_NEW (cfg, ins, OP_LOADX_ALIGNED_MEMBASE);</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         ins-&gt;sreg1 = args [0]-&gt;dreg;</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         return ins;</span>
<span class="lineNum">    1635 </span>            : }
<a name="1636"><span class="lineNum">    1636 </span>            : </a>
<span class="lineNum">    1637 </span>            : static MonoInst*
<span class="lineNum">    1638 </span>            : simd_intrinsic_emit_store (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1639 </span>            : {
<span class="lineNum">    1640 </span>            :         MonoInst *ins;
<span class="lineNum">    1641 </span>            :         int vreg;
<span class="lineNum">    1642 </span>            : 
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         vreg = get_simd_vreg (cfg, cmethod, args [1]);</span>
<span class="lineNum">    1644 </span>            : 
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         MONO_INST_NEW (cfg, ins, intrinsic-&gt;opcode);</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         ins-&gt;dreg = args [0]-&gt;dreg;</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :         return ins;</span>
<span class="lineNum">    1652 </span>            : }
<a name="1653"><span class="lineNum">    1653 </span>            : </a>
<span class="lineNum">    1654 </span>            : static MonoInst*
<span class="lineNum">    1655 </span>            : simd_intrinsic_emit_extract_mask (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1656 </span>            : {
<span class="lineNum">    1657 </span>            :         MonoInst *ins;
<span class="lineNum">    1658 </span>            :         int vreg;
<span class="lineNum">    1659 </span>            :         
<span class="lineNum">    1660 </span><span class="lineCov">          4 :         vreg = get_simd_vreg (cfg, cmethod, args [0]);</span>
<span class="lineNum">    1661 </span>            : 
<span class="lineNum">    1662 </span><span class="lineCov">         16 :         MONO_INST_NEW (cfg, ins, OP_EXTRACT_MASK);</span>
<span class="lineNum">    1663 </span><span class="lineCov">          4 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1664 </span><span class="lineCov">          4 :         ins-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1665 </span><span class="lineCov">          4 :         ins-&gt;type = STACK_I4;</span>
<span class="lineNum">    1666 </span><span class="lineCov">          4 :         ins-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1667 </span><span class="lineCov">         16 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1668 </span>            : 
<span class="lineNum">    1669 </span><span class="lineCov">          4 :         return ins;</span>
<span class="lineNum">    1670 </span>            : }
<a name="1671"><span class="lineNum">    1671 </span>            : </a>
<span class="lineNum">    1672 </span>            : static MonoInst*
<span class="lineNum">    1673 </span>            : simd_intrinsic_emit_prefetch (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1674 </span>            : {
<span class="lineNum">    1675 </span>            :         MonoInst *ins;
<span class="lineNum">    1676 </span>            : 
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         MONO_INST_NEW (cfg, ins, OP_PREFETCH_MEMBASE);</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         ins-&gt;sreg1 = args [0]-&gt;dreg;</span>
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         ins-&gt;backend.arg_info = intrinsic-&gt;flags;</span>
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         return ins;</span>
<span class="lineNum">    1683 </span>            : }
<a name="1684"><span class="lineNum">    1684 </span>            : </a>
<span class="lineNum">    1685 </span>            : static MonoInst*
<span class="lineNum">    1686 </span>            : simd_intrinsic_emit_const (const SimdIntrinsic *intrinsic, MonoCompile *cfg, MonoMethod *cmethod, MonoInst **args)
<span class="lineNum">    1687 </span>            : {
<span class="lineNum">    1688 </span>            :         MonoInst *ins;
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span><span class="lineCov">         80 :         MONO_INST_NEW (cfg, ins, intrinsic-&gt;opcode);</span>
<span class="lineNum">    1691 </span><span class="lineCov">         20 :         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1692 </span><span class="lineCov">         20 :         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1693 </span><span class="lineCov">         20 :         ins-&gt;dreg = alloc_xreg (cfg);</span>
<span class="lineNum">    1694 </span><span class="lineCov">         80 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1695 </span><span class="lineCov">         20 :         return ins;</span>
<span class="lineNum">    1696 </span>            : }
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<span class="lineNum">    1698 </span>            : static const char *
<span class="lineNum">    1699 </span>            : simd_version_name (guint32 version)
<span class="lineNum">    1700 </span>            : {
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         switch (version) {</span>
<span class="lineNum">    1702 </span>            :         case SIMD_VERSION_SSE1:
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 return &quot;sse1&quot;;</span>
<span class="lineNum">    1704 </span>            :         case SIMD_VERSION_SSE2:
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                 return &quot;sse2&quot;;</span>
<span class="lineNum">    1706 </span>            :         case SIMD_VERSION_SSE3:
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 return &quot;sse3&quot;;</span>
<span class="lineNum">    1708 </span>            :         case SIMD_VERSION_SSSE3:
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                 return &quot;ssse3&quot;;</span>
<span class="lineNum">    1710 </span>            :         case SIMD_VERSION_SSE41:
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                 return &quot;sse41&quot;;</span>
<span class="lineNum">    1712 </span>            :         case SIMD_VERSION_SSE42:
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 return &quot;sse42&quot;;</span>
<span class="lineNum">    1714 </span>            :         case SIMD_VERSION_SSE4a:
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                 return &quot;sse4a&quot;;</span>
<span class="lineNum">    1716 </span>            :         }
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         return &quot;n/a&quot;;</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 : }</span>
<a name="1719"><span class="lineNum">    1719 </span>            : </a>
<span class="lineNum">    1720 </span>            : static MonoInst*
<span class="lineNum">    1721 </span>            : emit_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args, const SimdIntrinsic *intrinsics, guint32 size)
<span class="lineNum">    1722 </span>            : {
<span class="lineNum">    1723 </span><span class="lineCov">       6660 :         const SimdIntrinsic *result = (const SimdIntrinsic *)mono_binary_search (cmethod-&gt;name, intrinsics, size, sizeof (SimdIntrinsic), &amp;simd_intrinsic_compare_by_name);</span>
<span class="lineNum">    1724 </span><span class="lineCov">       6660 :         if (!result) {</span>
<span class="lineNum">    1725 </span><span class="lineCov">        156 :                 DEBUG (printf (&quot;function doesn't have a simd intrinsic %s::%s/%d\n&quot;, cmethod-&gt;klass-&gt;name, cmethod-&gt;name, fsig-&gt;param_count));</span>
<span class="lineNum">    1726 </span><span class="lineCov">         48 :                 return NULL;</span>
<span class="lineNum">    1727 </span>            :         }
<span class="lineNum">    1728 </span><span class="lineCov">       6612 :         if (IS_DEBUG_ON (cfg)) {</span>
<span class="lineNum">    1729 </span>            :                 int i, max;
<span class="lineNum">    1730 </span><span class="lineCov">       1653 :                 printf (&quot;found call to intrinsic %s::%s/%d -&gt; %s\n&quot;, cmethod-&gt;klass-&gt;name, cmethod-&gt;name, fsig-&gt;param_count, method_name (result-&gt;name));</span>
<span class="lineNum">    1731 </span><span class="lineCov">       1653 :                 max = fsig-&gt;param_count + fsig-&gt;hasthis;</span>
<span class="lineNum">    1732 </span><span class="lineCov">      10644 :                 for (i = 0; i &lt; max; ++i) {</span>
<span class="lineNum">    1733 </span><span class="lineCov">       3669 :                         printf (&quot;param %d:  &quot;, i);</span>
<span class="lineNum">    1734 </span><span class="lineCov">       3669 :                         mono_print_ins (args [i]);</span>
<span class="lineNum">    1735 </span><span class="lineCov">       3669 :                 }</span>
<span class="lineNum">    1736 </span><span class="lineCov">       1653 :         }</span>
<span class="lineNum">    1737 </span><span class="lineCov">      13224 :         if (result-&gt;simd_version_flags &amp;&amp; !(result-&gt;simd_version_flags &amp; simd_supported_versions)) {</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                 if (IS_DEBUG_ON (cfg)) {</span>
<span class="lineNum">    1739 </span>            :                         int x;
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                         printf (&quot;function %s::%s/%d requires one of unsuported SIMD instruction set(s): &quot;, cmethod-&gt;klass-&gt;name, cmethod-&gt;name, fsig-&gt;param_count);</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                         for (x = 1; x &lt;= SIMD_VERSION_INDEX_END; x++)</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                                 if (result-&gt;simd_version_flags &amp; (1 &lt;&lt; x))</span>
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :                                         printf (&quot;%s &quot;, simd_version_name (1 &lt;&lt; x));</span>
<span class="lineNum">    1744 </span>            : 
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                         printf (&quot;\n&quot;);</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    1748 </span>            :         }
<span class="lineNum">    1749 </span>            : 
<span class="lineNum">    1750 </span><span class="lineCov">       6612 :         switch (result-&gt;simd_emit_mode) {</span>
<span class="lineNum">    1751 </span>            :         case SIMD_EMIT_BINARY:
<span class="lineNum">    1752 </span><span class="lineCov">       1612 :                 return simd_intrinsic_emit_binary (result, cfg, cmethod, args);</span>
<span class="lineNum">    1753 </span>            :         case SIMD_EMIT_UNARY:
<span class="lineNum">    1754 </span><span class="lineCov">         60 :                 return simd_intrinsic_emit_unary (result, cfg, cmethod, args);</span>
<span class="lineNum">    1755 </span>            :         case SIMD_EMIT_SETTER:
<span class="lineNum">    1756 </span><span class="lineCov">        204 :                 return simd_intrinsic_emit_setter (result, cfg, cmethod, args);</span>
<span class="lineNum">    1757 </span>            :         case SIMD_EMIT_GETTER:
<span class="lineNum">    1758 </span><span class="lineCov">       2820 :                 return simd_intrinsic_emit_getter (result, cfg, cmethod, args);</span>
<span class="lineNum">    1759 </span>            :         case SIMD_EMIT_GETTER_QWORD:
<span class="lineNum">    1760 </span><span class="lineCov">        324 :                 return simd_intrinsic_emit_long_getter (result, cfg, cmethod, args);</span>
<span class="lineNum">    1761 </span>            :         case SIMD_EMIT_CTOR:
<span class="lineNum">    1762 </span><span class="lineCov">       1172 :                 return simd_intrinsic_emit_ctor (result, cfg, cmethod, args);</span>
<span class="lineNum">    1763 </span>            :         case SIMD_EMIT_CAST:
<span class="lineNum">    1764 </span><span class="lineCov">        244 :                 return simd_intrinsic_emit_cast (result, cfg, cmethod, args);</span>
<span class="lineNum">    1765 </span>            :         case SIMD_EMIT_SHUFFLE:
<span class="lineNum">    1766 </span><span class="lineCov">         44 :                 return simd_intrinsic_emit_shuffle (result, cfg, cmethod, args); </span>
<span class="lineNum">    1767 </span>            :         case SIMD_EMIT_SHIFT:
<span class="lineNum">    1768 </span><span class="lineCov">         44 :                 return simd_intrinsic_emit_shift (result, cfg, cmethod, args);</span>
<span class="lineNum">    1769 </span>            :         case SIMD_EMIT_EQUALITY:
<span class="lineNum">    1770 </span><span class="lineCov">         84 :                 return simd_intrinsic_emit_equality (result, cfg, cmethod, args);</span>
<span class="lineNum">    1771 </span>            :         case SIMD_EMIT_LOAD_ALIGNED:
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                 return simd_intrinsic_emit_load_aligned (result, cfg, cmethod, args);</span>
<span class="lineNum">    1773 </span>            :         case SIMD_EMIT_STORE:
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :                 return simd_intrinsic_emit_store (result, cfg, cmethod, args);</span>
<span class="lineNum">    1775 </span>            :         case SIMD_EMIT_EXTRACT_MASK:
<span class="lineNum">    1776 </span><span class="lineCov">          4 :                 return simd_intrinsic_emit_extract_mask (result, cfg, cmethod, args);</span>
<span class="lineNum">    1777 </span>            :         case SIMD_EMIT_PREFETCH:
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                 return simd_intrinsic_emit_prefetch (result, cfg, cmethod, args);</span>
<span class="lineNum">    1779 </span>            :         }
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         g_assert_not_reached ();</span>
<span class="lineNum">    1781 </span><span class="lineCov">       6660 : }</span>
<a name="1782"><span class="lineNum">    1782 </span>            : </a>
<span class="lineNum">    1783 </span>            : static int
<span class="lineNum">    1784 </span>            : mono_emit_vector_ldelema (MonoCompile *cfg, MonoType *array_type, MonoInst *arr, MonoInst *index, gboolean check_bounds)
<span class="lineNum">    1785 </span>            : {
<span class="lineNum">    1786 </span>            :         MonoInst *ins;
<span class="lineNum">    1787 </span>            :         guint32 size;
<span class="lineNum">    1788 </span>            :         int mult_reg, add_reg, array_reg, index_reg, index2_reg, index3_reg;
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineCov">         32 :         size = mono_array_element_size (mono_class_from_mono_type (array_type));</span>
<span class="lineNum">    1791 </span><span class="lineCov">         32 :         mult_reg = alloc_preg (cfg);</span>
<span class="lineNum">    1792 </span><span class="lineCov">         32 :         array_reg = arr-&gt;dreg;</span>
<span class="lineNum">    1793 </span><span class="lineCov">         32 :         index_reg = index-&gt;dreg;</span>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span>            : #if SIZEOF_VOID_P == 8
<span class="lineNum">    1796 </span>            :         /* The array reg is 64 bits but the index reg is only 32 */
<span class="lineNum">    1797 </span><span class="lineCov">         32 :         index2_reg = alloc_preg (cfg);</span>
<span class="lineNum">    1798 </span><span class="lineCov">        448 :         MONO_EMIT_NEW_UNALU (cfg, OP_SEXT_I4, index2_reg, index_reg);</span>
<span class="lineNum">    1799 </span>            : #else
<span class="lineNum">    1800 </span>            :         index2_reg = index_reg;
<span class="lineNum">    1801 </span>            : #endif
<span class="lineNum">    1802 </span><span class="lineCov">         32 :         index3_reg = alloc_preg (cfg);</span>
<span class="lineNum">    1803 </span>            : 
<span class="lineNum">    1804 </span><span class="lineCov">         32 :         if (check_bounds) {</span>
<span class="lineNum">    1805 </span><span class="lineCov">       1024 :                 MONO_EMIT_BOUNDS_CHECK (cfg, array_reg, MonoArray, max_length, index2_reg);</span>
<span class="lineNum">    1806 </span><span class="lineCov">        320 :                 MONO_EMIT_NEW_BIALU_IMM (cfg,  OP_PADD_IMM, index3_reg, index2_reg, 16 / size - 1);</span>
<span class="lineNum">    1807 </span><span class="lineCov">       1024 :                 MONO_EMIT_BOUNDS_CHECK (cfg, array_reg, MonoArray, max_length, index3_reg);</span>
<span class="lineNum">    1808 </span><span class="lineCov">         32 :         }</span>
<span class="lineNum">    1809 </span>            : 
<span class="lineNum">    1810 </span><span class="lineCov">         32 :         add_reg = alloc_preg (cfg);</span>
<span class="lineNum">    1811 </span>            : 
<span class="lineNum">    1812 </span><span class="lineCov">        320 :         MONO_EMIT_NEW_BIALU_IMM (cfg, OP_MUL_IMM, mult_reg, index2_reg, size);</span>
<span class="lineNum">    1813 </span><span class="lineCov">        320 :         MONO_EMIT_NEW_BIALU (cfg, OP_PADD, add_reg, array_reg, mult_reg);</span>
<span class="lineNum">    1814 </span><span class="lineCov">        192 :         NEW_BIALU_IMM (cfg, ins, OP_PADD_IMM, add_reg, add_reg, MONO_STRUCT_OFFSET (MonoArray, vector));</span>
<span class="lineNum">    1815 </span><span class="lineCov">         32 :         ins-&gt;type = STACK_PTR;</span>
<span class="lineNum">    1816 </span><span class="lineCov">        128 :         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span><span class="lineCov">         32 :         return add_reg;</span>
<span class="lineNum">    1819 </span>            : }
<a name="1820"><span class="lineNum">    1820 </span>            : </a>
<span class="lineNum">    1821 </span>            : static MonoInst*
<span class="lineNum">    1822 </span>            : emit_array_extension_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    1823 </span>            : {
<span class="lineNum">    1824 </span><span class="lineCov">         64 :         if ((!strcmp (&quot;GetVector&quot;, cmethod-&gt;name) || !strcmp (&quot;GetVectorAligned&quot;, cmethod-&gt;name)) &amp;&amp; fsig-&gt;param_count == 2) {</span>
<span class="lineNum">    1825 </span>            :                 MonoInst *load;
<span class="lineNum">    1826 </span><span class="lineCov">         16 :                 int addr = mono_emit_vector_ldelema (cfg, fsig-&gt;params [0], args [0], args [1], TRUE);</span>
<span class="lineNum">    1827 </span>            : 
<span class="lineNum">    1828 </span><span class="lineCov">         64 :                 MONO_INST_NEW (cfg, load, !strcmp (&quot;GetVectorAligned&quot;, cmethod-&gt;name) ? OP_LOADX_ALIGNED_MEMBASE : OP_LOADX_MEMBASE );</span>
<span class="lineNum">    1829 </span><span class="lineCov">         16 :                 load-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1830 </span><span class="lineCov">         16 :                 load-&gt;sreg1 = addr;</span>
<span class="lineNum">    1831 </span><span class="lineCov">         16 :                 load-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    1832 </span><span class="lineCov">         16 :                 load-&gt;dreg = alloc_ireg (cfg);</span>
<span class="lineNum">    1833 </span><span class="lineCov">         64 :                 MONO_ADD_INS (cfg-&gt;cbb, load);</span>
<span class="lineNum">    1834 </span>            : 
<span class="lineNum">    1835 </span><span class="lineCov">         16 :                 return load;</span>
<span class="lineNum">    1836 </span>            :         }
<span class="lineNum">    1837 </span><span class="lineCov">         32 :         if ((!strcmp (&quot;SetVector&quot;, cmethod-&gt;name) || !strcmp (&quot;SetVectorAligned&quot;, cmethod-&gt;name)) &amp;&amp; fsig-&gt;param_count == 3) {</span>
<span class="lineNum">    1838 </span>            :                 MonoInst *store;
<span class="lineNum">    1839 </span><span class="lineCov">         16 :                 int vreg = get_simd_vreg (cfg, cmethod, args [1]);</span>
<span class="lineNum">    1840 </span><span class="lineCov">         16 :                 int addr = mono_emit_vector_ldelema (cfg, fsig-&gt;params [0], args [0], args [2], TRUE);</span>
<span class="lineNum">    1841 </span>            : 
<span class="lineNum">    1842 </span><span class="lineCov">         64 :                 MONO_INST_NEW (cfg, store, !strcmp (&quot;SetVectorAligned&quot;, cmethod-&gt;name) ? OP_STOREX_ALIGNED_MEMBASE_REG :  OP_STOREX_MEMBASE);</span>
<span class="lineNum">    1843 </span><span class="lineCov">         16 :                 store-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    1844 </span><span class="lineCov">         16 :                 store-&gt;dreg = addr;</span>
<span class="lineNum">    1845 </span><span class="lineCov">         16 :                 store-&gt;sreg1 = vreg;</span>
<span class="lineNum">    1846 </span><span class="lineCov">         64 :                 MONO_ADD_INS (cfg-&gt;cbb, store);</span>
<span class="lineNum">    1847 </span>            : 
<span class="lineNum">    1848 </span><span class="lineCov">         16 :                 return store;</span>
<span class="lineNum">    1849 </span>            :         }
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         if (!strcmp (&quot;IsAligned&quot;, cmethod-&gt;name) &amp;&amp; fsig-&gt;param_count == 2) {</span>
<span class="lineNum">    1851 </span>            :                 MonoInst *ins;
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                 int addr = mono_emit_vector_ldelema (cfg, fsig-&gt;params [0], args [0], args [1], FALSE);</span>
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 MONO_EMIT_NEW_BIALU_IMM (cfg, OP_AND_IMM, addr, addr, 15);</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 MONO_EMIT_NEW_BIALU_IMM (cfg, OP_COMPARE_IMM, -1, addr, 0);</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 NEW_UNALU (cfg, ins, OP_CEQ, addr, -1);</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1858 </span>            : 
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :                 return ins;</span>
<span class="lineNum">    1860 </span>            :         }
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">    1862 </span><span class="lineCov">         32 : }</span>
<a name="1863"><span class="lineNum">    1863 </span>            : </a>
<span class="lineNum">    1864 </span>            : static MonoInst*
<span class="lineNum">    1865 </span>            : emit_simd_runtime_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    1866 </span>            : {
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         if (!strcmp (&quot;get_AccelMode&quot;, cmethod-&gt;name) &amp;&amp; fsig-&gt;param_count == 0) {</span>
<span class="lineNum">    1868 </span>            :                 MonoInst *ins;
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 EMIT_NEW_ICONST (cfg, ins, simd_supported_versions);</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :                 return ins;</span>
<span class="lineNum">    1871 </span>            :         }
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 : }</span>
<a name="1874"><span class="lineNum">    1874 </span>            : </a>
<span class="lineNum">    1875 </span>            : static gboolean
<span class="lineNum">    1876 </span>            : is_sys_numerics_assembly (MonoAssembly *assembly)
<span class="lineNum">    1877 </span>            : {
<span class="lineNum">    1878 </span><span class="lineCov">   79237478 :         return !strcmp (&quot;System.Numerics&quot;, assembly-&gt;aname.name);</span>
<span class="lineNum">    1879 </span>            : }
<a name="1880"><span class="lineNum">    1880 </span>            : </a>
<span class="lineNum">    1881 </span>            : static gboolean
<span class="lineNum">    1882 </span>            : is_sys_numerics_vectors_assembly (MonoAssembly *assembly)
<span class="lineNum">    1883 </span>            : {
<span class="lineNum">    1884 </span><span class="lineCov">   79187438 :         return !strcmp (&quot;System.Numerics.Vectors&quot;, assembly-&gt;aname.name);</span>
<span class="lineNum">    1885 </span>            : }
<a name="1886"><span class="lineNum">    1886 </span>            : </a>
<span class="lineNum">    1887 </span>            : MonoInst*
<span class="lineNum">    1888 </span>            : mono_emit_simd_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    1889 </span>            : {
<span class="lineNum">    1890 </span>            :         const char *class_name;
<span class="lineNum">    1891 </span>            : 
<span class="lineNum">    1892 </span><span class="lineCov">   79197055 :         if (is_sys_numerics_assembly (cmethod-&gt;klass-&gt;image-&gt;assembly))</span>
<span class="lineNum">    1893 </span><span class="lineCov">      19407 :                 return emit_sys_numerics_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span><span class="lineCov">   79177673 :         if (is_sys_numerics_vectors_assembly (cmethod-&gt;klass-&gt;image-&gt;assembly))</span>
<span class="lineNum">    1896 </span><span class="lineCov">       1444 :                 return emit_sys_numerics_vectors_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    1897 </span>            : 
<span class="lineNum">    1898 </span><span class="lineCov">   79189347 :         if (strcmp (&quot;Mono.Simd&quot;, cmethod-&gt;klass-&gt;image-&gt;assembly-&gt;aname.name) ||</span>
<span class="lineNum">    1899 </span><span class="lineCov">       6692 :             strcmp (&quot;Mono.Simd&quot;, cmethod-&gt;klass-&gt;name_space))</span>
<span class="lineNum">    1900 </span><span class="lineCov">   79182135 :                 return NULL;</span>
<span class="lineNum">    1901 </span>            : 
<span class="lineNum">    1902 </span><span class="lineCov">       6692 :         class_name = cmethod-&gt;klass-&gt;name;</span>
<span class="lineNum">    1903 </span><span class="lineCov">       6692 :         if (!strcmp (&quot;SimdRuntime&quot;, class_name))</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 return emit_simd_runtime_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineCov">       6692 :         if (!strcmp (&quot;ArrayExtensions&quot;, class_name))</span>
<span class="lineNum">    1907 </span><span class="lineCov">         32 :                 return emit_array_extension_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    1908 </span>            :         
<span class="lineNum">    1909 </span><span class="lineCov">       6660 :         if (!strcmp (&quot;VectorOperations&quot;, class_name)) {</span>
<span class="lineNum">    1910 </span><span class="lineCov">        344 :                 if (!(cmethod-&gt;flags &amp; METHOD_ATTRIBUTE_STATIC))</span>
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                         return NULL;</span>
<span class="lineNum">    1912 </span><span class="lineCov">        344 :                 class_name = mono_class_from_mono_type (mono_method_signature (cmethod)-&gt;params [0])-&gt;name;</span>
<span class="lineNum">    1913 </span><span class="lineCov">       6660 :         } else if (!cmethod-&gt;klass-&gt;simd_type)</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    1915 </span>            : 
<span class="lineNum">    1916 </span><span class="lineCov">       6660 :         cfg-&gt;uses_simd_intrinsics = 1;</span>
<span class="lineNum">    1917 </span><span class="lineCov">       6660 :         if (!strcmp (&quot;Vector2d&quot;, class_name))</span>
<span class="lineNum">    1918 </span><span class="lineCov">        536 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector2d_intrinsics, sizeof (vector2d_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1919 </span><span class="lineCov">       6124 :         if (!strcmp (&quot;Vector4f&quot;, class_name))</span>
<span class="lineNum">    1920 </span><span class="lineCov">       2700 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector4f_intrinsics, sizeof (vector4f_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1921 </span><span class="lineCov">       3424 :         if (!strcmp (&quot;Vector2ul&quot;, class_name))</span>
<span class="lineNum">    1922 </span><span class="lineCov">         28 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector2ul_intrinsics, sizeof (vector2ul_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1923 </span><span class="lineCov">       3396 :         if (!strcmp (&quot;Vector2l&quot;, class_name))</span>
<span class="lineNum">    1924 </span><span class="lineCov">        252 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector2l_intrinsics, sizeof (vector2l_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1925 </span><span class="lineCov">       3144 :         if (!strcmp (&quot;Vector4ui&quot;, class_name))</span>
<span class="lineNum">    1926 </span><span class="lineCov">       1008 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector4ui_intrinsics, sizeof (vector4ui_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1927 </span><span class="lineCov">       2136 :         if (!strcmp (&quot;Vector4i&quot;, class_name))</span>
<span class="lineNum">    1928 </span><span class="lineCov">        172 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector4i_intrinsics, sizeof (vector4i_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1929 </span><span class="lineCov">       1964 :         if (!strcmp (&quot;Vector8us&quot;, class_name))</span>
<span class="lineNum">    1930 </span><span class="lineCov">        876 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector8us_intrinsics, sizeof (vector8us_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1931 </span><span class="lineCov">       1088 :         if (!strcmp (&quot;Vector8s&quot;, class_name))</span>
<span class="lineNum">    1932 </span><span class="lineCov">        124 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector8s_intrinsics, sizeof (vector8s_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1933 </span><span class="lineCov">        964 :         if (!strcmp (&quot;Vector16b&quot;, class_name))</span>
<span class="lineNum">    1934 </span><span class="lineCov">        760 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector16b_intrinsics, sizeof (vector16b_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1935 </span><span class="lineCov">        204 :         if (!strcmp (&quot;Vector16sb&quot;, class_name))</span>
<span class="lineNum">    1936 </span><span class="lineCov">        204 :                 return emit_intrinsics (cfg, cmethod, fsig, args, vector16sb_intrinsics, sizeof (vector16sb_intrinsics) / sizeof (SimdIntrinsic));</span>
<span class="lineNum">    1937 </span>            : 
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">    1939 </span><span class="lineCov">   79201748 : }</span>
<span class="lineNum">    1940 </span>            : 
<span class="lineNum">    1941 </span>            : // The entries should be ordered by name
<span class="lineNum">    1942 </span>            : // System.Numerics.Vector2/Vector3/Vector4
<span class="lineNum">    1943 </span>            : static const SimdIntrinsic vector2_intrinsics[] = {
<span class="lineNum">    1944 </span>            :         { SN_ctor, OP_EXPAND_R4 },
<span class="lineNum">    1945 </span>            :         { SN_Abs },
<span class="lineNum">    1946 </span>            :         { SN_Dot, OP_DPPS },
<span class="lineNum">    1947 </span>            :         { SN_Equals, OP_COMPPS, SIMD_VERSION_SSE1, SIMD_EMIT_EQUALITY, SIMD_COMP_EQ },
<span class="lineNum">    1948 </span>            :         { SN_Max, OP_MAXPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">    1949 </span>            :         { SN_Min, OP_MINPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">    1950 </span>            :         { SN_SquareRoot, OP_SQRTPS, SIMD_VERSION_SSE1, SIMD_EMIT_UNARY },
<span class="lineNum">    1951 </span>            :         { SN_op_Addition, OP_ADDPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">    1952 </span>            :         { SN_op_Division, OP_DIVPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">    1953 </span>            :         { SN_op_Multiply, OP_MULPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">    1954 </span>            :         { SN_op_Subtraction, OP_SUBPS, SIMD_VERSION_SSE1, SIMD_EMIT_BINARY },
<span class="lineNum">    1955 </span>            : };
<a name="1956"><span class="lineNum">    1956 </span>            : </a>
<span class="lineNum">    1957 </span>            : static MonoInst*
<span class="lineNum">    1958 </span>            : emit_vector_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    1959 </span>            : {
<span class="lineNum">    1960 </span>            :         const SimdIntrinsic *intrins;
<span class="lineNum">    1961 </span><span class="lineCov">        456 :         MonoMethodSignature *sig = mono_method_signature (cmethod);</span>
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span>            :         /*
<span class="lineNum">    1964 </span>            :          * Vector2/3/4 are handled the same way, since the underlying SIMD type is the same (4 * r4).
<span class="lineNum">    1965 </span>            :          */
<span class="lineNum">    1966 </span><span class="lineCov">        456 :         intrins = (const SimdIntrinsic*)mono_binary_search (cmethod-&gt;name, vector2_intrinsics, sizeof (vector2_intrinsics) / sizeof (SimdIntrinsic), sizeof (SimdIntrinsic), &amp;simd_intrinsic_compare_by_name);</span>
<span class="lineNum">    1967 </span><span class="lineCov">        456 :         if (!intrins) {</span>
<span class="lineNum">    1968 </span>            :                 //printf (&quot;%s\n&quot;, mono_method_full_name (cmethod, 1));
<span class="lineNum">    1969 </span><span class="lineCov">          4 :                 return NULL;</span>
<span class="lineNum">    1970 </span>            :         }
<span class="lineNum">    1971 </span>            : 
<span class="lineNum">    1972 </span><span class="lineCov">        452 :         if (cfg-&gt;verbose_level &gt; 1) {</span>
<span class="lineNum">    1973 </span><span class="lineCov">        113 :                 char *name = mono_method_full_name (cmethod, TRUE);</span>
<span class="lineNum">    1974 </span><span class="lineCov">        113 :                 printf (&quot;  SIMD intrinsic %s\n&quot;, name);</span>
<span class="lineNum">    1975 </span><span class="lineCov">        113 :                 g_free (name);</span>
<span class="lineNum">    1976 </span><span class="lineCov">        113 :         }</span>
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span><span class="lineCov">        452 :         switch (intrins-&gt;name) {</span>
<span class="lineNum">    1979 </span>            :         case SN_ctor:
<span class="lineNum">    1980 </span><span class="lineCov">        292 :                 return simd_intrinsic_emit_ctor (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    1981 </span>            :                 break;
<span class="lineNum">    1982 </span>            :         case SN_Equals:
<span class="lineNum">    1983 </span><span class="lineCov">         12 :                 return simd_intrinsic_emit_equality (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    1984 </span>            :                 break;
<span class="lineNum">    1985 </span>            :         case SN_SquareRoot:
<span class="lineNum">    1986 </span><span class="lineCov">         12 :                 return simd_intrinsic_emit_unary (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    1987 </span>            :                 break;
<span class="lineNum">    1988 </span>            :         case SN_Dot:
<span class="lineNum">    1989 </span><span class="lineCov">         16 :                 if (COMPILE_LLVM (cfg)) {</span>
<span class="lineNum">    1990 </span>            :                         MonoInst *ins;
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :                         ins = simd_intrinsic_emit_binary (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    1993 </span>            :                         /* The end result is in the lowest element */
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                         return simd_intrinsic_emit_getter_op (cfg, 0, cmethod-&gt;klass, mono_method_signature (cmethod)-&gt;ret, ins);</span>
<span class="lineNum">    1995 </span>            :                 }
<span class="lineNum">    1996 </span><span class="lineCov">         16 :                 break;</span>
<span class="lineNum">    1997 </span>            :         case SN_Abs: {
<span class="lineNum">    1998 </span>            :                 // abs(x) = max(x, sub(0,x))
<span class="lineNum">    1999 </span>            :                 MonoInst *sub;
<span class="lineNum">    2000 </span>            :                 MonoInst *zero;
<span class="lineNum">    2001 </span>            : 
<span class="lineNum">    2002 </span><span class="lineCov">         48 :                 MONO_INST_NEW (cfg, zero, OP_XZERO);</span>
<span class="lineNum">    2003 </span><span class="lineCov">         12 :                 zero-&gt;dreg = alloc_xreg (cfg);</span>
<span class="lineNum">    2004 </span><span class="lineCov">         12 :                 zero-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    2005 </span><span class="lineCov">         48 :                 MONO_ADD_INS (cfg-&gt;cbb, zero);</span>
<span class="lineNum">    2006 </span>            : 
<span class="lineNum">    2007 </span><span class="lineCov">         12 :                 sub = simd_intrinsic_emit_binary_op (cfg, OP_SUBPS, 0, cmethod-&gt;klass, sig-&gt;params [0], sig-&gt;params [0], zero, args [0]);</span>
<span class="lineNum">    2008 </span><span class="lineCov">         12 :                 return simd_intrinsic_emit_binary_op (cfg, OP_MAXPS, 0, cmethod-&gt;klass, sig-&gt;params [0], sig-&gt;params [0], args [0], sub);</span>
<span class="lineNum">    2009 </span>            :         }
<span class="lineNum">    2010 </span>            :         case SN_Max:
<span class="lineNum">    2011 </span>            :         case SN_Min:
<span class="lineNum">    2012 </span>            :         case SN_op_Addition:
<span class="lineNum">    2013 </span>            :         case SN_op_Division:
<span class="lineNum">    2014 </span>            :         case SN_op_Multiply:
<span class="lineNum">    2015 </span>            :         case SN_op_Subtraction:
<span class="lineNum">    2016 </span><span class="lineCov">        108 :                 return simd_intrinsic_emit_binary (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    2017 </span>            :         default:
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2019 </span>            :         }
<span class="lineNum">    2020 </span>            : 
<span class="lineNum">    2021 </span><span class="lineCov">         16 :         return NULL;</span>
<span class="lineNum">    2022 </span><span class="lineCov">        456 : }</span>
<span class="lineNum">    2023 </span>            : 
<span class="lineNum">    2024 </span>            : static const SimdIntrinsic vector_t_intrinsics[] = {
<span class="lineNum">    2025 </span>            :         { SN_ctor },
<span class="lineNum">    2026 </span>            :         { SN_Abs },
<span class="lineNum">    2027 </span>            :         { SN_CopyTo },
<span class="lineNum">    2028 </span>            :         { SN_Equals },
<span class="lineNum">    2029 </span>            :         { SN_GreaterThan },
<span class="lineNum">    2030 </span>            :         { SN_GreaterThanOrEqual },
<span class="lineNum">    2031 </span>            :         { SN_LessThan },
<span class="lineNum">    2032 </span>            :         { SN_LessThanOrEqual },
<span class="lineNum">    2033 </span>            :         { SN_get_AllOnes, OP_XONES },
<span class="lineNum">    2034 </span>            :         { SN_get_Count },
<span class="lineNum">    2035 </span>            :         { SN_get_Item },
<span class="lineNum">    2036 </span>            :         { SN_get_Zero, OP_XZERO },
<span class="lineNum">    2037 </span>            :         { SN_op_Addition },
<span class="lineNum">    2038 </span>            :         { SN_op_Division },
<span class="lineNum">    2039 </span>            :         { SN_op_Explicit },
<span class="lineNum">    2040 </span>            :         { SN_op_Multiply },
<span class="lineNum">    2041 </span>            :         { SN_op_Subtraction }
<span class="lineNum">    2042 </span>            : };
<a name="2043"><span class="lineNum">    2043 </span>            : </a>
<span class="lineNum">    2044 </span>            : static MonoInst*
<span class="lineNum">    2045 </span>            : emit_vector_t_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    2046 </span>            : {
<span class="lineNum">    2047 </span>            :         const SimdIntrinsic *intrins;
<span class="lineNum">    2048 </span>            :         MonoType *etype;
<span class="lineNum">    2049 </span>            :         MonoInst *ins;
<span class="lineNum">    2050 </span>            :         int size, len, index;
<span class="lineNum">    2051 </span>            : 
<span class="lineNum">    2052 </span><span class="lineCov">       1324 :         intrins = (const SimdIntrinsic*)mono_binary_search (cmethod-&gt;name, vector_t_intrinsics, sizeof (vector_t_intrinsics) / sizeof (SimdIntrinsic), sizeof (SimdIntrinsic), &amp;simd_intrinsic_compare_by_name);</span>
<span class="lineNum">    2053 </span><span class="lineCov">       1324 :         if (!intrins) {</span>
<span class="lineNum">    2054 </span>            :                 //printf (&quot;%s\n&quot;, mono_method_full_name (cmethod, 1));
<span class="lineNum">    2055 </span><span class="lineCov">        172 :                 return NULL;</span>
<span class="lineNum">    2056 </span>            :         }
<span class="lineNum">    2057 </span>            : 
<span class="lineNum">    2058 </span><span class="lineCov">       1152 :         etype = mono_class_get_context (cmethod-&gt;klass)-&gt;class_inst-&gt;type_argv [0];</span>
<span class="lineNum">    2059 </span><span class="lineCov">       1152 :         size = mono_class_value_size (mono_class_from_mono_type (etype), NULL);</span>
<span class="lineNum">    2060 </span><span class="lineCov">       3456 :         g_assert (size);</span>
<span class="lineNum">    2061 </span><span class="lineCov">       1152 :         len = 16 / size;</span>
<span class="lineNum">    2062 </span>            : 
<span class="lineNum">    2063 </span><span class="lineCov">       3456 :         if (!MONO_TYPE_IS_PRIMITIVE (etype))</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    2065 </span>            : 
<span class="lineNum">    2066 </span><span class="lineCov">       1152 :         if (cfg-&gt;verbose_level &gt; 1) {</span>
<span class="lineNum">    2067 </span><span class="lineCov">        288 :                 char *name = mono_method_full_name (cmethod, TRUE);</span>
<span class="lineNum">    2068 </span><span class="lineCov">        288 :                 printf (&quot;  SIMD intrinsic %s\n&quot;, name);</span>
<span class="lineNum">    2069 </span><span class="lineCov">        288 :                 g_free (name);</span>
<span class="lineNum">    2070 </span><span class="lineCov">        288 :         }</span>
<span class="lineNum">    2071 </span>            : 
<span class="lineNum">    2072 </span><span class="lineCov">       1152 :         switch (intrins-&gt;name) {</span>
<span class="lineNum">    2073 </span>            :         case SN_get_Count:
<span class="lineNum">    2074 </span><span class="lineCov">       2064 :                 EMIT_NEW_ICONST (cfg, ins, len);</span>
<span class="lineNum">    2075 </span><span class="lineCov">        172 :                 return ins;</span>
<span class="lineNum">    2076 </span>            :         case SN_get_AllOnes:
<span class="lineNum">    2077 </span>            :         case SN_get_Zero:
<span class="lineNum">    2078 </span><span class="lineCov">         20 :                 return simd_intrinsic_emit_const (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    2079 </span>            :         case SN_get_Item:
<span class="lineNum">    2080 </span><span class="lineCov">        984 :                 g_assert (fsig-&gt;param_count == 1);</span>
<span class="lineNum">    2081 </span><span class="lineCov">        328 :                 if (args [1]-&gt;opcode != OP_ICONST)</span>
<span class="lineNum">    2082 </span><span class="lineCov">        152 :                         return NULL;</span>
<span class="lineNum">    2083 </span><span class="lineCov">        176 :                 index = args [1]-&gt;inst_c0;</span>
<span class="lineNum">    2084 </span><span class="lineCov">        336 :                 if (index &lt; 0 || index &gt;= len)</span>
<span class="lineNum">    2085 </span><span class="lineCov">         32 :                         return NULL;</span>
<span class="lineNum">    2086 </span><span class="lineCov">        144 :                 return simd_intrinsic_emit_getter_op (cfg, index, cmethod-&gt;klass, etype, args [0]);</span>
<span class="lineNum">    2087 </span>            :         case SN_ctor:
<span class="lineNum">    2088 </span><span class="lineCov">        696 :                 if (fsig-&gt;param_count == 1 &amp;&amp; mono_metadata_type_equal (fsig-&gt;params [0], etype))</span>
<span class="lineNum">    2089 </span><span class="lineCov">         24 :                         return simd_intrinsic_emit_ctor (NULL, cfg, cmethod, args);</span>
<span class="lineNum">    2090 </span><span class="lineCov">        744 :                 if ((fsig-&gt;param_count == 1 || fsig-&gt;param_count == 2) &amp;&amp; (fsig-&gt;params [0]-&gt;type == MONO_TYPE_SZARRAY)) {</span>
<span class="lineNum">    2091 </span><span class="lineCov">        300 :                         MonoInst *array_ins = args [1];</span>
<span class="lineNum">    2092 </span>            :                         MonoInst *index_ins;
<span class="lineNum">    2093 </span>            :                         MonoInst *ldelema_ins;
<span class="lineNum">    2094 </span>            :                         MonoInst *var;
<span class="lineNum">    2095 </span>            :                         int end_index_reg;
<span class="lineNum">    2096 </span>            : 
<span class="lineNum">    2097 </span><span class="lineCov">        300 :                         if (args [0]-&gt;opcode != OP_LDADDR)</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                                 return NULL;</span>
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span>            :                         /* .ctor (T[]) or .ctor (T[], index) */
<span class="lineNum">    2101 </span>            : 
<span class="lineNum">    2102 </span><span class="lineCov">        300 :                         if (fsig-&gt;param_count == 2) {</span>
<span class="lineNum">    2103 </span><span class="lineCov">         24 :                                 index_ins = args [2];</span>
<span class="lineNum">    2104 </span><span class="lineCov">         24 :                         } else {</span>
<span class="lineNum">    2105 </span><span class="lineCov">       3312 :                                 EMIT_NEW_ICONST (cfg, index_ins, 0);</span>
<span class="lineNum">    2106 </span>            :                         }
<span class="lineNum">    2107 </span>            : 
<span class="lineNum">    2108 </span>            :                         /* Emit index check for the end (index + len - 1 &lt; array length) */
<span class="lineNum">    2109 </span><span class="lineCov">        300 :                         end_index_reg = alloc_ireg (cfg);</span>
<span class="lineNum">    2110 </span><span class="lineCov">       3600 :                         EMIT_NEW_BIALU_IMM (cfg, ins, OP_IADD_IMM, end_index_reg, index_ins-&gt;dreg, len - 1);</span>
<span class="lineNum">    2111 </span><span class="lineCov">       9600 :                         MONO_EMIT_BOUNDS_CHECK (cfg, array_ins-&gt;dreg, MonoArray, max_length, end_index_reg);</span>
<span class="lineNum">    2112 </span>            : 
<span class="lineNum">    2113 </span>            :                         /* Load the array slice into the simd reg */
<span class="lineNum">    2114 </span><span class="lineCov">        300 :                         ldelema_ins = mini_emit_ldelema_1_ins (cfg, mono_class_from_mono_type (etype), array_ins, index_ins, TRUE);</span>
<span class="lineNum">    2115 </span><span class="lineCov">        900 :                         g_assert (args [0]-&gt;opcode == OP_LDADDR);</span>
<span class="lineNum">    2116 </span><span class="lineCov">        300 :                         var = args [0]-&gt;inst_p0;</span>
<span class="lineNum">    2117 </span><span class="lineCov">       3600 :                         EMIT_NEW_LOAD_MEMBASE (cfg, ins, OP_LOADX_MEMBASE, var-&gt;dreg, ldelema_ins-&gt;dreg, 0);</span>
<span class="lineNum">    2118 </span><span class="lineCov">        300 :                         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    2119 </span><span class="lineCov">        300 :                         return args [0];</span>
<span class="lineNum">    2120 </span>            :                 }
<span class="lineNum">    2121 </span><span class="lineCov">         48 :                 break;</span>
<span class="lineNum">    2122 </span>            :         case SN_op_Explicit:
<span class="lineNum">    2123 </span><span class="lineCov">         12 :                 return simd_intrinsic_emit_cast (intrins, cfg, cmethod, args);</span>
<span class="lineNum">    2124 </span>            :         case SN_Equals:
<span class="lineNum">    2125 </span><span class="lineCov">        120 :                 if (fsig-&gt;param_count == 1)</span>
<span class="lineNum">    2126 </span><span class="lineCov">         84 :                         return simd_intrinsic_emit_equality_op (cfg, cmethod, args, type_to_comp_op (etype), SIMD_COMP_EQ);</span>
<span class="lineNum">    2127 </span><span class="lineCov">         36 :                 if (fsig-&gt;param_count == 2)</span>
<span class="lineNum">    2128 </span><span class="lineCov">         36 :                         return simd_intrinsic_emit_binary_op (cfg, type_to_comp_op (etype), 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [0], args [1]);</span>
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2130 </span>            : 
<span class="lineNum">    2131 </span>            :         case SN_GreaterThan:
<span class="lineNum">    2132 </span>            :         case SN_GreaterThanOrEqual:
<span class="lineNum">    2133 </span>            :         case SN_LessThan: {
<span class="lineNum">    2134 </span>            :                 MonoInst *cmp1, *cmp2;
<span class="lineNum">    2135 </span>            :                 int eq_op, gt_op;
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span><span class="lineCov">         28 :                 switch (etype-&gt;type) {</span>
<span class="lineNum">    2138 </span>            :                 case MONO_TYPE_I1:
<span class="lineNum">    2139 </span>            :                 case MONO_TYPE_I2:
<span class="lineNum">    2140 </span>            :                 case MONO_TYPE_I4:
<span class="lineNum">    2141 </span>            :                 case MONO_TYPE_I8:
<span class="lineNum">    2142 </span><span class="lineCov">         28 :                         break;</span>
<span class="lineNum">    2143 </span>            :                 default:
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                         return NULL;</span>
<span class="lineNum">    2145 </span>            :                 }
<span class="lineNum">    2146 </span>            : 
<span class="lineNum">    2147 </span><span class="lineCov">         28 :                 eq_op = type_to_comp_op (etype);</span>
<span class="lineNum">    2148 </span><span class="lineCov">         28 :                 gt_op = type_to_gt_op (etype);</span>
<span class="lineNum">    2149 </span>            : 
<span class="lineNum">    2150 </span><span class="lineCov">         28 :                 switch (intrins-&gt;name) {</span>
<span class="lineNum">    2151 </span>            :                 case SN_GreaterThan:
<span class="lineNum">    2152 </span><span class="lineCov">          4 :                         return simd_intrinsic_emit_binary_op (cfg, gt_op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [0], args [1]);</span>
<span class="lineNum">    2153 </span>            :                 case SN_LessThanOrEqual:
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                         return simd_intrinsic_emit_binary_op (cfg, gt_op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [1], args [0]);</span>
<span class="lineNum">    2155 </span>            :                 case SN_GreaterThanOrEqual:
<span class="lineNum">    2156 </span><span class="lineCov">         16 :                         cmp1 = simd_intrinsic_emit_binary_op (cfg, eq_op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [0], args [1]);</span>
<span class="lineNum">    2157 </span><span class="lineCov">         16 :                         cmp2 = simd_intrinsic_emit_binary_op (cfg, gt_op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [0], args [1]);</span>
<span class="lineNum">    2158 </span><span class="lineCov">         16 :                         return simd_intrinsic_emit_binary_op (cfg, OP_POR, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], cmp1, cmp2);</span>
<span class="lineNum">    2159 </span>            :                 case SN_LessThan:
<span class="lineNum">    2160 </span><span class="lineCov">          8 :                         cmp1 = simd_intrinsic_emit_binary_op (cfg, eq_op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [1], args [0]);</span>
<span class="lineNum">    2161 </span><span class="lineCov">          8 :                         cmp2 = simd_intrinsic_emit_binary_op (cfg, gt_op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], args [1], args [0]);</span>
<span class="lineNum">    2162 </span><span class="lineCov">          8 :                         return simd_intrinsic_emit_binary_op (cfg, OP_POR, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [1], cmp1, cmp2);</span>
<span class="lineNum">    2163 </span>            :                 default:
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2166 </span>            :                 }
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2168 </span>            :         case SN_Abs:
<span class="lineNum">    2169 </span>            :                 /* Vector&lt;T&gt;.Abs */
<span class="lineNum">    2170 </span><span class="lineCov">         24 :                 switch (etype-&gt;type) {</span>
<span class="lineNum">    2171 </span>            :                 case MONO_TYPE_U1:
<span class="lineNum">    2172 </span>            :                 case MONO_TYPE_U2:
<span class="lineNum">    2173 </span>            :                 case MONO_TYPE_U4:
<span class="lineNum">    2174 </span>            :                 case MONO_TYPE_U8: {
<span class="lineNum">    2175 </span>            :                         MonoInst *ins;
<span class="lineNum">    2176 </span>            : 
<span class="lineNum">    2177 </span>            :                         /* No-op */
<span class="lineNum">    2178 </span><span class="lineCov">         64 :                         MONO_INST_NEW (cfg, ins, OP_XMOVE);</span>
<span class="lineNum">    2179 </span><span class="lineCov">         16 :                         ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    2180 </span><span class="lineCov">         16 :                         ins-&gt;type = STACK_VTYPE;</span>
<span class="lineNum">    2181 </span><span class="lineCov">         16 :                         ins-&gt;sreg1 = args [0]-&gt;dreg;</span>
<span class="lineNum">    2182 </span><span class="lineCov">         16 :                         ins-&gt;dreg = alloc_xreg (cfg);</span>
<span class="lineNum">    2183 </span><span class="lineCov">         64 :                         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    2184 </span><span class="lineCov">         16 :                         return ins;</span>
<span class="lineNum">    2185 </span>            :                 }
<span class="lineNum">    2186 </span>            :                 default:
<span class="lineNum">    2187 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    2188 </span>            :                 }
<span class="lineNum">    2189 </span><span class="lineCov">          8 :                 break;</span>
<span class="lineNum">    2190 </span>            :         case SN_op_Addition: {
<span class="lineNum">    2191 </span><span class="lineCov">         32 :                 int op = type_to_padd_op (etype);</span>
<span class="lineNum">    2192 </span><span class="lineCov">         32 :                 if (op != -1)</span>
<span class="lineNum">    2193 </span><span class="lineCov">         32 :                         return simd_intrinsic_emit_binary_op (cfg, op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [0], args [0], args [1]);</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2195 </span>            :         }
<span class="lineNum">    2196 </span>            :         case SN_op_Subtraction: {
<span class="lineNum">    2197 </span><span class="lineCov">         12 :                 int op = type_to_psub_op (etype);</span>
<span class="lineNum">    2198 </span><span class="lineCov">         12 :                 if (op != -1)</span>
<span class="lineNum">    2199 </span><span class="lineCov">         12 :                         return simd_intrinsic_emit_binary_op (cfg, op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [0], args [0], args [1]);</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2201 </span>            :         }
<span class="lineNum">    2202 </span>            :         case SN_op_Multiply: {
<span class="lineNum">    2203 </span><span class="lineCov">         12 :                 int op = type_to_pmul_op (etype);</span>
<span class="lineNum">    2204 </span><span class="lineCov">         12 :                 if (op != -1)</span>
<span class="lineNum">    2205 </span><span class="lineCov">         12 :                         return simd_intrinsic_emit_binary_op (cfg, op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [0], args [0], args [1]);</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2207 </span>            :         }
<span class="lineNum">    2208 </span>            :         case SN_op_Division: {
<span class="lineNum">    2209 </span><span class="lineCov">          8 :                 int op = type_to_pdiv_op (etype);</span>
<span class="lineNum">    2210 </span><span class="lineCov">          8 :                 if (op != -1)</span>
<span class="lineNum">    2211 </span><span class="lineCov">          8 :                         return simd_intrinsic_emit_binary_op (cfg, op, 0, cmethod-&gt;klass, fsig-&gt;params [0], fsig-&gt;params [0], args [0], args [1]);</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2213 </span>            :         }
<span class="lineNum">    2214 </span>            :         case SN_CopyTo: {
<span class="lineNum">    2215 </span><span class="lineCov">          4 :                 MonoInst *array_ins = args [1];</span>
<span class="lineNum">    2216 </span><span class="lineCov">          4 :                 MonoInst *index_ins = args [2];</span>
<span class="lineNum">    2217 </span>            :                 MonoInst *ldelema_ins;
<span class="lineNum">    2218 </span>            :                 MonoInst *var;
<span class="lineNum">    2219 </span>            :                 int end_index_reg;
<span class="lineNum">    2220 </span>            : 
<span class="lineNum">    2221 </span><span class="lineCov">          4 :                 if (args [0]-&gt;opcode != OP_LDADDR)</span>
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :                         return NULL;</span>
<span class="lineNum">    2223 </span>            : 
<span class="lineNum">    2224 </span>            :                 /* Emit index check for the end (index + len - 1 &lt; array length) */
<span class="lineNum">    2225 </span><span class="lineCov">          4 :                 end_index_reg = alloc_ireg (cfg);</span>
<span class="lineNum">    2226 </span><span class="lineCov">         48 :                 EMIT_NEW_BIALU_IMM (cfg, ins, OP_IADD_IMM, end_index_reg, index_ins-&gt;dreg, len - 1);</span>
<span class="lineNum">    2227 </span>            : 
<span class="lineNum">    2228 </span><span class="lineCov">          4 :                 int length_reg = alloc_ireg (cfg);</span>
<span class="lineNum">    2229 </span><span class="lineCov">         76 :                 MONO_EMIT_NEW_LOAD_MEMBASE_OP_FAULT (cfg, OP_LOADI4_MEMBASE, length_reg, array_ins-&gt;dreg, MONO_STRUCT_OFFSET (MonoArray, max_length));</span>
<span class="lineNum">    2230 </span><span class="lineCov">         40 :                 MONO_EMIT_NEW_BIALU (cfg, OP_COMPARE, -1, length_reg, end_index_reg);</span>
<span class="lineNum">    2231 </span><span class="lineCov">         40 :                 MONO_EMIT_NEW_COND_EXC (cfg, LE_UN, &quot;ArgumentException&quot;);</span>
<span class="lineNum">    2232 </span>            : 
<span class="lineNum">    2233 </span>            :                 /* Load the simd reg into the array slice */
<span class="lineNum">    2234 </span><span class="lineCov">          4 :                 ldelema_ins = mini_emit_ldelema_1_ins (cfg, mono_class_from_mono_type (etype), array_ins, index_ins, TRUE);</span>
<span class="lineNum">    2235 </span><span class="lineCov">         12 :                 g_assert (args [0]-&gt;opcode == OP_LDADDR);</span>
<span class="lineNum">    2236 </span><span class="lineCov">          4 :                 var = args [0]-&gt;inst_p0;</span>
<span class="lineNum">    2237 </span><span class="lineCov">         48 :                 EMIT_NEW_STORE_MEMBASE (cfg, ins, OP_STOREX_MEMBASE, ldelema_ins-&gt;dreg, 0, var-&gt;dreg);</span>
<span class="lineNum">    2238 </span><span class="lineCov">          4 :                 ins-&gt;klass = cmethod-&gt;klass;</span>
<span class="lineNum">    2239 </span><span class="lineCov">          4 :                 return args [0];</span>
<span class="lineNum">    2240 </span>            :                 break;
<span class="lineNum">    2241 </span>            :         }
<span class="lineNum">    2242 </span>            :         default:
<span class="lineNum">    2243 </span><span class="lineCov">          8 :                 break;</span>
<span class="lineNum">    2244 </span>            :         }
<span class="lineNum">    2245 </span>            : 
<span class="lineNum">    2246 </span><span class="lineCov">         64 :         return NULL;</span>
<span class="lineNum">    2247 </span><span class="lineCov">       1324 : }</span>
<span class="lineNum">    2248 </span>            : 
<span class="lineNum">    2249 </span>            : /*
<span class="lineNum">    2250 </span>            :  * emit_sys_numerics_intrinsics:
<span class="lineNum">    2251 </span>            :  *
<span class="lineNum">    2252 </span>            :  *   Emit intrinsics for the System.Numerics assembly.
<a name="2253"><span class="lineNum">    2253 </span>            :  */</a>
<span class="lineNum">    2254 </span>            : static MonoInst*
<span class="lineNum">    2255 </span>            : emit_sys_numerics_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    2256 </span>            : {
<span class="lineNum">    2257 </span><span class="lineCov">      19406 :         const char *nspace = cmethod-&gt;klass-&gt;name_space;</span>
<span class="lineNum">    2258 </span><span class="lineCov">      19406 :         const char *class_name = cmethod-&gt;klass-&gt;name;</span>
<span class="lineNum">    2259 </span>            : 
<span class="lineNum">    2260 </span><span class="lineCov">      57762 :         if (!strcmp (&quot;Vector2&quot;, class_name) || !strcmp (&quot;Vector4&quot;, class_name) || !strcmp (&quot;Vector3&quot;, class_name))</span>
<span class="lineNum">    2261 </span><span class="lineCov">        456 :                 return emit_vector_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    2262 </span>            : 
<span class="lineNum">    2263 </span><span class="lineCov">      18949 :         if (!strcmp (&quot;Vector`1&quot;, class_name))</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                 return emit_vector_t_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    2265 </span>            : 
<span class="lineNum">    2266 </span><span class="lineCov">      37012 :         if (!strcmp (&quot;System.Numerics&quot;, nspace) &amp;&amp; !strcmp (&quot;Vector&quot;, class_name)) {</span>
<span class="lineNum">    2267 </span><span class="lineCov">          4 :                 if (!strcmp (cmethod-&gt;name, &quot;get_IsHardwareAccelerated&quot;)) {</span>
<span class="lineNum">    2268 </span>            :                         MonoInst *ins;
<span class="lineNum">    2269 </span>            : 
<span class="lineNum">    2270 </span><span class="lineCov">          4 :                         if (simd_supported_versions)</span>
<span class="lineNum">    2271 </span><span class="lineCov">         52 :                                 EMIT_NEW_ICONST (cfg, ins, 1);</span>
<span class="lineNum">    2272 </span>            :                         else
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :                                 EMIT_NEW_ICONST (cfg, ins, 0);</span>
<span class="lineNum">    2274 </span><span class="lineCov">          4 :                         ins-&gt;type = STACK_I4;</span>
<span class="lineNum">    2275 </span><span class="lineCov">          4 :                         return ins;</span>
<span class="lineNum">    2276 </span>            :                 }
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2278 </span>            : 
<span class="lineNum">    2279 </span><span class="lineCov">      18943 :         return NULL;</span>
<span class="lineNum">    2280 </span><span class="lineCov">      19403 : }</span>
<a name="2281"><span class="lineNum">    2281 </span>            : </a>
<span class="lineNum">    2282 </span>            : static MonoInst*
<span class="lineNum">    2283 </span>            : emit_sys_numerics_vectors_intrinsics (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    2284 </span>            : {
<span class="lineNum">    2285 </span><span class="lineCov">       1444 :         const char *class_name = cmethod-&gt;klass-&gt;name;</span>
<span class="lineNum">    2286 </span>            : 
<span class="lineNum">    2287 </span><span class="lineCov">       1444 :         if (!strcmp (class_name, &quot;Vector`1&quot;))</span>
<span class="lineNum">    2288 </span><span class="lineCov">       1324 :                 return emit_vector_t_intrinsics (cfg, cmethod, fsig, args);</span>
<span class="lineNum">    2289 </span><span class="lineCov">        120 :         return NULL;</span>
<span class="lineNum">    2290 </span><span class="lineCov">       1444 : }</span>
<a name="2291"><span class="lineNum">    2291 </span>            : </a>
<span class="lineNum">    2292 </span>            : MonoInst*
<span class="lineNum">    2293 </span>            : mono_emit_simd_field_load (MonoCompile *cfg, MonoClassField *field, MonoInst *addr)
<span class="lineNum">    2294 </span>            : {
<span class="lineNum">    2295 </span><span class="lineCov">      43928 :         if (is_sys_numerics_assembly (field-&gt;parent-&gt;image-&gt;assembly)) {</span>
<span class="lineNum">    2296 </span><span class="lineCov">       3416 :                 int index = -1;</span>
<span class="lineNum">    2297 </span>            : 
<span class="lineNum">    2298 </span><span class="lineCov">       4952 :                 if (!strcmp (field-&gt;parent-&gt;name, &quot;Vector2&quot;) ||</span>
<span class="lineNum">    2299 </span><span class="lineCov">       2664 :                         !strcmp (field-&gt;parent-&gt;name, &quot;Vector3&quot;) ||</span>
<span class="lineNum">    2300 </span><span class="lineCov">       1536 :                         !strcmp (field-&gt;parent-&gt;name, &quot;Vector4&quot;)) {</span>
<span class="lineNum">    2301 </span><span class="lineCov">       3416 :                         if (!strcmp (field-&gt;name, &quot;X&quot;))</span>
<span class="lineNum">    2302 </span><span class="lineCov">       1136 :                                 index = 0;</span>
<span class="lineNum">    2303 </span><span class="lineCov">       2280 :                         else if (!strcmp (field-&gt;name, &quot;Y&quot;))</span>
<span class="lineNum">    2304 </span><span class="lineCov">       1136 :                                 index = 1;</span>
<span class="lineNum">    2305 </span><span class="lineCov">       1144 :                         else if (!strcmp (field-&gt;name, &quot;Z&quot;))</span>
<span class="lineNum">    2306 </span><span class="lineCov">        760 :                                 index = 2;</span>
<span class="lineNum">    2307 </span><span class="lineCov">        384 :                         else if (!strcmp (field-&gt;name, &quot;W&quot;))</span>
<span class="lineNum">    2308 </span><span class="lineCov">        384 :                                 index = 3;</span>
<span class="lineNum">    2309 </span><span class="lineCov">       3416 :                 }</span>
<span class="lineNum">    2310 </span>            : 
<span class="lineNum">    2311 </span><span class="lineCov">       3416 :                 if (index != -1) {</span>
<span class="lineNum">    2312 </span><span class="lineCov">       3416 :                         if (cfg-&gt;verbose_level &gt; 1)</span>
<span class="lineNum">    2313 </span><span class="lineCov">        854 :                                 printf (&quot;  SIMD intrinsic field access: %s\n&quot;, field-&gt;name);</span>
<span class="lineNum">    2314 </span>            : 
<span class="lineNum">    2315 </span><span class="lineCov">       3416 :                         return simd_intrinsic_emit_getter_op (cfg, index, field-&gt;parent, mono_field_get_type (field), addr);</span>
<span class="lineNum">    2316 </span>            :                 }
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2318 </span><span class="lineCov">      40512 :         return NULL;</span>
<span class="lineNum">    2319 </span><span class="lineCov">      43928 : }</span>
<span class="lineNum">    2320 </span>            : 
<span class="lineNum">    2321 </span>            : #endif /* DISABLE_JIT */
<span class="lineNum">    2322 </span>            : 
<span class="lineNum">    2323 </span>            : #else
<span class="lineNum">    2324 </span>            : 
<span class="lineNum">    2325 </span>            : MonoInst*
<span class="lineNum">    2326 </span>            : mono_emit_simd_field_load (MonoCompile *cfg, MonoClassField *field, MonoInst *addr)
<span class="lineNum">    2327 </span>            : {
<span class="lineNum">    2328 </span>            :         return NULL;
<span class="lineNum">    2329 </span>            : }
<span class="lineNum">    2330 </span>            : 
<span class="lineNum">    2331 </span>            : #endif /* MONO_ARCH_SIMD_INTRINSICS */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
