                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:nop     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:auipc   |   4:nop     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:addi    |   8:auipc   |   4:nop     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:auipc   |  12:addi    |   8:auipc   |   4:nop     |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:   20:addi    |  16:auipc   |  12:addi    |   8:auipc   |   4:nop     BUS_LOAD  MEM[16] accepted 1
    5:   24:addi    |  20:addi    |  16:auipc   |  12:addi    |   8:auipc   r1=4  BUS_LOAD  MEM[16] accepted 1
    6:   28:auipc   |  24:addi    |  20:addi    |  16:auipc   |  12:addi    r1=160  BUS_LOAD  MEM[24] accepted 1
    7:   32:addi    |  28:auipc   |  24:addi    |  20:addi    |  16:auipc   r2=65548  BUS_LOAD  MEM[24] accepted 1
    8:   36:addi    |  32:addi    |  28:auipc   |  24:addi    |  20:addi    r2=65536  BUS_LOAD  MEM[32] accepted 1
    9:   40:addi    |  36:addi    |  32:addi    |  28:auipc   |  24:addi    r8=65536  BUS_LOAD  MEM[32] accepted 1
   10:   44:addi    |  40:addi    |  36:addi    |  32:addi    |  28:auipc   r3=4120  BUS_LOAD  MEM[40] accepted 1
   11:   48:addi    |  44:addi    |  40:addi    |  36:addi    |  32:addi    r3=3200  BUS_LOAD  MEM[40] accepted 1
   12:   52:addi    |  48:addi    |  44:addi    |  40:addi    |  36:addi    r4=0  BUS_LOAD  MEM[48] accepted 1
   13:   56:addi    |  52:addi    |  48:addi    |  44:addi    |  40:addi    r5=0  BUS_LOAD  MEM[48] accepted 1
   14:   60:addi    |  56:addi    |  52:addi    |  48:addi    |  44:addi    r6=0  BUS_LOAD  MEM[56] accepted 1
   15:   64:addi    |  60:addi    |  56:addi    |  52:addi    |  48:addi    r7=0  BUS_LOAD  MEM[56] accepted 1
   16:   68:addi    |  64:addi    |  60:addi    |  56:addi    |  52:addi    r9=0  BUS_LOAD  MEM[64] accepted 1
   17:   72:addi    |  68:addi    |  64:addi    |  60:addi    |  56:addi    r10=0  BUS_LOAD  MEM[64] accepted 1
   18:   76:addi    |  72:addi    |  68:addi    |  64:addi    |  60:addi    r11=0  BUS_LOAD  MEM[72] accepted 1
   19:   80:addi    |  76:addi    |  72:addi    |  68:addi    |  64:addi    r12=0  BUS_LOAD  MEM[72] accepted 1
   20:   84:addi    |  80:addi    |  76:addi    |  72:addi    |  68:addi    r13=0  BUS_LOAD  MEM[80] accepted 1
   21:   88:addi    |  84:addi    |  80:addi    |  76:addi    |  72:addi    r14=0  BUS_LOAD  MEM[80] accepted 1
   22:   92:addi    |  88:addi    |  84:addi    |  80:addi    |  76:addi    r15=0  BUS_LOAD  MEM[88] accepted 1
   23:   96:addi    |  92:addi    |  88:addi    |  84:addi    |  80:addi    r16=0  BUS_LOAD  MEM[88] accepted 1
   24:  100:addi    |  96:addi    |  92:addi    |  88:addi    |  84:addi    r17=0  BUS_LOAD  MEM[96] accepted 1
   25:  104:addi    | 100:addi    |  96:addi    |  92:addi    |  88:addi    r18=0  BUS_LOAD  MEM[96] accepted 1
   26:  108:addi    | 104:addi    | 100:addi    |  96:addi    |  92:addi    r19=0  BUS_LOAD  MEM[104] accepted 1
   27:  112:addi    | 108:addi    | 104:addi    | 100:addi    |  96:addi    r20=0  BUS_LOAD  MEM[104] accepted 1
   28:  116:addi    | 112:addi    | 108:addi    | 104:addi    | 100:addi    r21=0  BUS_LOAD  MEM[112] accepted 1
   29:  120:addi    | 116:addi    | 112:addi    | 108:addi    | 104:addi    r22=0  BUS_LOAD  MEM[112] accepted 1
   30:  124:addi    | 120:addi    | 116:addi    | 112:addi    | 108:addi    r23=0  BUS_LOAD  MEM[120] accepted 1
   31:  128:addi    | 124:addi    | 120:addi    | 116:addi    | 112:addi    r24=0  BUS_LOAD  MEM[120] accepted 1
   32:  132:addi    | 128:addi    | 124:addi    | 120:addi    | 116:addi    r25=0  BUS_LOAD  MEM[128] accepted 1
   33:  136:addi    | 132:addi    | 128:addi    | 124:addi    | 120:addi    r26=0  BUS_LOAD  MEM[128] accepted 1
   34:  140:addi    | 136:addi    | 132:addi    | 128:addi    | 124:addi    r27=0  BUS_LOAD  MEM[136] accepted 1
   35:  144:jal     | 140:addi    | 136:addi    | 132:addi    | 128:addi    r28=0  BUS_LOAD  MEM[136] accepted 1
   36:  148:invalid | 144:jal     | 140:addi    | 136:addi    | 132:addi    r29=0  BUS_LOAD  MEM[144] accepted 1
   37:  152:invalid | 148:invalid | 144:jal     | 140:addi    | 136:addi    r30=0  BUS_LOAD  MEM[144] accepted 1
   38:  156:invalid | 152:invalid | 148:-       | 144:jal     | 140:addi    r31=0  BUS_LOAD  MEM[152] accepted 1
   39: 1044:addi    |   0:-       |   0:-       |   0:-       | 144:jal     BUS_LOAD  MEM[1040] accepted 1
   40: 1048:sw      |1044:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1040] accepted 1
   41: 1052:sw      |1048:sw      |1044:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1048] accepted 1
   42: 1056:addi    |1052:sw      |1048:sw      |1044:addi    |   0:-       BUS_LOAD  MEM[1048] accepted 1
   43: 1060:-       |1056:addi    |1052:sw      |1048:sw      |1044:addi    r2=65520  BUS_STORE MEM[65532] = 160 accepted 1
   44: 1060:-       |1060:-       |1056:addi    |1052:sw      |1048:sw      BUS_STORE MEM[65528] = 65536 accepted 1
   45: 1060:auipc   |1060:-       |1060:-       |1056:addi    |1052:sw      BUS_LOAD  MEM[1056] accepted 1
   46: 1064:jalr    |1060:auipc   |1060:-       |1060:-       |1056:addi    r8=65536  BUS_LOAD  MEM[1056] accepted 1
   47: 1068:addi    |1064:jalr    |1060:auipc   |1060:-       |1060:-       BUS_LOAD  MEM[1064] accepted 1
   48: 1072:addi    |1068:addi    |1064:jalr    |1060:auipc   |1060:-       BUS_LOAD  MEM[1064] accepted 1
   49: 1076:lw      |1072:addi    |1068:addi    |1064:jalr    |1060:auipc   r1=1056  BUS_LOAD  MEM[1072] accepted 1
   50:  332:addi    |   0:-       |   0:-       |   0:-       |1064:jalr    r1=1064  BUS_LOAD  MEM[328] accepted 1
   51:  336:sw      | 332:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[328] accepted 1
   52:  340:sw      | 336:sw      | 332:addi    |   0:-       |   0:-       BUS_LOAD  MEM[336] accepted 1
   53:  344:addi    | 340:sw      | 336:sw      | 332:addi    |   0:-       BUS_LOAD  MEM[336] accepted 1
   54:  348:-       | 344:addi    | 340:sw      | 336:sw      | 332:addi    r2=65392  BUS_STORE MEM[65516] = 1064 accepted 1
   55:  348:-       | 348:-       | 344:addi    | 340:sw      | 336:sw      BUS_STORE MEM[65512] = 65536 accepted 1
   56:  348:sw      | 348:-       | 348:-       | 344:addi    | 340:sw      BUS_LOAD  MEM[344] accepted 1
   57:  352:jal     | 348:sw      | 348:-       | 348:-       | 344:addi    r8=65520  BUS_LOAD  MEM[344] accepted 1
   58:  356:sw      | 352:jal     | 348:sw      | 348:-       | 348:-       BUS_LOAD  MEM[352] accepted 1
   59:  360:-       | 356:sw      | 352:jal     | 348:sw      | 348:-       BUS_STORE MEM[65500] = 0 accepted 1
   60:  360:jal     | 360:-       | 356:sw      | 352:jal     | 348:sw      BUS_LOAD  MEM[352] accepted 1
   61:  444:lw      |   0:-       |   0:-       |   0:-       | 352:jal     BUS_LOAD  MEM[440] accepted 1
   62:  448:addi    | 444:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[440] accepted 1
   63:  452:bge     | 448:addi    | 444:lw      |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
   64:  456:-       | 452:bge     | 448:addi    | 444:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
   65:  456:lui     | 456:-       | 452:bge     | 448:addi    | 444:lw      r14=0  BUS_LOAD  MEM[448] accepted 1
   66:  460:addi    | 456:lui     | 456:-       | 452:bge     | 448:addi    r15=2  BUS_LOAD  MEM[456] accepted 1
   67:  356:sw      |   0:-       |   0:-       |   0:-       | 452:bge     BUS_LOAD  MEM[352] accepted 1
   68:  360:jal     | 356:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[352] accepted 1
   69:  364:lw      | 360:jal     | 356:sw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
   70:  368:-       | 364:lw      | 360:jal     | 356:sw      |   0:-       BUS_STORE MEM[65496] = 0 accepted 1
   71:  368:addi    | 368:-       | 364:lw      | 360:jal     | 356:sw      BUS_LOAD  MEM[360] accepted 1
   72:  420:lw      |   0:-       |   0:-       |   0:-       | 360:jal     BUS_LOAD  MEM[416] accepted 1
   73:  424:addi    | 420:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[416] accepted 1
   74:  428:bge     | 424:addi    | 420:lw      |   0:-       |   0:-       BUS_LOAD  MEM[424] accepted 1
   75:  432:-       | 428:bge     | 424:addi    | 420:lw      |   0:-       BUS_LOAD  MEM[65496] accepted 1
   76:  432:lw      | 432:-       | 428:bge     | 424:addi    | 420:lw      r14=0  BUS_LOAD  MEM[424] accepted 1
   77:  436:addi    | 432:lw      | 432:-       | 428:bge     | 424:addi    r15=2  BUS_LOAD  MEM[432] accepted 1
   78:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
   79:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
   80:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
   81:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
   82:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=0  BUS_LOAD  MEM[368] accepted 1
   83:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
   84:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=0  BUS_LOAD  MEM[376] accepted 1
   85:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
   86:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=0  BUS_LOAD  MEM[384] accepted 1
   87:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=0  BUS_LOAD  MEM[65496] accepted 1
   88:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=0  BUS_LOAD  MEM[384] accepted 1
   89:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
   90:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=0  BUS_LOAD  MEM[392] accepted 1
   91:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
   92:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=0  BUS_LOAD  MEM[400] accepted 1
   93:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=-16  BUS_LOAD  MEM[400] accepted 1
   94:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65504  BUS_LOAD  MEM[408] accepted 1
   95:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65460] = -1 accepted 1
   96:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
   97:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=0  BUS_LOAD  MEM[408] accepted 1
   98:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
   99:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=1  BUS_LOAD  MEM[416] accepted 1
  100:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 1 accepted 1
  101:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  102:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=1  BUS_LOAD  MEM[424] accepted 1
  103:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  104:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  105:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  106:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  107:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  108:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  109:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  110:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=0  BUS_LOAD  MEM[368] accepted 1
  111:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  112:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=0  BUS_LOAD  MEM[376] accepted 1
  113:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  114:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=0  BUS_LOAD  MEM[384] accepted 1
  115:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=0  BUS_LOAD  MEM[65496] accepted 1
  116:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=1  BUS_LOAD  MEM[384] accepted 1
  117:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  118:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=1  BUS_LOAD  MEM[392] accepted 1
  119:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  120:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=4  BUS_LOAD  MEM[400] accepted 1
  121:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=-12  BUS_LOAD  MEM[400] accepted 1
  122:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65508  BUS_LOAD  MEM[408] accepted 1
  123:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65464] = -1 accepted 1
  124:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  125:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=1  BUS_LOAD  MEM[408] accepted 1
  126:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  127:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=2  BUS_LOAD  MEM[416] accepted 1
  128:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 2 accepted 1
  129:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  130:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=2  BUS_LOAD  MEM[424] accepted 1
  131:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  132:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  133:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  134:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  135:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  136:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  137:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  138:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=0  BUS_LOAD  MEM[368] accepted 1
  139:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  140:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=0  BUS_LOAD  MEM[376] accepted 1
  141:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  142:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=0  BUS_LOAD  MEM[384] accepted 1
  143:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=0  BUS_LOAD  MEM[65496] accepted 1
  144:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=2  BUS_LOAD  MEM[384] accepted 1
  145:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  146:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=2  BUS_LOAD  MEM[392] accepted 1
  147:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  148:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=8  BUS_LOAD  MEM[400] accepted 1
  149:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=-8  BUS_LOAD  MEM[400] accepted 1
  150:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65512  BUS_LOAD  MEM[408] accepted 1
  151:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65468] = -1 accepted 1
  152:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  153:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=2  BUS_LOAD  MEM[408] accepted 1
  154:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  155:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=3  BUS_LOAD  MEM[416] accepted 1
  156:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 3 accepted 1
  157:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  158:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=3  BUS_LOAD  MEM[424] accepted 1
  159:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  160:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  161:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  162:  440:-       | 436:addi    |   0:-       | 432:lw      | 428:bge     BUS_LOAD  MEM[65500] accepted 1
  163:  440:sw      | 440:-       | 436:addi    |   0:-       | 432:lw      r15=0  BUS_LOAD  MEM[432] accepted 1
  164:  444:lw      | 440:sw      | 440:-       | 436:addi    |   0:-       BUS_LOAD  MEM[440] accepted 1
  165:  448:addi    | 444:lw      | 440:sw      | 440:-       | 436:addi    r15=1  BUS_LOAD  MEM[440] accepted 1
  166:  452:-       | 448:addi    | 444:lw      | 440:sw      | 440:-       BUS_STORE MEM[65500] = 1 accepted 1
  167:  452:-       | 452:-       | 448:addi    | 444:lw      | 440:sw      BUS_LOAD  MEM[65500] accepted 1
  168:  452:bge     | 452:-       | 452:-       | 448:addi    | 444:lw      r14=1  BUS_LOAD  MEM[448] accepted 1
  169:  456:lui     | 452:bge     | 452:-       | 452:-       | 448:addi    r15=2  BUS_LOAD  MEM[448] accepted 1
  170:  460:addi    | 456:lui     | 452:bge     | 452:-       | 452:-       BUS_LOAD  MEM[456] accepted 1
  171:  464:lw      | 460:addi    | 456:lui     | 452:bge     | 452:-       BUS_LOAD  MEM[456] accepted 1
  172:  356:sw      |   0:-       |   0:-       |   0:-       | 452:bge     BUS_LOAD  MEM[352] accepted 1
  173:  360:jal     | 356:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[352] accepted 1
  174:  364:lw      | 360:jal     | 356:sw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  175:  368:-       | 364:lw      | 360:jal     | 356:sw      |   0:-       BUS_STORE MEM[65496] = 0 accepted 1
  176:  368:addi    | 368:-       | 364:lw      | 360:jal     | 356:sw      BUS_LOAD  MEM[360] accepted 1
  177:  420:lw      |   0:-       |   0:-       |   0:-       | 360:jal     BUS_LOAD  MEM[416] accepted 1
  178:  424:addi    | 420:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[416] accepted 1
  179:  428:bge     | 424:addi    | 420:lw      |   0:-       |   0:-       BUS_LOAD  MEM[424] accepted 1
  180:  432:-       | 428:bge     | 424:addi    | 420:lw      |   0:-       BUS_LOAD  MEM[65496] accepted 1
  181:  432:lw      | 432:-       | 428:bge     | 424:addi    | 420:lw      r14=0  BUS_LOAD  MEM[424] accepted 1
  182:  436:addi    | 432:lw      | 432:-       | 428:bge     | 424:addi    r15=2  BUS_LOAD  MEM[432] accepted 1
  183:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  184:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  185:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  186:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  187:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=1  BUS_LOAD  MEM[368] accepted 1
  188:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  189:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=1  BUS_LOAD  MEM[376] accepted 1
  190:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  191:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=2  BUS_LOAD  MEM[384] accepted 1
  192:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=3  BUS_LOAD  MEM[65496] accepted 1
  193:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=0  BUS_LOAD  MEM[384] accepted 1
  194:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  195:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=3  BUS_LOAD  MEM[392] accepted 1
  196:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  197:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=12  BUS_LOAD  MEM[400] accepted 1
  198:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=-4  BUS_LOAD  MEM[400] accepted 1
  199:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65516  BUS_LOAD  MEM[408] accepted 1
  200:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65472] = -1 accepted 1
  201:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  202:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=0  BUS_LOAD  MEM[408] accepted 1
  203:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  204:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=1  BUS_LOAD  MEM[416] accepted 1
  205:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 1 accepted 1
  206:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  207:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=1  BUS_LOAD  MEM[424] accepted 1
  208:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  209:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  210:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  211:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  212:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  213:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  214:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  215:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=1  BUS_LOAD  MEM[368] accepted 1
  216:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  217:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=1  BUS_LOAD  MEM[376] accepted 1
  218:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  219:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=2  BUS_LOAD  MEM[384] accepted 1
  220:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=3  BUS_LOAD  MEM[65496] accepted 1
  221:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=1  BUS_LOAD  MEM[384] accepted 1
  222:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  223:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=4  BUS_LOAD  MEM[392] accepted 1
  224:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  225:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=16  BUS_LOAD  MEM[400] accepted 1
  226:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=0  BUS_LOAD  MEM[400] accepted 1
  227:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65520  BUS_LOAD  MEM[408] accepted 1
  228:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65476] = -1 accepted 1
  229:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  230:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=1  BUS_LOAD  MEM[408] accepted 1
  231:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  232:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=2  BUS_LOAD  MEM[416] accepted 1
  233:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 2 accepted 1
  234:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  235:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=2  BUS_LOAD  MEM[424] accepted 1
  236:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  237:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  238:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  239:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  240:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  241:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  242:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  243:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=1  BUS_LOAD  MEM[368] accepted 1
  244:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  245:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=1  BUS_LOAD  MEM[376] accepted 1
  246:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  247:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=2  BUS_LOAD  MEM[384] accepted 1
  248:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=3  BUS_LOAD  MEM[65496] accepted 1
  249:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=2  BUS_LOAD  MEM[384] accepted 1
  250:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  251:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=5  BUS_LOAD  MEM[392] accepted 1
  252:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  253:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=20  BUS_LOAD  MEM[400] accepted 1
  254:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=4  BUS_LOAD  MEM[400] accepted 1
  255:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65524  BUS_LOAD  MEM[408] accepted 1
  256:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65480] = -1 accepted 1
  257:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  258:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=2  BUS_LOAD  MEM[408] accepted 1
  259:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  260:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=3  BUS_LOAD  MEM[416] accepted 1
  261:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 3 accepted 1
  262:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  263:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=3  BUS_LOAD  MEM[424] accepted 1
  264:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  265:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  266:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  267:  440:-       | 436:addi    |   0:-       | 432:lw      | 428:bge     BUS_LOAD  MEM[65500] accepted 1
  268:  440:sw      | 440:-       | 436:addi    |   0:-       | 432:lw      r15=1  BUS_LOAD  MEM[432] accepted 1
  269:  444:lw      | 440:sw      | 440:-       | 436:addi    |   0:-       BUS_LOAD  MEM[440] accepted 1
  270:  448:addi    | 444:lw      | 440:sw      | 440:-       | 436:addi    r15=2  BUS_LOAD  MEM[440] accepted 1
  271:  452:-       | 448:addi    | 444:lw      | 440:sw      | 440:-       BUS_STORE MEM[65500] = 2 accepted 1
  272:  452:-       | 452:-       | 448:addi    | 444:lw      | 440:sw      BUS_LOAD  MEM[65500] accepted 1
  273:  452:bge     | 452:-       | 452:-       | 448:addi    | 444:lw      r14=2  BUS_LOAD  MEM[448] accepted 1
  274:  456:lui     | 452:bge     | 452:-       | 452:-       | 448:addi    r15=2  BUS_LOAD  MEM[448] accepted 1
  275:  460:addi    | 456:lui     | 452:bge     | 452:-       | 452:-       BUS_LOAD  MEM[456] accepted 1
  276:  464:lw      | 460:addi    | 456:lui     | 452:bge     | 452:-       BUS_LOAD  MEM[456] accepted 1
  277:  356:sw      |   0:-       |   0:-       |   0:-       | 452:bge     BUS_LOAD  MEM[352] accepted 1
  278:  360:jal     | 356:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[352] accepted 1
  279:  364:lw      | 360:jal     | 356:sw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  280:  368:-       | 364:lw      | 360:jal     | 356:sw      |   0:-       BUS_STORE MEM[65496] = 0 accepted 1
  281:  368:addi    | 368:-       | 364:lw      | 360:jal     | 356:sw      BUS_LOAD  MEM[360] accepted 1
  282:  420:lw      |   0:-       |   0:-       |   0:-       | 360:jal     BUS_LOAD  MEM[416] accepted 1
  283:  424:addi    | 420:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[416] accepted 1
  284:  428:bge     | 424:addi    | 420:lw      |   0:-       |   0:-       BUS_LOAD  MEM[424] accepted 1
  285:  432:-       | 428:bge     | 424:addi    | 420:lw      |   0:-       BUS_LOAD  MEM[65496] accepted 1
  286:  432:lw      | 432:-       | 428:bge     | 424:addi    | 420:lw      r14=0  BUS_LOAD  MEM[424] accepted 1
  287:  436:addi    | 432:lw      | 432:-       | 428:bge     | 424:addi    r15=2  BUS_LOAD  MEM[432] accepted 1
  288:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  289:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  290:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  291:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  292:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=2  BUS_LOAD  MEM[368] accepted 1
  293:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  294:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=2  BUS_LOAD  MEM[376] accepted 1
  295:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  296:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=4  BUS_LOAD  MEM[384] accepted 1
  297:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=6  BUS_LOAD  MEM[65496] accepted 1
  298:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=0  BUS_LOAD  MEM[384] accepted 1
  299:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  300:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=6  BUS_LOAD  MEM[392] accepted 1
  301:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  302:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=24  BUS_LOAD  MEM[400] accepted 1
  303:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=8  BUS_LOAD  MEM[400] accepted 1
  304:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65528  BUS_LOAD  MEM[408] accepted 1
  305:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65484] = -1 accepted 1
  306:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  307:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=0  BUS_LOAD  MEM[408] accepted 1
  308:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  309:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=1  BUS_LOAD  MEM[416] accepted 1
  310:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 1 accepted 1
  311:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  312:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=1  BUS_LOAD  MEM[424] accepted 1
  313:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  314:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  315:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  316:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  317:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  318:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  319:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  320:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=2  BUS_LOAD  MEM[368] accepted 1
  321:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  322:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=2  BUS_LOAD  MEM[376] accepted 1
  323:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  324:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=4  BUS_LOAD  MEM[384] accepted 1
  325:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=6  BUS_LOAD  MEM[65496] accepted 1
  326:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=1  BUS_LOAD  MEM[384] accepted 1
  327:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  328:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=7  BUS_LOAD  MEM[392] accepted 1
  329:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  330:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=28  BUS_LOAD  MEM[400] accepted 1
  331:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=12  BUS_LOAD  MEM[400] accepted 1
  332:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65532  BUS_LOAD  MEM[408] accepted 1
  333:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65488] = -1 accepted 1
  334:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  335:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=1  BUS_LOAD  MEM[408] accepted 1
  336:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  337:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=2  BUS_LOAD  MEM[416] accepted 1
  338:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 2 accepted 1
  339:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  340:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=2  BUS_LOAD  MEM[424] accepted 1
  341:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  342:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  343:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  344:  364:lw      |   0:-       |   0:-       |   0:-       | 428:bge     BUS_LOAD  MEM[360] accepted 1
  345:  368:addi    | 364:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
  346:  372:-       | 368:addi    | 364:lw      |   0:-       |   0:-       BUS_LOAD  MEM[368] accepted 1
  347:  372:-       | 368:addi    |   0:-       | 364:lw      |   0:-       BUS_LOAD  MEM[65500] accepted 1
  348:  372:slli    | 372:-       | 368:addi    |   0:-       | 364:lw      r14=2  BUS_LOAD  MEM[368] accepted 1
  349:  376:add     | 372:slli    | 372:-       | 368:addi    |   0:-       BUS_LOAD  MEM[368] accepted 1
  350:  380:lw      | 376:add     | 372:slli    | 372:-       | 368:addi    r15=2  BUS_LOAD  MEM[376] accepted 1
  351:  384:add     | 380:lw      | 376:add     | 372:slli    | 372:-       BUS_LOAD  MEM[376] accepted 1
  352:  388:-       | 384:add     | 380:lw      | 376:add     | 372:slli    r15=4  BUS_LOAD  MEM[384] accepted 1
  353:  388:-       | 384:add     |   0:-       | 380:lw      | 376:add     r15=6  BUS_LOAD  MEM[65496] accepted 1
  354:  388:slli    | 388:-       | 384:add     |   0:-       | 380:lw      r14=2  BUS_LOAD  MEM[384] accepted 1
  355:  392:addi    | 388:slli    | 388:-       | 384:add     |   0:-       BUS_LOAD  MEM[384] accepted 1
  356:  396:add     | 392:addi    | 388:slli    | 388:-       | 384:add     r15=8  BUS_LOAD  MEM[392] accepted 1
  357:  400:addi    | 396:add     | 392:addi    | 388:slli    | 388:-       BUS_LOAD  MEM[392] accepted 1
  358:  404:sw      | 400:addi    | 396:add     | 392:addi    | 388:slli    r15=32  BUS_LOAD  MEM[400] accepted 1
  359:  408:lw      | 404:sw      | 400:addi    | 396:add     | 392:addi    r15=16  BUS_LOAD  MEM[400] accepted 1
  360:  412:addi    | 408:lw      | 404:sw      | 400:addi    | 396:add     r15=65536  BUS_LOAD  MEM[408] accepted 1
  361:  416:-       | 412:addi    | 408:lw      | 404:sw      | 400:addi    r14=-1  BUS_STORE MEM[65492] = -1 accepted 1
  362:  416:-       | 412:addi    |   0:-       | 408:lw      | 404:sw      BUS_LOAD  MEM[65496] accepted 1
  363:  416:sw      | 416:-       | 412:addi    |   0:-       | 408:lw      r15=2  BUS_LOAD  MEM[408] accepted 1
  364:  420:lw      | 416:sw      | 416:-       | 412:addi    |   0:-       BUS_LOAD  MEM[416] accepted 1
  365:  424:addi    | 420:lw      | 416:sw      | 416:-       | 412:addi    r15=3  BUS_LOAD  MEM[416] accepted 1
  366:  428:-       | 424:addi    | 420:lw      | 416:sw      | 416:-       BUS_STORE MEM[65496] = 3 accepted 1
  367:  428:-       | 428:-       | 424:addi    | 420:lw      | 416:sw      BUS_LOAD  MEM[65496] accepted 1
  368:  428:bge     | 428:-       | 428:-       | 424:addi    | 420:lw      r14=3  BUS_LOAD  MEM[424] accepted 1
  369:  432:lw      | 428:bge     | 428:-       | 428:-       | 424:addi    r15=2  BUS_LOAD  MEM[424] accepted 1
  370:  436:addi    | 432:lw      | 428:bge     | 428:-       | 428:-       BUS_LOAD  MEM[432] accepted 1
  371:  440:-       | 436:addi    | 432:lw      | 428:bge     | 428:-       BUS_LOAD  MEM[432] accepted 1
  372:  440:-       | 436:addi    |   0:-       | 432:lw      | 428:bge     BUS_LOAD  MEM[65500] accepted 1
  373:  440:sw      | 440:-       | 436:addi    |   0:-       | 432:lw      r15=2  BUS_LOAD  MEM[432] accepted 1
  374:  444:lw      | 440:sw      | 440:-       | 436:addi    |   0:-       BUS_LOAD  MEM[440] accepted 1
  375:  448:addi    | 444:lw      | 440:sw      | 440:-       | 436:addi    r15=3  BUS_LOAD  MEM[440] accepted 1
  376:  452:-       | 448:addi    | 444:lw      | 440:sw      | 440:-       BUS_STORE MEM[65500] = 3 accepted 1
  377:  452:-       | 452:-       | 448:addi    | 444:lw      | 440:sw      BUS_LOAD  MEM[65500] accepted 1
  378:  452:bge     | 452:-       | 452:-       | 448:addi    | 444:lw      r14=3  BUS_LOAD  MEM[448] accepted 1
  379:  456:lui     | 452:bge     | 452:-       | 452:-       | 448:addi    r15=2  BUS_LOAD  MEM[448] accepted 1
  380:  460:addi    | 456:lui     | 452:bge     | 452:-       | 452:-       BUS_LOAD  MEM[456] accepted 1
  381:  464:lw      | 460:addi    | 456:lui     | 452:bge     | 452:-       BUS_LOAD  MEM[456] accepted 1
  382:  468:lw      | 464:lw      | 460:addi    | 456:lui     | 452:bge     BUS_LOAD  MEM[464] accepted 1
  383:  472:lw      | 468:lw      | 464:lw      | 460:addi    | 456:lui     r15=0  BUS_LOAD  MEM[464] accepted 1
  384:  476:-       | 472:lw      | 468:lw      | 464:lw      | 460:addi    r15=1152  BUS_LOAD  MEM[1152] accepted 1
  385:  476:-       | 476:-       | 472:lw      | 468:lw      | 464:lw      r17=2  BUS_LOAD  MEM[1156] accepted 1
  386:  476:-       | 476:-       | 476:-       | 472:lw      | 468:lw      r16=1  BUS_LOAD  MEM[1160] accepted 1
  387:  476:lw      | 476:-       | 476:-       | 476:-       | 472:lw      r10=-1  BUS_LOAD  MEM[472] accepted 1
  388:  480:lw      | 476:lw      | 476:-       | 476:-       | 476:-       BUS_LOAD  MEM[472] accepted 1
  389:  484:lw      | 480:lw      | 476:lw      | 476:-       | 476:-       BUS_LOAD  MEM[480] accepted 1
  390:  488:-       | 484:lw      | 480:lw      | 476:lw      | 476:-       BUS_LOAD  MEM[1164] accepted 1
  391:  488:-       | 488:-       | 484:lw      | 480:lw      | 476:lw      r11=-2  BUS_LOAD  MEM[1168] accepted 1
  392:  488:-       | 488:-       | 488:-       | 484:lw      | 480:lw      r12=-2  BUS_LOAD  MEM[1172] accepted 1
  393:  488:lw      | 488:-       | 488:-       | 488:-       | 484:lw      r13=-1  BUS_LOAD  MEM[480] accepted 1
  394:  492:lw      | 488:lw      | 488:-       | 488:-       | 488:-       BUS_LOAD  MEM[488] accepted 1
  395:  496:sw      | 492:lw      | 488:lw      | 488:-       | 488:-       BUS_LOAD  MEM[488] accepted 1
  396:  500:-       | 496:sw      | 492:lw      | 488:lw      | 488:-       BUS_LOAD  MEM[1176] accepted 1
  397:  500:-       | 500:-       | 496:sw      | 492:lw      | 488:lw      r14=1  BUS_LOAD  MEM[1180] accepted 1
  398:  500:-       | 500:-       | 500:-       | 496:sw      | 492:lw      r15=2  BUS_STORE MEM[65428] = 2 accepted 1
  399:  500:sw      | 500:-       | 500:-       | 500:-       | 496:sw      BUS_LOAD  MEM[496] accepted 1
  400:  504:sw      | 500:sw      | 500:-       | 500:-       | 500:-       BUS_LOAD  MEM[496] accepted 1
  401:  508:sw      | 504:sw      | 500:sw      | 500:-       | 500:-       BUS_LOAD  MEM[504] accepted 1
  402:  512:-       | 508:sw      | 504:sw      | 500:sw      | 500:-       BUS_STORE MEM[65432] = 1 accepted 1
  403:  512:-       | 512:-       | 508:sw      | 504:sw      | 500:sw      BUS_STORE MEM[65436] = -1 accepted 1
  404:  512:-       | 512:-       | 512:-       | 508:sw      | 504:sw      BUS_STORE MEM[65440] = -2 accepted 1
  405:  512:sw      | 512:-       | 512:-       | 512:-       | 508:sw      BUS_LOAD  MEM[504] accepted 1
  406:  516:sw      | 512:sw      | 512:-       | 512:-       | 512:-       BUS_LOAD  MEM[512] accepted 1
  407:  520:sw      | 516:sw      | 512:sw      | 512:-       | 512:-       BUS_LOAD  MEM[512] accepted 1
  408:  524:-       | 520:sw      | 516:sw      | 512:sw      | 512:-       BUS_STORE MEM[65444] = -2 accepted 1
  409:  524:-       | 524:-       | 520:sw      | 516:sw      | 512:sw      BUS_STORE MEM[65448] = -1 accepted 1
  410:  524:-       | 524:-       | 524:-       | 520:sw      | 516:sw      BUS_STORE MEM[65452] = 1 accepted 1
  411:  524:sw      | 524:-       | 524:-       | 524:-       | 520:sw      BUS_LOAD  MEM[520] accepted 1
  412:  528:lui     | 524:sw      | 524:-       | 524:-       | 524:-       BUS_LOAD  MEM[520] accepted 1
  413:  532:addi    | 528:lui     | 524:sw      | 524:-       | 524:-       BUS_LOAD  MEM[528] accepted 1
  414:  536:-       | 532:addi    | 528:lui     | 524:sw      | 524:-       BUS_STORE MEM[65456] = 2 accepted 1
  415:  536:lw      | 536:-       | 532:addi    | 528:lui     | 524:sw      BUS_LOAD  MEM[528] accepted 1
  416:  540:lw      | 536:lw      | 536:-       | 532:addi    | 528:lui     r15=0  BUS_LOAD  MEM[536] accepted 1
  417:  544:lw      | 540:lw      | 536:lw      | 536:-       | 532:addi    r15=1184  BUS_LOAD  MEM[536] accepted 1
  418:  548:-       | 544:lw      | 540:lw      | 536:lw      | 536:-       BUS_LOAD  MEM[1184] accepted 1
  419:  548:-       | 548:-       | 544:lw      | 540:lw      | 536:lw      r17=1  BUS_LOAD  MEM[1188] accepted 1
  420:  548:-       | 548:-       | 548:-       | 544:lw      | 540:lw      r16=2  BUS_LOAD  MEM[1192] accepted 1
  421:  548:lw      | 548:-       | 548:-       | 548:-       | 544:lw      r10=2  BUS_LOAD  MEM[544] accepted 1
  422:  552:lw      | 548:lw      | 548:-       | 548:-       | 548:-       BUS_LOAD  MEM[544] accepted 1
  423:  556:lw      | 552:lw      | 548:lw      | 548:-       | 548:-       BUS_LOAD  MEM[552] accepted 1
  424:  560:-       | 556:lw      | 552:lw      | 548:lw      | 548:-       BUS_LOAD  MEM[1196] accepted 1
  425:  560:-       | 560:-       | 556:lw      | 552:lw      | 548:lw      r11=1  BUS_LOAD  MEM[1200] accepted 1
  426:  560:-       | 560:-       | 560:-       | 556:lw      | 552:lw      r12=-1  BUS_LOAD  MEM[1204] accepted 1
  427:  560:lw      | 560:-       | 560:-       | 560:-       | 556:lw      r13=-2  BUS_LOAD  MEM[552] accepted 1
  428:  564:lw      | 560:lw      | 560:-       | 560:-       | 560:-       BUS_LOAD  MEM[560] accepted 1
  429:  568:sw      | 564:lw      | 560:lw      | 560:-       | 560:-       BUS_LOAD  MEM[560] accepted 1
  430:  572:-       | 568:sw      | 564:lw      | 560:lw      | 560:-       BUS_LOAD  MEM[1208] accepted 1
  431:  572:-       | 572:-       | 568:sw      | 564:lw      | 560:lw      r14=-2  BUS_LOAD  MEM[1212] accepted 1
  432:  572:-       | 572:-       | 572:-       | 568:sw      | 564:lw      r15=-1  BUS_STORE MEM[65396] = 1 accepted 1
  433:  572:sw      | 572:-       | 572:-       | 572:-       | 568:sw      BUS_LOAD  MEM[568] accepted 1
  434:  576:sw      | 572:sw      | 572:-       | 572:-       | 572:-       BUS_LOAD  MEM[568] accepted 1
  435:  580:sw      | 576:sw      | 572:sw      | 572:-       | 572:-       BUS_LOAD  MEM[576] accepted 1
  436:  584:-       | 580:sw      | 576:sw      | 572:sw      | 572:-       BUS_STORE MEM[65400] = 2 accepted 1
  437:  584:-       | 584:-       | 580:sw      | 576:sw      | 572:sw      BUS_STORE MEM[65404] = 2 accepted 1
  438:  584:-       | 584:-       | 584:-       | 580:sw      | 576:sw      BUS_STORE MEM[65408] = 1 accepted 1
  439:  584:sw      | 584:-       | 584:-       | 584:-       | 580:sw      BUS_LOAD  MEM[576] accepted 1
  440:  588:sw      | 584:sw      | 584:-       | 584:-       | 584:-       BUS_LOAD  MEM[584] accepted 1
  441:  592:sw      | 588:sw      | 584:sw      | 584:-       | 584:-       BUS_LOAD  MEM[584] accepted 1
  442:  596:-       | 592:sw      | 588:sw      | 584:sw      | 584:-       BUS_STORE MEM[65412] = -1 accepted 1
  443:  596:-       | 596:-       | 592:sw      | 588:sw      | 584:sw      BUS_STORE MEM[65416] = -2 accepted 1
  444:  596:-       | 596:-       | 596:-       | 592:sw      | 588:sw      BUS_STORE MEM[65420] = -2 accepted 1
  445:  596:sw      | 596:-       | 596:-       | 596:-       | 592:sw      BUS_LOAD  MEM[592] accepted 1
  446:  600:sw      | 596:sw      | 596:-       | 596:-       | 596:-       BUS_LOAD  MEM[592] accepted 1
  447:  604:addi    | 600:sw      | 596:sw      | 596:-       | 596:-       BUS_LOAD  MEM[600] accepted 1
  448:  608:-       | 604:addi    | 600:sw      | 596:sw      | 596:-       BUS_STORE MEM[65424] = -1 accepted 1
  449:  608:-       | 608:-       | 604:addi    | 600:sw      | 596:sw      BUS_STORE MEM[65460] = 0 accepted 1
  450:  608:addi    | 608:-       | 608:-       | 604:addi    | 600:sw      BUS_LOAD  MEM[600] accepted 1
  451:  612:addi    | 608:addi    | 608:-       | 608:-       | 604:addi    r15=65396  BUS_LOAD  MEM[608] accepted 1
  452:  616:addi    | 612:addi    | 608:addi    | 608:-       | 608:-       BUS_LOAD  MEM[608] accepted 1
  453:  620:addi    | 616:addi    | 612:addi    | 608:addi    | 608:-       BUS_LOAD  MEM[616] accepted 1
  454:  624:addi    | 620:addi    | 616:addi    | 612:addi    | 608:addi    r14=65428  BUS_LOAD  MEM[616] accepted 1
  455:  628:auipc   | 624:addi    | 620:addi    | 616:addi    | 612:addi    r13=65460  BUS_LOAD  MEM[624] accepted 1
  456:  632:jalr    | 628:auipc   | 624:addi    | 620:addi    | 616:addi    r12=1  BUS_LOAD  MEM[624] accepted 1
  457:  636:addi    | 632:jalr    | 628:auipc   | 624:addi    | 620:addi    r11=0  BUS_LOAD  MEM[632] accepted 1
  458:  640:bne     | 636:addi    | 632:jalr    | 628:auipc   | 624:addi    r10=0  BUS_LOAD  MEM[632] accepted 1
  459:  644:addi    | 640:bne     | 636:addi    | 632:jalr    | 628:auipc   r1=624  BUS_LOAD  MEM[640] accepted 1
  460:  676:addi    |   0:-       |   0:-       |   0:-       | 632:jalr    r1=632  BUS_LOAD  MEM[672] accepted 1
  461:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
  462:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
  463:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
  464:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65328  BUS_STORE MEM[65388] = 632 accepted 1
  465:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65384] = 65520 accepted 1
  466:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
  467:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65392  BUS_LOAD  MEM[688] accepted 1
  468:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
  469:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65356] = 0 accepted 1
  470:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65352] = 0 accepted 1
  471:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65348] = 1 accepted 1
  472:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
  473:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
  474:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
  475:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65344] = 65460 accepted 1
  476:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65340] = 65428 accepted 1
  477:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65336] = 65396 accepted 1
  478:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
  479:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
  480:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
  481:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65348] accepted 1
  482:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=1  BUS_LOAD  MEM[720] accepted 1
  483:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
  484:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
  485:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
  486:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
  487:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65372] = 0 accepted 1
  488:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
  489: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
  490: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
  491: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
  492: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
  493: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
  494: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
  495:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
  496:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  497:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  498:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
  499:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
  500:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
  501:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
  502:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
  503:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
  504:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
  505:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
  506:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
  507:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65356] accepted 1
  508:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
  509:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
  510:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
  511:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = 2 accepted 1
  512:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
  513:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
  514:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
  515:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
  516:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
  517:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
  518:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
  519:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
  520:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
  521:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65352] accepted 1
  522:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
  523:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
  524:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
  525:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = 1 accepted 1
  526:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
  527:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
  528:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
  529:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  530:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  531:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
  532:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
  533:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
  534:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
  535:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  536:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  537:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
  538:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
  539:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
  540:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = 2 accepted 1
  541:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
  542:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = 1 accepted 1
  543:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
  544:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
  545:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
  546:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
  547:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
  548:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
  549:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
  550:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65308] accepted 1
  551:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
  552:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
  553:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
  554:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65304] accepted 1
  555:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
  556:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
  557:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
  558:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65304] accepted 1
  559:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
  560:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
  561:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
  562:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65308] accepted 1
  563:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
  564:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
  565:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
  566:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
  567:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
  568:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
  569:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
  570:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[65300] accepted 1
  571:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
  572:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
  573:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
  574:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65304] accepted 1
  575:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
  576:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
  577:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
  578:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
  579:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65488  BUS_LOAD  MEM[65488] accepted 1
  580:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
  581:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
  582:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
  583:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
  584:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
  585:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
  586:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  587:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
  588:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
  589:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65324] accepted 1
  590:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
  591:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
  592:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
  593:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
  594:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
  595:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
  596:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
  597:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65368] accepted 1
  598:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=2  BUS_LOAD  MEM[840] accepted 1
  599:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
  600:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=2  BUS_LOAD  MEM[848] accepted 1
  601:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
  602:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=4  BUS_LOAD  MEM[856] accepted 1
  603:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=6  BUS_LOAD  MEM[856] accepted 1
  604:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=24  BUS_LOAD  MEM[864] accepted 1
  605:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=24  BUS_LOAD  MEM[65344] accepted 1
  606:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
  607:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
  608:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65484  BUS_LOAD  MEM[872] accepted 1
  609:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65364] accepted 1
  610:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=1  BUS_LOAD  MEM[872] accepted 1
  611:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
  612:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=4  BUS_LOAD  MEM[880] accepted 1
  613:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
  614:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65488  BUS_LOAD  MEM[65348] accepted 1
  615:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=1  BUS_LOAD  MEM[880] accepted 1
  616:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65488] = 1 accepted 1
  617:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
  618:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65348] accepted 1
  619:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=1  BUS_LOAD  MEM[888] accepted 1
  620:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
  621:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=2  BUS_LOAD  MEM[896] accepted 1
  622:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65336] accepted 1
  623:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65340] accepted 1
  624:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65344] accepted 1
  625:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
  626:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
  627:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
  628:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65364] accepted 1
  629:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=1  BUS_LOAD  MEM[65368] accepted 1
  630:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=2  BUS_LOAD  MEM[912] accepted 1
  631:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
  632:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
  633:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
  634:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
  635:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
  636:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
  637:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
  638:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65264  BUS_STORE MEM[65324] = 920 accepted 1
  639:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65320] = 65392 accepted 1
  640:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
  641:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65328  BUS_LOAD  MEM[688] accepted 1
  642:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
  643:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65292] = 2 accepted 1
  644:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65288] = 1 accepted 1
  645:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65284] = 2 accepted 1
  646:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
  647:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
  648:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
  649:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65280] = 65460 accepted 1
  650:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65276] = 65428 accepted 1
  651:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65272] = 65396 accepted 1
  652:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
  653:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
  654:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
  655:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65284] accepted 1
  656:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=2  BUS_LOAD  MEM[720] accepted 1
  657:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
  658:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
  659:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
  660:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
  661:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65308] = 0 accepted 1
  662:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
  663: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
  664: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
  665: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
  666: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  667: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
  668: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
  669:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
  670:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  671:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  672:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  673:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
  674:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
  675:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
  676:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
  677:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
  678:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
  679:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
  680:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
  681:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65292] accepted 1
  682:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
  683:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
  684:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
  685:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 4 accepted 1
  686:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
  687:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
  688:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
  689:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
  690:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
  691:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
  692:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
  693:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
  694:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
  695:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65288] accepted 1
  696:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
  697:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
  698:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
  699:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 2 accepted 1
  700:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
  701:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
  702:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
  703:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  704:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  705:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
  706:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
  707:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
  708:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
  709:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  710:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  711:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
  712:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
  713:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
  714:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 4 accepted 1
  715:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
  716:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 2 accepted 1
  717:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
  718:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
  719:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
  720:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
  721:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
  722:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
  723:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
  724:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
  725:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
  726:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
  727:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
  728:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  729:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  730:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
  731:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
  732:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
  733:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
  734:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
  735:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
  736:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
  737:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
  738:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
  739:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
  740:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
  741: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
  742: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
  743: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  744: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
  745: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
  746: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
  747: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 1 accepted 1
  748: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
  749: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
  750: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
  751: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
  752: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
  753:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
  754:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  755:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  756:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  757:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
  758:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
  759:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
  760:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
  761:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
  762:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
  763:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
  764:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
  765:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65292] accepted 1
  766:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
  767:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
  768:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
  769:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 3 accepted 1
  770:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
  771:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
  772:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
  773:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
  774:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
  775:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
  776:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
  777:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
  778:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
  779:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65288] accepted 1
  780:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
  781:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
  782:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
  783:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 3 accepted 1
  784:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
  785:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
  786:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
  787:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  788:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  789:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
  790:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
  791:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
  792:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
  793:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  794:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  795:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
  796:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
  797:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
  798:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 3 accepted 1
  799:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
  800:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 3 accepted 1
  801:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
  802:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
  803:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
  804:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
  805:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
  806:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
  807:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
  808:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
  809:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
  810:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
  811:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
  812:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  813:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  814:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
  815:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
  816:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
  817:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
  818:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
  819:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
  820:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
  821:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
  822:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
  823:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
  824:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
  825: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
  826: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
  827: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  828: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
  829: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
  830: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
  831: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 2 accepted 1
  832: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
  833: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
  834: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
  835: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
  836: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
  837:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
  838:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  839:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  840:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  841:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
  842:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
  843:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
  844:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
  845:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
  846:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
  847:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
  848:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
  849:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65292] accepted 1
  850:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
  851:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
  852:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
  853:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 1 accepted 1
  854:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
  855:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
  856:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
  857:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
  858:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
  859:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
  860:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
  861:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
  862:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
  863:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65288] accepted 1
  864:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
  865:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
  866:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
  867:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 3 accepted 1
  868:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
  869:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
  870:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
  871:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  872:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  873:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
  874:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
  875:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
  876:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
  877:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  878:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  879:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
  880:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
  881:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
  882:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 1 accepted 1
  883:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
  884:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 3 accepted 1
  885:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
  886:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
  887:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
  888:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
  889:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
  890:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
  891:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
  892:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
  893:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
  894:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
  895:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
  896:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
  897:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
  898:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
  899:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
  900:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
  901:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
  902:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
  903:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
  904:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  905:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
  906:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
  907:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
  908:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
  909:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
  910:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
  911:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
  912:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
  913:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
  914:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
  915:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
  916:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
  917: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
  918: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
  919: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  920: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
  921: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
  922: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
  923: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 3 accepted 1
  924: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
  925: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
  926: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
  927: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
  928: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
  929:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
  930:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  931:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
  932:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
  933:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
  934:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
  935:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
  936:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
  937:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
  938:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
  939:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
  940:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
  941:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65292] accepted 1
  942:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
  943:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
  944:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
  945:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 0 accepted 1
  946:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
  947:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
  948:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
  949:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
  950:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
  951:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
  952:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
  953:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
  954:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
  955:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65288] accepted 1
  956:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
  957:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
  958:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
  959:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 2 accepted 1
  960:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
  961:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
  962:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
  963:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  964:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
  965:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
  966:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
  967:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
  968:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
  969:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  970:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  971:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
  972:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
  973:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
  974:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 0 accepted 1
  975:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
  976:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 2 accepted 1
  977:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
  978:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
  979:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
  980:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
  981:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
  982:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
  983:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
  984:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
  985:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
  986:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
  987:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
  988:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
  989:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
  990:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
  991:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
  992:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
  993:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
  994:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
  995:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
  996:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65244] accepted 1
  997:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
  998:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
  999:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 1000:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 1001:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 1002:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 1003:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 1004:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65236] accepted 1
 1005:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 1006:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 1007:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 1008:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65240] accepted 1
 1009:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 1010:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 1011:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 1012:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 1013:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65468  BUS_LOAD  MEM[65468] accepted 1
 1014:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 1015:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 1016:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 1017:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 1018:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 1019:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 1020:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1021:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 1022:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1023:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65260] accepted 1
 1024:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 1025:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 1026:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1027:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1028:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1029:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1030:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 1031:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65304] accepted 1
 1032:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=0  BUS_LOAD  MEM[840] accepted 1
 1033:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 1034:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=0  BUS_LOAD  MEM[848] accepted 1
 1035:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 1036:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=0  BUS_LOAD  MEM[856] accepted 1
 1037:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=0  BUS_LOAD  MEM[856] accepted 1
 1038:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=0  BUS_LOAD  MEM[864] accepted 1
 1039:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=0  BUS_LOAD  MEM[65280] accepted 1
 1040:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 1041:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 1042:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65460  BUS_LOAD  MEM[872] accepted 1
 1043:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65300] accepted 1
 1044:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=2  BUS_LOAD  MEM[872] accepted 1
 1045:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 1046:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=8  BUS_LOAD  MEM[880] accepted 1
 1047:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 1048:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65468  BUS_LOAD  MEM[65284] accepted 1
 1049:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=2  BUS_LOAD  MEM[880] accepted 1
 1050:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65468] = 2 accepted 1
 1051:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 1052:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65284] accepted 1
 1053:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=2  BUS_LOAD  MEM[888] accepted 1
 1054:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 1055:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=3  BUS_LOAD  MEM[896] accepted 1
 1056:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65272] accepted 1
 1057:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65276] accepted 1
 1058:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65280] accepted 1
 1059:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 1060:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 1061:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 1062:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65300] accepted 1
 1063:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=2  BUS_LOAD  MEM[65304] accepted 1
 1064:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=0  BUS_LOAD  MEM[912] accepted 1
 1065:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 1066:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 1067:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 1068:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 1069:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 1070:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 1071:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 1072:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65200  BUS_STORE MEM[65260] = 920 accepted 1
 1073:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65256] = 65328 accepted 1
 1074:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 1075:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65264  BUS_LOAD  MEM[688] accepted 1
 1076:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 1077:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65228] = 0 accepted 1
 1078:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65224] = 2 accepted 1
 1079:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65220] = 3 accepted 1
 1080:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 1081:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 1082:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 1083:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65216] = 65460 accepted 1
 1084:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65212] = 65428 accepted 1
 1085:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65208] = 65396 accepted 1
 1086:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 1087:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 1088:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 1089:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65220] accepted 1
 1090:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=3  BUS_LOAD  MEM[720] accepted 1
 1091:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 1092:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 1093:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 1094:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 1095:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65244] = 0 accepted 1
 1096:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 1097: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 1098: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 1099: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 1100: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1101: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 1102: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1103:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1104:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1105:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1106:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1107:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 1108:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1109:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 1110:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1111:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1112:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1113:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 1114:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 1115:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65228] accepted 1
 1116:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1117:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1118:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 1119:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 2 accepted 1
 1120:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1121:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 1122:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1123:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 1124:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1125:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1126:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1127:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 1128:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 1129:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65224] accepted 1
 1130:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1131:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1132:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 1133:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 3 accepted 1
 1134:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1135:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1136:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 1137:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1138:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1139:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1140:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 1141:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1142:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1143:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1144:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1145:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1146:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1147:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1148:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 2 accepted 1
 1149:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1150:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 3 accepted 1
 1151:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1152:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1153:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1154:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1155:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 1156:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1157:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 1158:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 1159:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 1160:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 1161:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 1162:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
 1163:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
 1164:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 1165:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 1166:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65176] accepted 1
 1167:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
 1168:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 1169:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 1170:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1171:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1172:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1173:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1174:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 1175:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1176:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1177:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1178:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1179:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1180:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1181:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1182:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1183: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1184: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1185: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1186: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 1187: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1188: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 1189: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 1 accepted 1
 1190: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 1191: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 1192: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1193: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1194: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1195:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1196:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1197:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1198:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1199:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 1200:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1201:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 1202:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1203:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1204:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1205:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 1206:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 1207:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65228] accepted 1
 1208:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1209:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1210:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 1211:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 1 accepted 1
 1212:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1213:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 1214:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1215:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 1216:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1217:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1218:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1219:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 1220:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 1221:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65224] accepted 1
 1222:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1223:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1224:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 1225:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 4 accepted 1
 1226:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1227:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1228:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 1229:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1230:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1231:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1232:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 1233:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1234:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1235:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1236:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1237:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1238:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1239:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1240:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 1 accepted 1
 1241:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1242:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 4 accepted 1
 1243:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1244:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1245:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1246:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1247:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 1248:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1249:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 1250:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 1251:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 1252:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 1253:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 1254:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
 1255:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 1256:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 1257:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 1258:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65176] accepted 1
 1259:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 1260:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 1261:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 1262:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1263:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1264:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1265:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1266:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 1267:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1268:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1269:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1270:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1271:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1272:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1273:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1274:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1275: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1276: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1277: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1278: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 1279: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1280: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 1281: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 2 accepted 1
 1282: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 1283: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 1284: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1285: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1286: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1287:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1288:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1289:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1290:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1291:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 1292:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1293:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 1294:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1295:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1296:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1297:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 1298:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 1299:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65228] accepted 1
 1300:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1301:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1302:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 1303:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = -1 accepted 1
 1304:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1305:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 1306:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1307:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 1308:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1309:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1310:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1311:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 1312:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 1313:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65224] accepted 1
 1314:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1315:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1316:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 1317:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 4 accepted 1
 1318:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1319:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1320:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 1321:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1322:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1323:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1324:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 1325:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1326:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1327:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1328:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1329:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1330:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1331:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1332:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = -1 accepted 1
 1333:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1334:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 4 accepted 1
 1335:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1336:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1337:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1338:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1339:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 1340:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1341:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 1342:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1343:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1344:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1345:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1346:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 1347:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1348:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1349:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1350:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1351:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1352:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1353:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1354:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1355: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1356: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1357: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1358: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 1359: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1360: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 1361: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 3 accepted 1
 1362: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 1363: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 1364: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1365: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1366: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1367:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1368:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1369:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1370:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1371:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 1372:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1373:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 1374:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1375:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1376:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1377:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 1378:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 1379:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65228] accepted 1
 1380:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1381:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1382:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
 1383:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = -2 accepted 1
 1384:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1385:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 1386:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1387:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 1388:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1389:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1390:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1391:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 1392:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 1393:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65224] accepted 1
 1394:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1395:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1396:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 1397:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 3 accepted 1
 1398:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1399:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1400:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 1401:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1402:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1403:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1404:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
 1405:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1406:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1407:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1408:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1409:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1410:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1411:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1412:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = -2 accepted 1
 1413:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1414:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 3 accepted 1
 1415:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1416:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1417:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1418:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1419:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
 1420:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1421:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 1422:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1423:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1424:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1425:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1426:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 1427:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1428:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1429:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1430:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1431:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1432:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1433:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1434:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1435: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1436: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1437: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1438: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 1439: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1440: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 1441: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 4 accepted 1
 1442: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 1443: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 1444: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1445: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1446: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1447:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1448:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1449:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1450:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1451:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 1452:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1453:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 1454:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1455:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1456:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1457:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 1458:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 1459:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65228] accepted 1
 1460:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1461:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1462:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
 1463:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = -2 accepted 1
 1464:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1465:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 1466:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1467:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 1468:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1469:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1470:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1471:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 1472:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 1473:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65224] accepted 1
 1474:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1475:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1476:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 1477:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 1 accepted 1
 1478:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1479:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1480:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 1481:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1482:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1483:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1484:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
 1485:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1486:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1487:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1488:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1489:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1490:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1491:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1492:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = -2 accepted 1
 1493:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1494:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 1 accepted 1
 1495:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1496:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1497:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1498:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1499:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
 1500:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1501:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 1502:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1503:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1504:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1505:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1506:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 1507:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1508:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1509:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1510:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1511:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1512:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1513:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1514:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1515: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1516: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1517: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1518: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 1519: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1520: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 1521: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 5 accepted 1
 1522: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 1523: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 1524: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1525: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1526: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1527:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1528:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1529:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1530:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1531:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 1532:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1533:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 1534:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1535:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1536:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1537:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 1538:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 1539:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65228] accepted 1
 1540:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1541:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1542:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 1543:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = -1 accepted 1
 1544:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1545:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 1546:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1547:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 1548:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1549:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1550:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1551:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 1552:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 1553:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65224] accepted 1
 1554:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1555:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1556:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 1557:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 0 accepted 1
 1558:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1559:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1560:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 1561:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1562:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1563:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1564:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 1565:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1566:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1567:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1568:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1569:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1570:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1571:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1572:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = -1 accepted 1
 1573:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1574:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 0 accepted 1
 1575:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1576:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1577:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1578:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1579:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 1580:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1581:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 1582:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1583:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1584:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1585:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1586:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 1587:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1588:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1589:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1590:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1591:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1592:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1593:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1594:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1595: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1596: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1597: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1598: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 1599: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1600: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 1601: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 6 accepted 1
 1602: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 1603: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 1604: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1605: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1606: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1607:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1608:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1609:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1610:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 1611:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 1612:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1613:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 1614:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 1615:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1616:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1617:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 1618:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 1619:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65228] accepted 1
 1620:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 1621:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1622:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 1623:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 1 accepted 1
 1624:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 1625:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 1626:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1627:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 1628:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 1629:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1630:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1631:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 1632:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 1633:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65224] accepted 1
 1634:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 1635:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1636:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 1637:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 0 accepted 1
 1638:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 1639:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 1640:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 1641:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1642:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1643:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 1644:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 1645:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1646:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1647:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1648:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1649:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1650:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 1651:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1652:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 1 accepted 1
 1653:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1654:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 0 accepted 1
 1655:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1656:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 1657:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1658:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 1659:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 1660:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1661:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 1662:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 1663:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 1664:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 1665:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 1666:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
 1667:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 1668:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 1669:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 1670:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65176] accepted 1
 1671:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 1672:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 1673:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 1674:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65180] accepted 1
 1675:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 1676:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 1677:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 1678:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 1679:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 1680:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 1681:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 1682:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[65172] accepted 1
 1683:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 1684:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 1685:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 1686:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65176] accepted 1
 1687:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 1688:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 1689:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 1690:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 1691:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65472  BUS_LOAD  MEM[65472] accepted 1
 1692:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 1693:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 1694:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 1695:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 1696:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 1697:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 1698:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1699:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 1700:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1701:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65196] accepted 1
 1702:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 1703:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 1704:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1705:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1706:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1707:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1708:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 1709:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65240] accepted 1
 1710:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=1  BUS_LOAD  MEM[840] accepted 1
 1711:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 1712:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=1  BUS_LOAD  MEM[848] accepted 1
 1713:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 1714:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=2  BUS_LOAD  MEM[856] accepted 1
 1715:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=3  BUS_LOAD  MEM[856] accepted 1
 1716:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=12  BUS_LOAD  MEM[864] accepted 1
 1717:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=12  BUS_LOAD  MEM[65216] accepted 1
 1718:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 1719:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 1720:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65472  BUS_LOAD  MEM[872] accepted 1
 1721:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65236] accepted 1
 1722:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=0  BUS_LOAD  MEM[872] accepted 1
 1723:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 1724:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=0  BUS_LOAD  MEM[880] accepted 1
 1725:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 1726:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65472  BUS_LOAD  MEM[65220] accepted 1
 1727:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=3  BUS_LOAD  MEM[880] accepted 1
 1728:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65472] = 3 accepted 1
 1729:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 1730:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65220] accepted 1
 1731:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=3  BUS_LOAD  MEM[888] accepted 1
 1732:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 1733:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=4  BUS_LOAD  MEM[896] accepted 1
 1734:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65208] accepted 1
 1735:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65212] accepted 1
 1736:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65216] accepted 1
 1737:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 1738:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 1739:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 1740:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65236] accepted 1
 1741:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=0  BUS_LOAD  MEM[65240] accepted 1
 1742:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=1  BUS_LOAD  MEM[912] accepted 1
 1743:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 1744:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 1745:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 1746:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 1747:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 1748:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 1749:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 1750:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65136  BUS_STORE MEM[65196] = 920 accepted 1
 1751:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65192] = 65264 accepted 1
 1752:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 1753:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65200  BUS_LOAD  MEM[688] accepted 1
 1754:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 1755:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65164] = 1 accepted 1
 1756:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65160] = 0 accepted 1
 1757:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65156] = 4 accepted 1
 1758:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 1759:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 1760:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 1761:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65152] = 65460 accepted 1
 1762:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65148] = 65428 accepted 1
 1763:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65144] = 65396 accepted 1
 1764:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 1765:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 1766:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 1767:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65156] accepted 1
 1768:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=4  BUS_LOAD  MEM[720] accepted 1
 1769:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 1770:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 1771:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 1772:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 1773:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65180] = 0 accepted 1
 1774:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 1775: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 1776: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 1777: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 1778: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 1779: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 1780: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1781:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1782:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1783:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1784:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 1785:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 1786:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1787:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 1788:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 1789:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1790:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1791:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 1792:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 1793:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65164] accepted 1
 1794:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 1795:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1796:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 1797:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 3 accepted 1
 1798:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 1799:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 1800:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1801:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 1802:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 1803:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1804:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1805:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 1806:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 1807:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65160] accepted 1
 1808:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 1809:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1810:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 1811:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 1 accepted 1
 1812:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 1813:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 1814:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 1815:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1816:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1817:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 1818:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 1819:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1820:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1821:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1822:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1823:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1824:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 1825:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1826:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 3 accepted 1
 1827:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1828:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 1 accepted 1
 1829:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1830:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 1831:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1832:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 1833:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 1834:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1835:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 1836:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 1837:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 1838:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 1839:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 1840:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1841:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1842:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1843:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 1844:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 1845:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 1846:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 1847:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1848:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1849:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1850:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1851:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 1852:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 1853: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 1854: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1855: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 1856: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 1857: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 1858: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 1859: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 1 accepted 1
 1860: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 1861: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 1862: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 1863: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 1864: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 1865:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 1866:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1867:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 1868:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 1869:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 1870:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 1871:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 1872:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 1873:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 1874:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 1875:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 1876:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 1877:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65164] accepted 1
 1878:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 1879:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 1880:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 1881:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 2 accepted 1
 1882:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 1883:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 1884:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 1885:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 1886:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 1887:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 1888:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 1889:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 1890:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 1891:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65160] accepted 1
 1892:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 1893:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 1894:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 1895:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 2 accepted 1
 1896:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 1897:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 1898:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 1899:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1900:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 1901:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 1902:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 1903:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 1904:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 1905:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1906:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1907:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1908:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 1909:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 1910:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 2 accepted 1
 1911:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 1912:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 2 accepted 1
 1913:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 1914:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 1915:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 1916:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 1917:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 1918:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 1919:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 1920:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 1921:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 1922:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 1923:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 1924:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
 1925:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 1926:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 1927:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 1928:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65112] accepted 1
 1929:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 1930:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 1931:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 1932:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65116] accepted 1
 1933:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 1934:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 1935:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 1936:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 1937:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 1938:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 1939:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 1940:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[65108] accepted 1
 1941:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 1942:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 1943:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 1944:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65112] accepted 1
 1945:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 1946:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 1947:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 1948:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 1949:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65492  BUS_LOAD  MEM[65492] accepted 1
 1950:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 1951:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 1952:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 1953:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 1954:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 1955:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 1956:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 1957:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 1958:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 1959:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65132] accepted 1
 1960:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 1961:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 1962:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 1963:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 1964:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 1965:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1966:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 1967:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65176] accepted 1
 1968:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=2  BUS_LOAD  MEM[840] accepted 1
 1969:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 1970:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=2  BUS_LOAD  MEM[848] accepted 1
 1971:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 1972:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=4  BUS_LOAD  MEM[856] accepted 1
 1973:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=6  BUS_LOAD  MEM[856] accepted 1
 1974:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=24  BUS_LOAD  MEM[864] accepted 1
 1975:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=24  BUS_LOAD  MEM[65152] accepted 1
 1976:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 1977:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 1978:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65484  BUS_LOAD  MEM[872] accepted 1
 1979:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65172] accepted 1
 1980:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=2  BUS_LOAD  MEM[872] accepted 1
 1981:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 1982:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=8  BUS_LOAD  MEM[880] accepted 1
 1983:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 1984:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65492  BUS_LOAD  MEM[65156] accepted 1
 1985:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=4  BUS_LOAD  MEM[880] accepted 1
 1986:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65492] = 4 accepted 1
 1987:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 1988:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65156] accepted 1
 1989:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=4  BUS_LOAD  MEM[888] accepted 1
 1990:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 1991:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=5  BUS_LOAD  MEM[896] accepted 1
 1992:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65144] accepted 1
 1993:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65148] accepted 1
 1994:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65152] accepted 1
 1995:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 1996:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 1997:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 1998:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65172] accepted 1
 1999:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=2  BUS_LOAD  MEM[65176] accepted 1
 2000:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=2  BUS_LOAD  MEM[912] accepted 1
 2001:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 2002:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 2003:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 2004:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 2005:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 2006:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 2007:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 2008:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65072  BUS_STORE MEM[65132] = 920 accepted 1
 2009:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65128] = 65200 accepted 1
 2010:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 2011:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65136  BUS_LOAD  MEM[688] accepted 1
 2012:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 2013:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65100] = 2 accepted 1
 2014:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65096] = 2 accepted 1
 2015:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65092] = 5 accepted 1
 2016:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 2017:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 2018:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 2019:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65088] = 65460 accepted 1
 2020:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65084] = 65428 accepted 1
 2021:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65080] = 65396 accepted 1
 2022:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 2023:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 2024:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 2025:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65092] accepted 1
 2026:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=5  BUS_LOAD  MEM[720] accepted 1
 2027:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 2028:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 2029:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 2030:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 2031:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65116] = 0 accepted 1
 2032:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 2033: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 2034: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 2035: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 2036: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2037: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 2038: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2039:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2040:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2041:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2042:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2043:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 2044:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2045:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 2046:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 2047:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2048:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2049:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 2050:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 2051:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65100] accepted 1
 2052:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 2053:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2054:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 2055:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 4 accepted 1
 2056:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 2057:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 2058:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2059:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 2060:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 2061:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2062:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2063:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 2064:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 2065:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65096] accepted 1
 2066:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 2067:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2068:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 2069:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 3 accepted 1
 2070:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 2071:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 2072:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 2073:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2074:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2075:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 2076:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 2077:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2078:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2079:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2080:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2081:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2082:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 2083:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2084:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 4 accepted 1
 2085:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2086:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 3 accepted 1
 2087:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2088:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 2089:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2090:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 2091:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 2092:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2093:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2094:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 2095:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 2096:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2097:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 2098:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2099:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2100:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2101:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2102:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 2103:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 2104:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 2105:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2106:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2107:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2108:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2109:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2110:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2111: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2112: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2113: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2114: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 2115: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2116: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 2117: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 1 accepted 1
 2118: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 2119: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 2120: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2121: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2122: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2123:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2124:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2125:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2126:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2127:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 2128:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2129:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 2130:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 2131:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2132:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2133:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 2134:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 2135:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65100] accepted 1
 2136:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 2137:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2138:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 2139:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 3 accepted 1
 2140:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 2141:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 2142:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2143:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 2144:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 2145:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2146:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2147:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 2148:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 2149:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65096] accepted 1
 2150:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 2151:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2152:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 2153:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 4 accepted 1
 2154:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 2155:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 2156:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 2157:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2158:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2159:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 2160:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 2161:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2162:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2163:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2164:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2165:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2166:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 2167:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2168:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 3 accepted 1
 2169:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2170:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 4 accepted 1
 2171:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2172:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 2173:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2174:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 2175:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 2176:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2177:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2178:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 2179:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 2180:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2181:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 2182:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2183:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2184:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2185:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2186:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 2187:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 2188:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 2189:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2190:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2191:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2192:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2193:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2194:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2195: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2196: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2197: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2198: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 2199: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2200: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 2201: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 2 accepted 1
 2202: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 2203: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 2204: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2205: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2206: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2207:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2208:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2209:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2210:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2211:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 2212:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2213:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 2214:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 2215:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2216:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2217:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 2218:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 2219:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65100] accepted 1
 2220:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 2221:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2222:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 2223:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 1 accepted 1
 2224:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 2225:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 2226:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2227:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 2228:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 2229:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2230:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2231:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 2232:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 2233:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65096] accepted 1
 2234:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 2235:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2236:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 2237:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 4 accepted 1
 2238:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 2239:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 2240:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 2241:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2242:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2243:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 2244:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 2245:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2246:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2247:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2248:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2249:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2250:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 2251:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2252:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 1 accepted 1
 2253:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2254:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 4 accepted 1
 2255:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2256:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 2257:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2258:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 2259:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 2260:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2261:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2262:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 2263:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 2264:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2265:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 2266:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 2267:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 2268:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 2269:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 2270:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 2271:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 2272:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 2273:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 2274:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2275:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2276:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2277:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2278:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 2279:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 2280:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 2281:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2282:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2283:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2284:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2285:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2286:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2287: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2288: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2289: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2290: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 2291: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2292: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 2293: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 3 accepted 1
 2294: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 2295: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 2296: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2297: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2298: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2299:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2300:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2301:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2302:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2303:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 2304:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2305:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 2306:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 2307:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2308:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2309:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 2310:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 2311:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65100] accepted 1
 2312:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 2313:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2314:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 2315:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 0 accepted 1
 2316:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 2317:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 2318:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2319:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 2320:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 2321:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2322:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2323:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 2324:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 2325:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65096] accepted 1
 2326:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 2327:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2328:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 2329:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 3 accepted 1
 2330:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 2331:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 2332:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 2333:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2334:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2335:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 2336:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 2337:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2338:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2339:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2340:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2341:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2342:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 2343:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2344:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 0 accepted 1
 2345:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2346:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 3 accepted 1
 2347:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2348:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 2349:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2350:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 2351:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 2352:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2353:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2354:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 2355:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 2356:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2357:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 2358:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 2359:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
 2360:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 2361:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 2362:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 2363:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
 2364:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 2365:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 2366:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2367:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2368:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2369:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2370:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 2371:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 2372:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 2373:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2374:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2375:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2376:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2377:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2378:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2379: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2380: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2381: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2382: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 2383: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2384: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 2385: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 4 accepted 1
 2386: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 2387: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 2388: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2389: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2390: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2391:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2392:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2393:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2394:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 2395:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 2396:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2397:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 2398:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 2399:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2400:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2401:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 2402:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 2403:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65100] accepted 1
 2404:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 2405:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2406:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 2407:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 0 accepted 1
 2408:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 2409:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 2410:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2411:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 2412:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 2413:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2414:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2415:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 2416:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 2417:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65096] accepted 1
 2418:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 2419:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2420:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 2421:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 1 accepted 1
 2422:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 2423:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 2424:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 2425:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2426:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2427:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 2428:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 2429:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2430:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2431:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2432:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2433:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2434:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 2435:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2436:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 0 accepted 1
 2437:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2438:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 1 accepted 1
 2439:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2440:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 2441:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2442:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 2443:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 2444:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2445:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2446:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 2447:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 2448:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2449:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 2450:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 2451:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
 2452:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 2453:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 2454:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 2455:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
 2456:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 2457:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 2458:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65052] accepted 1
 2459:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 2460:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 2461:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 2462:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 2463:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 2464:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 2465:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 2466:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65044] accepted 1
 2467:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 2468:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 2469:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 2470:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65048] accepted 1
 2471:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
 2472:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 2473:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
 2474:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 2475:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65464  BUS_LOAD  MEM[65464] accepted 1
 2476:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 2477:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 2478:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 2479:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 2480:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 2481:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 2482:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2483:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 2484:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2485:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65068] accepted 1
 2486:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 2487:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 2488:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2489:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2490:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2491:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2492:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 2493:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65112] accepted 1
 2494:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=0  BUS_LOAD  MEM[840] accepted 1
 2495:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 2496:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=0  BUS_LOAD  MEM[848] accepted 1
 2497:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 2498:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=0  BUS_LOAD  MEM[856] accepted 1
 2499:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=0  BUS_LOAD  MEM[856] accepted 1
 2500:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=0  BUS_LOAD  MEM[864] accepted 1
 2501:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=0  BUS_LOAD  MEM[65088] accepted 1
 2502:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 2503:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 2504:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65460  BUS_LOAD  MEM[872] accepted 1
 2505:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65108] accepted 1
 2506:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=1  BUS_LOAD  MEM[872] accepted 1
 2507:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 2508:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=4  BUS_LOAD  MEM[880] accepted 1
 2509:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 2510:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65464  BUS_LOAD  MEM[65092] accepted 1
 2511:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=5  BUS_LOAD  MEM[880] accepted 1
 2512:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65464] = 5 accepted 1
 2513:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 2514:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65092] accepted 1
 2515:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=5  BUS_LOAD  MEM[888] accepted 1
 2516:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 2517:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=6  BUS_LOAD  MEM[896] accepted 1
 2518:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65080] accepted 1
 2519:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65084] accepted 1
 2520:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65088] accepted 1
 2521:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 2522:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 2523:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 2524:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65108] accepted 1
 2525:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=1  BUS_LOAD  MEM[65112] accepted 1
 2526:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=0  BUS_LOAD  MEM[912] accepted 1
 2527:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 2528:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 2529:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 2530:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 2531:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 2532:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 2533:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 2534:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65008  BUS_STORE MEM[65068] = 920 accepted 1
 2535:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65064] = 65136 accepted 1
 2536:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 2537:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65072  BUS_LOAD  MEM[688] accepted 1
 2538:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 2539:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65036] = 0 accepted 1
 2540:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65032] = 1 accepted 1
 2541:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65028] = 6 accepted 1
 2542:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 2543:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 2544:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 2545:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65024] = 65460 accepted 1
 2546:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65020] = 65428 accepted 1
 2547:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65016] = 65396 accepted 1
 2548:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 2549:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 2550:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 2551:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65028] accepted 1
 2552:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=6  BUS_LOAD  MEM[720] accepted 1
 2553:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 2554:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 2555:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 2556:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 2557:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65052] = 0 accepted 1
 2558:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 2559: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 2560: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 2561: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 2562: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2563: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 2564: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2565:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2566:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2567:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2568:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2569:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 2570:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2571:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 2572:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 2573:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2574:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2575:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 2576:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 2577:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65036] accepted 1
 2578:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 2579:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2580:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 2581:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 2 accepted 1
 2582:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 2583:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 2584:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2585:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 2586:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 2587:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2588:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2589:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 2590:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 2591:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65032] accepted 1
 2592:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 2593:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2594:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 2595:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 2 accepted 1
 2596:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 2597:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 2598:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 2599:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2600:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2601:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 2602:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 2603:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2604:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2605:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2606:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2607:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2608:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 2609:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2610:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 2 accepted 1
 2611:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2612:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 2 accepted 1
 2613:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2614:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 2615:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2616:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 2617:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 2618:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2619:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2620:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 2621:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 2622:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2623:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 2624:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
 2625:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 2626:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 2627:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 2628:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64984] accepted 1
 2629:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 2630:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 2631:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 2632:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64988] accepted 1
 2633:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 2634:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 2635:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 2636:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 2637:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 2638:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 2639:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 2640:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[64980] accepted 1
 2641:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 2642:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 2643:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 2644:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64984] accepted 1
 2645:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 2646:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 2647:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 2648:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 2649:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65492  BUS_LOAD  MEM[65492] accepted 1
 2650:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=4  BUS_LOAD  MEM[296] accepted 1
 2651:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 2652:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 2653:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2654:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2655:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2656:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2657:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 2658:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 2659:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 2660:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2661:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2662:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2663:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2664:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2665:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2666: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2667: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2668: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2669: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 2670: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2671: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 2672: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 1 accepted 1
 2673: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 2674: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 2675: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2676: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2677: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2678:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2679:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2680:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2681:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2682:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 2683:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2684:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 2685:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 2686:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2687:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2688:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 2689:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 2690:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65036] accepted 1
 2691:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 2692:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2693:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 2694:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 1 accepted 1
 2695:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 2696:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 2697:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2698:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 2699:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 2700:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2701:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2702:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 2703:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 2704:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65032] accepted 1
 2705:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 2706:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2707:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 2708:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 3 accepted 1
 2709:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 2710:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 2711:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 2712:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2713:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2714:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 2715:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 2716:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2717:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2718:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2719:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2720:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2721:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 2722:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2723:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 1 accepted 1
 2724:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2725:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 3 accepted 1
 2726:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2727:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 2728:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2729:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 2730:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 2731:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2732:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 2733:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 2734:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 2735:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 2736:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 2737:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
 2738:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
 2739:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 2740:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 2741:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64984] accepted 1
 2742:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
 2743:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 2744:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 2745:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2746:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2747:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2748:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2749:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 2750:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 2751:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 2752:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2753:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2754:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2755:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2756:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2757:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2758: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2759: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2760: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2761: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 2762: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2763: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 2764: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 2 accepted 1
 2765: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 2766: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 2767: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2768: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2769: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2770:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2771:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2772:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2773:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2774:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 2775:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2776:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 2777:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 2778:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2779:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2780:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 2781:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 2782:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65036] accepted 1
 2783:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 2784:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2785:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 2786:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = -1 accepted 1
 2787:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 2788:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 2789:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2790:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 2791:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 2792:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2793:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2794:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 2795:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 2796:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65032] accepted 1
 2797:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 2798:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2799:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 2800:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 3 accepted 1
 2801:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 2802:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 2803:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 2804:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2805:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2806:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 2807:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 2808:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2809:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2810:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2811:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2812:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2813:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 2814:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2815:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = -1 accepted 1
 2816:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2817:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 3 accepted 1
 2818:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2819:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 2820:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2821:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 2822:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 2823:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2824:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 2825:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2826:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2827:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2828:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2829:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 2830:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 2831:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 2832:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2833:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2834:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2835:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2836:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2837:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2838: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2839: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2840: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2841: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 2842: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2843: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 2844: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 3 accepted 1
 2845: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 2846: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 2847: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2848: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2849: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2850:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2851:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2852:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2853:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2854:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 2855:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2856:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 2857:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 2858:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2859:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2860:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 2861:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 2862:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65036] accepted 1
 2863:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 2864:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2865:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
 2866:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = -2 accepted 1
 2867:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 2868:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 2869:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2870:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 2871:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 2872:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2873:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2874:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 2875:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 2876:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65032] accepted 1
 2877:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 2878:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2879:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 2880:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 2 accepted 1
 2881:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 2882:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 2883:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 2884:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2885:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2886:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 2887:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
 2888:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2889:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2890:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2891:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2892:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2893:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 2894:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2895:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = -2 accepted 1
 2896:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2897:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 2 accepted 1
 2898:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2899:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 2900:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2901:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 2902:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
 2903:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2904:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 2905:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2906:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2907:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2908:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2909:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 2910:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 2911:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 2912:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2913:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2914:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2915:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2916:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2917:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2918: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2919: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2920: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2921: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 2922: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 2923: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 2924: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 4 accepted 1
 2925: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 2926: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 2927: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 2928: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 2929: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 2930:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 2931:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2932:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 2933:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 2934:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 2935:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 2936:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 2937:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 2938:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 2939:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 2940:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 2941:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 2942:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65036] accepted 1
 2943:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 2944:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 2945:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
 2946:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = -2 accepted 1
 2947:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 2948:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 2949:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 2950:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 2951:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 2952:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 2953:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 2954:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 2955:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 2956:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65032] accepted 1
 2957:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 2958:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 2959:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 2960:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 0 accepted 1
 2961:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 2962:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 2963:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 2964:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2965:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 2966:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 2967:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
 2968:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 2969:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 2970:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2971:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2972:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2973:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 2974:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 2975:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = -2 accepted 1
 2976:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 2977:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 0 accepted 1
 2978:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 2979:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 2980:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 2981:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 2982:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
 2983:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 2984:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 2985:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2986:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 2987:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 2988:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 2989:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 2990:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 2991:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 2992:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 2993:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 2994:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 2995:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2996:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 2997:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 2998: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 2999: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3000: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 3001: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 3002: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3003: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 3004: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 5 accepted 1
 3005: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 3006: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 3007: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3008: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3009: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3010:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3011:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3012:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3013:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 3014:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 3015:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3016:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 3017:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 3018:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3019:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3020:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 3021:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 3022:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65036] accepted 1
 3023:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 3024:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3025:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 3026:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = -1 accepted 1
 3027:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 3028:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 3029:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3030:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 3031:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 3032:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3033:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3034:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 3035:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 3036:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65032] accepted 1
 3037:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 3038:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3039:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 3040:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = -1 accepted 1
 3041:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 3042:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 3043:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 3044:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3045:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3046:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 3047:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 3048:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3049:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3050:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3051:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3052:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3053:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 3054:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3055:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = -1 accepted 1
 3056:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3057:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = -1 accepted 1
 3058:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3059:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 3060:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3061:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 3062:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 3063:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3064:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 3065:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3066:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3067:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3068:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3069:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 3070:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 3071:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 3072:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3073:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3074:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3075:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3076:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3077:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3078: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3079: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3080: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 3081: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 3082: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3083: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 3084: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 6 accepted 1
 3085: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 3086: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 3087: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3088: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3089: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3090:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3091:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3092:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3093:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 3094:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 3095:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3096:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 3097:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 3098:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3099:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3100:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 3101:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 3102:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65036] accepted 1
 3103:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 3104:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3105:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 3106:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 1 accepted 1
 3107:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 3108:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 3109:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3110:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 3111:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 3112:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3113:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3114:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 3115:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 3116:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65032] accepted 1
 3117:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 3118:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3119:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 3120:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = -1 accepted 1
 3121:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 3122:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 3123:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 3124:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3125:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3126:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 3127:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 3128:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3129:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3130:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3131:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3132:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3133:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 3134:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3135:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 1 accepted 1
 3136:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3137:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = -1 accepted 1
 3138:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3139:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 3140:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3141:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 3142:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 3143:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3144:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3145:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 3146:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 3147:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3148:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 3149:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
 3150:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
 3151:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 3152:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
 3153:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3154:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3155:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3156:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3157:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 3158:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 3159:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 3160:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3161:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3162:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3163:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3164:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3165:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3166: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3167: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3168: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 3169: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 3170: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3171: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 3172: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 7 accepted 1
 3173: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 3174: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 3175: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3176: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3177: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3178:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3179:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3180:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3181:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 3182:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 3183:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3184:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 3185:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 3186:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3187:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3188:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 3189:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 3190:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65036] accepted 1
 3191:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 3192:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3193:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 3194:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 2 accepted 1
 3195:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 3196:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 3197:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3198:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 3199:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 3200:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3201:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3202:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 3203:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 3204:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65032] accepted 1
 3205:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 3206:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3207:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 3208:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 0 accepted 1
 3209:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 3210:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 3211:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 3212:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3213:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3214:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 3215:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 3216:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3217:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3218:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3219:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3220:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3221:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 3222:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3223:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 2 accepted 1
 3224:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3225:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 0 accepted 1
 3226:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3227:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 3228:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3229:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 3230:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 3231:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3232:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3233:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 3234:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 3235:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3236:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 3237:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
 3238:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 3239:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 3240:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 3241:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64984] accepted 1
 3242:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 3243:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 3244:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 3245:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64988] accepted 1
 3246:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 3247:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 3248:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 3249:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 3250:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 3251:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 3252:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 3253:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[64980] accepted 1
 3254:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 3255:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 3256:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 3257:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64984] accepted 1
 3258:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 3259:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 3260:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 3261:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 3262:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65484  BUS_LOAD  MEM[65484] accepted 1
 3263:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 3264:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 3265:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 3266:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 3267:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 3268:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 3269:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3270:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 3271:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3272:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65004] accepted 1
 3273:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 3274:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 3275:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3276:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3277:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3278:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3279:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 3280:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65048] accepted 1
 3281:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=2  BUS_LOAD  MEM[840] accepted 1
 3282:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 3283:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=2  BUS_LOAD  MEM[848] accepted 1
 3284:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 3285:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=4  BUS_LOAD  MEM[856] accepted 1
 3286:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=6  BUS_LOAD  MEM[856] accepted 1
 3287:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=24  BUS_LOAD  MEM[864] accepted 1
 3288:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=24  BUS_LOAD  MEM[65024] accepted 1
 3289:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 3290:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 3291:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65484  BUS_LOAD  MEM[872] accepted 1
 3292:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65044] accepted 1
 3293:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=0  BUS_LOAD  MEM[872] accepted 1
 3294:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 3295:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=0  BUS_LOAD  MEM[880] accepted 1
 3296:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 3297:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65484  BUS_LOAD  MEM[65028] accepted 1
 3298:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=6  BUS_LOAD  MEM[880] accepted 1
 3299:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65484] = 6 accepted 1
 3300:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 3301:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65028] accepted 1
 3302:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=6  BUS_LOAD  MEM[888] accepted 1
 3303:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 3304:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=7  BUS_LOAD  MEM[896] accepted 1
 3305:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65016] accepted 1
 3306:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65020] accepted 1
 3307:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65024] accepted 1
 3308:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 3309:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 3310:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 3311:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65044] accepted 1
 3312:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=0  BUS_LOAD  MEM[65048] accepted 1
 3313:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=2  BUS_LOAD  MEM[912] accepted 1
 3314:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 3315:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 3316:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 3317:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 3318:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 3319:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 3320:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 3321:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=64944  BUS_STORE MEM[65004] = 920 accepted 1
 3322:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65000] = 65072 accepted 1
 3323:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 3324:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65008  BUS_LOAD  MEM[688] accepted 1
 3325:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 3326:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[64972] = 2 accepted 1
 3327:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[64968] = 0 accepted 1
 3328:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[64964] = 7 accepted 1
 3329:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 3330:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 3331:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 3332:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[64960] = 65460 accepted 1
 3333:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[64956] = 65428 accepted 1
 3334:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[64952] = 65396 accepted 1
 3335:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 3336:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 3337:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 3338:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[64964] accepted 1
 3339:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=7  BUS_LOAD  MEM[720] accepted 1
 3340:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 3341:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 3342:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 3343:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 3344:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[64988] = 0 accepted 1
 3345:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 3346: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 3347: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 3348: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 3349: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 3350: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 3351: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3352:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3353:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3354:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3355:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 3356:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 3357:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3358:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 3359:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 3360:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3361:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3362:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 3363:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 3364:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64972] accepted 1
 3365:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 3366:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3367:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 3368:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 4 accepted 1
 3369:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 3370:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 3371:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3372:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 3373:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 3374:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3375:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3376:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 3377:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 3378:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64968] accepted 1
 3379:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 3380:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3381:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 3382:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 1 accepted 1
 3383:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 3384:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 3385:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 3386:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3387:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3388:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 3389:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 3390:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3391:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3392:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3393:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3394:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3395:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 3396:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3397:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 4 accepted 1
 3398:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3399:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 1 accepted 1
 3400:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3401:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 3402:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3403:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 3404:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 3405:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3406:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3407:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 3408:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 3409:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3410:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 3411:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3412:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3413:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3414:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3415:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 3416:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 3417:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 3418:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3419:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3420:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3421:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3422:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3423:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3424: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3425: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3426: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 3427: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 3428: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3429: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 3430: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 1 accepted 1
 3431: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 3432: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 3433: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3434: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3435: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3436:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3437:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3438:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3439:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 3440:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 3441:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3442:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 3443:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 3444:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3445:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3446:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 3447:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 3448:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64972] accepted 1
 3449:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 3450:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3451:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 3452:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 3 accepted 1
 3453:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 3454:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 3455:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3456:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 3457:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 3458:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3459:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3460:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 3461:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 3462:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64968] accepted 1
 3463:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 3464:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3465:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 3466:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 2 accepted 1
 3467:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 3468:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 3469:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 3470:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3471:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3472:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 3473:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 3474:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3475:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3476:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3477:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3478:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3479:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 3480:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3481:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 3 accepted 1
 3482:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3483:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 2 accepted 1
 3484:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3485:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 3486:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3487:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 3488:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 3489:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3490:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3491:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 3492:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 3493:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3494:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 3495:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3496:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3497:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3498:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3499:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 3500:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 3501:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 3502:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3503:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3504:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3505:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3506:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3507:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3508: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3509: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3510: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 3511: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 3512: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3513: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 3514: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 2 accepted 1
 3515: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 3516: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 3517: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3518: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3519: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3520:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3521:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3522:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3523:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 3524:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 3525:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3526:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 3527:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 3528:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3529:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3530:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 3531:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 3532:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64972] accepted 1
 3533:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 3534:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3535:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 3536:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 1 accepted 1
 3537:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 3538:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 3539:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3540:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 3541:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 3542:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3543:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3544:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 3545:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 3546:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64968] accepted 1
 3547:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 3548:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3549:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 3550:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 2 accepted 1
 3551:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 3552:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 3553:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 3554:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3555:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3556:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 3557:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 3558:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3559:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3560:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3561:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3562:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3563:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 3564:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3565:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 1 accepted 1
 3566:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3567:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 2 accepted 1
 3568:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3569:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 3570:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3571:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 3572:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 3573:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3574:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3575:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 3576:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 3577:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3578:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 3579:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 3580:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 3581:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 3582:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 3583:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64920] accepted 1
 3584:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 3585:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 3586:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 3587:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64924] accepted 1
 3588:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 3589:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 3590:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 3591:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 3592:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 3593:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 3594:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 3595:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[64916] accepted 1
 3596:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 3597:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 3598:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 3599:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64920] accepted 1
 3600:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 3601:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 3602:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 3603:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 3604:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65480  BUS_LOAD  MEM[65480] accepted 1
 3605:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 3606:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 3607:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 3608:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 3609:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 3610:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 3611:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3612:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 3613:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3614:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[64940] accepted 1
 3615:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 3616:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 3617:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3618:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3619:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3620:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3621:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 3622:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[64984] accepted 1
 3623:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=1  BUS_LOAD  MEM[840] accepted 1
 3624:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 3625:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=1  BUS_LOAD  MEM[848] accepted 1
 3626:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 3627:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=2  BUS_LOAD  MEM[856] accepted 1
 3628:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=3  BUS_LOAD  MEM[856] accepted 1
 3629:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=12  BUS_LOAD  MEM[864] accepted 1
 3630:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=12  BUS_LOAD  MEM[64960] accepted 1
 3631:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 3632:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 3633:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65472  BUS_LOAD  MEM[872] accepted 1
 3634:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[64980] accepted 1
 3635:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=2  BUS_LOAD  MEM[872] accepted 1
 3636:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 3637:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=8  BUS_LOAD  MEM[880] accepted 1
 3638:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 3639:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65480  BUS_LOAD  MEM[64964] accepted 1
 3640:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=7  BUS_LOAD  MEM[880] accepted 1
 3641:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65480] = 7 accepted 1
 3642:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 3643:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[64964] accepted 1
 3644:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=7  BUS_LOAD  MEM[888] accepted 1
 3645:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 3646:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=8  BUS_LOAD  MEM[896] accepted 1
 3647:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[64952] accepted 1
 3648:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[64956] accepted 1
 3649:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[64960] accepted 1
 3650:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 3651:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 3652:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 3653:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[64980] accepted 1
 3654:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=2  BUS_LOAD  MEM[64984] accepted 1
 3655:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=1  BUS_LOAD  MEM[912] accepted 1
 3656:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 3657:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 3658:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 3659:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 3660:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 3661:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 3662:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 3663:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=64880  BUS_STORE MEM[64940] = 920 accepted 1
 3664:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[64936] = 65008 accepted 1
 3665:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 3666:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=64944  BUS_LOAD  MEM[688] accepted 1
 3667:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 3668:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[64908] = 1 accepted 1
 3669:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[64904] = 2 accepted 1
 3670:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[64900] = 8 accepted 1
 3671:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 3672:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 3673:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 3674:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[64896] = 65460 accepted 1
 3675:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[64892] = 65428 accepted 1
 3676:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[64888] = 65396 accepted 1
 3677:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 3678:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 3679:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 3680:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[64900] accepted 1
 3681:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=8  BUS_LOAD  MEM[720] accepted 1
 3682:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 3683:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 3684:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 3685:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 3686:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[64924] = 0 accepted 1
 3687:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 3688: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 3689: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 3690: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 3691: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3692: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 3693: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3694:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3695:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3696:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3697:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3698:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 3699:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3700:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 3701:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 3702:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3703:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3704:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 3705:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 3706:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64908] accepted 1
 3707:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 3708:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3709:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 3710:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 3 accepted 1
 3711:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 3712:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 3713:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3714:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 3715:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 3716:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3717:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3718:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 3719:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 3720:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64904] accepted 1
 3721:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 3722:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3723:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 3724:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 3 accepted 1
 3725:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 3726:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 3727:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 3728:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3729:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3730:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 3731:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 3732:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3733:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3734:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3735:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3736:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3737:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 3738:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3739:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 3 accepted 1
 3740:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3741:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 3 accepted 1
 3742:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3743:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 3744:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3745:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 3746:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 3747:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3748:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3749:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 3750:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 3751:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3752:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 3753:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3754:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3755:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3756:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3757:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 3758:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 3759:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 3760:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3761:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3762:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3763:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3764:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3765:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3766: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3767: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3768: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3769: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 3770: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3771: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 3772: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 1 accepted 1
 3773: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 3774: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 3775: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3776: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3777: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3778:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3779:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3780:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3781:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3782:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 3783:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3784:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 3785:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 3786:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3787:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3788:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 3789:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 3790:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64908] accepted 1
 3791:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 3792:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3793:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 3794:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 2 accepted 1
 3795:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 3796:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 3797:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3798:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 3799:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 3800:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3801:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3802:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 3803:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 3804:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64904] accepted 1
 3805:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 3806:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3807:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 3808:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 4 accepted 1
 3809:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 3810:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 3811:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 3812:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3813:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3814:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 3815:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 3816:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3817:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3818:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3819:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3820:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3821:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 3822:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3823:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 2 accepted 1
 3824:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3825:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 4 accepted 1
 3826:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3827:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 3828:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3829:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 3830:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 3831:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3832:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3833:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 3834:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 3835:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3836:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 3837:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
 3838:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 3839:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 3840:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 3841:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
 3842:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 3843:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 3844:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 3845:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3846:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3847:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3848:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3849:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 3850:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 3851:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 3852:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3853:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3854:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3855:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3856:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3857:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3858: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3859: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3860: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3861: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 3862: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3863: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 3864: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 2 accepted 1
 3865: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 3866: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 3867: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3868: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3869: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3870:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3871:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3872:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3873:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3874:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 3875:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3876:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 3877:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 3878:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3879:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3880:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 3881:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 3882:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64908] accepted 1
 3883:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 3884:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3885:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 3886:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 0 accepted 1
 3887:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 3888:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 3889:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3890:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 3891:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 3892:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3893:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3894:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 3895:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 3896:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64904] accepted 1
 3897:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 3898:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3899:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 3900:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 4 accepted 1
 3901:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 3902:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 3903:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 3904:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3905:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3906:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 3907:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 3908:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 3909:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 3910:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3911:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 3912:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 3913:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 3914:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 3915:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 0 accepted 1
 3916:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 3917:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 4 accepted 1
 3918:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 3919:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 3920:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 3921:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 3922:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 3923:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 3924:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 3925:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 3926:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 3927:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 3928:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 3929:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
 3930:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 3931:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 3932:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 3933:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
 3934:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 3935:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 3936:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 3937:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3938:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 3939:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 3940:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 3941:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 3942:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 3943:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 3944:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 3945:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 3946:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 3947:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 3948:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 3949:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 3950: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 3951: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3952: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3953: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 3954: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 3955: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 3956: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 3 accepted 1
 3957: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 3958: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 3959: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 3960: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 3961: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 3962:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 3963:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3964:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 3965:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 3966:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 3967:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 3968:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 3969:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 3970:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 3971:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 3972:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 3973:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 3974:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64908] accepted 1
 3975:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 3976:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 3977:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 3978:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = -1 accepted 1
 3979:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 3980:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 3981:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 3982:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 3983:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 3984:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 3985:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 3986:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 3987:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 3988:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64904] accepted 1
 3989:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 3990:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 3991:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 3992:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 3 accepted 1
 3993:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 3994:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 3995:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 3996:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3997:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 3998:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 3999:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 4000:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4001:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4002:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4003:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4004:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4005:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 4006:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4007:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = -1 accepted 1
 4008:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4009:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 3 accepted 1
 4010:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4011:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 4012:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4013:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 4014:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 4015:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4016:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 4017:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4018:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4019:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4020:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4021:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 4022:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 4023:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 4024:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4025:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4026:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4027:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4028:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4029:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4030: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4031: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4032: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4033: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 4034: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4035: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 4036: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 4 accepted 1
 4037: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 4038: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 4039: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4040: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4041: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4042:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4043:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4044:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4045:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4046:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 4047:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4048:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 4049:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 4050:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4051:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4052:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 4053:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 4054:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64908] accepted 1
 4055:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 4056:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4057:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 4058:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = -1 accepted 1
 4059:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 4060:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 4061:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4062:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 4063:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 4064:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4065:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4066:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 4067:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 4068:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64904] accepted 1
 4069:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 4070:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4071:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 4072:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 1 accepted 1
 4073:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 4074:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 4075:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 4076:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4077:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4078:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 4079:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 4080:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4081:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4082:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4083:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4084:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4085:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 4086:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4087:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = -1 accepted 1
 4088:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4089:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 1 accepted 1
 4090:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4091:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 4092:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4093:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 4094:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 4095:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4096:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 4097:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4098:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4099:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4100:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4101:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 4102:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 4103:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 4104:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4105:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4106:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4107:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4108:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4109:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4110: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4111: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4112: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4113: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 4114: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4115: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 4116: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 5 accepted 1
 4117: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 4118: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 4119: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4120: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4121: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4122:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4123:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4124:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4125:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4126:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 4127:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4128:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 4129:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 4130:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4131:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4132:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 4133:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 4134:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64908] accepted 1
 4135:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 4136:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4137:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 4138:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 0 accepted 1
 4139:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 4140:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 4141:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4142:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 4143:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 4144:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4145:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4146:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 4147:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 4148:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64904] accepted 1
 4149:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 4150:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4151:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 4152:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 0 accepted 1
 4153:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 4154:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 4155:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 4156:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4157:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4158:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 4159:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 4160:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4161:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4162:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4163:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4164:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4165:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 4166:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4167:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 0 accepted 1
 4168:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4169:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 0 accepted 1
 4170:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4171:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 4172:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4173:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 4174:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 4175:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4176:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4177:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 4178:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 4179:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4180:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 4181:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
 4182:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 4183:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 4184:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 4185:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
 4186:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 4187:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 4188:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 4189:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64860] accepted 1
 4190:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 4191:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 4192:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 4193:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 4194:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 4195:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 4196:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 4197:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[64852] accepted 1
 4198:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 4199:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 4200:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 4201:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64856] accepted 1
 4202:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 4203:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 4204:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 4205:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 4206:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65460  BUS_LOAD  MEM[65460] accepted 1
 4207:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=0  BUS_LOAD  MEM[296] accepted 1
 4208:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 4209:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 4210:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4211:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4212:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4213:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4214:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 4215:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 4216:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 4217:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4218:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4219:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4220:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4221:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4222:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4223: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4224: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4225: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4226: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 4227: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4228: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 4229: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 6 accepted 1
 4230: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 4231: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 4232: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4233: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4234: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4235:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4236:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4237:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4238:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4239:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 4240:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4241:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 4242:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 4243:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4244:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4245:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 4246:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 4247:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64908] accepted 1
 4248:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 4249:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4250:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 4251:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 2 accepted 1
 4252:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 4253:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 4254:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4255:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 4256:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 4257:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4258:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4259:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 4260:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 4261:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64904] accepted 1
 4262:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 4263:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4264:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 4265:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 0 accepted 1
 4266:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 4267:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 4268:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 4269:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4270:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4271:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 4272:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 4273:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4274:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4275:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4276:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4277:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4278:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 4279:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4280:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 2 accepted 1
 4281:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4282:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 0 accepted 1
 4283:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4284:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 4285:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4286:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 4287:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 4288:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4289:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4290:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 4291:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 4292:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4293:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 4294:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
 4295:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 4296:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 4297:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 4298:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
 4299:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 4300:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 4301:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 4302:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64860] accepted 1
 4303:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 4304:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 4305:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 4306:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 4307:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 4308:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 4309:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 4310:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[64852] accepted 1
 4311:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 4312:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 4313:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 4314:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64856] accepted 1
 4315:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 4316:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 4317:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 4318:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 4319:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65484  BUS_LOAD  MEM[65484] accepted 1
 4320:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=6  BUS_LOAD  MEM[296] accepted 1
 4321:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 4322:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 4323:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4324:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4325:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4326:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4327:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 4328:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 4329:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 4330:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4331:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4332:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4333:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4334:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4335:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4336: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4337: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4338: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4339: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 4340: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4341: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 4342: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 7 accepted 1
 4343: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 4344: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 4345: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4346: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4347: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4348:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4349:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4350:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4351:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4352:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 4353:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4354:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 4355:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 4356:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4357:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4358:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 4359:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 4360:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64908] accepted 1
 4361:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 4362:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4363:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 4364:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 3 accepted 1
 4365:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 4366:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 4367:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4368:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 4369:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 4370:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4371:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4372:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 4373:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 4374:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64904] accepted 1
 4375:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 4376:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4377:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 4378:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 1 accepted 1
 4379:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 4380:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 4381:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 4382:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4383:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4384:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 4385:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 4386:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4387:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4388:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4389:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4390:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4391:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 4392:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4393:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 3 accepted 1
 4394:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4395:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 1 accepted 1
 4396:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4397:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 4398:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4399:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 4400:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 4401:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4402:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4403:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 4404:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 4405:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4406:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 4407:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4408:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4409:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4410:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4411:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 4412:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 4413:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 4414:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4415:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4416:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4417:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4418:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4419:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4420: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4421: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4422: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 4423: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 4424: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4425: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 4426: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 8 accepted 1
 4427: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 4428: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 4429: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4430: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4431: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4432: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 4433: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 4434: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 4435: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[64936] accepted 1
 4436: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65008  BUS_LOAD  MEM[1032] accepted 1
 4437: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=64944  BUS_LOAD  MEM[1040] accepted 1
 4438: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 4439: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 4440:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 4441:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 4442:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 4443:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 4444:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 4445:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 4446:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 4447:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 4448:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 4449:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[64984] accepted 1
 4450:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=1  BUS_LOAD  MEM[944] accepted 1
 4451:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 4452:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=1  BUS_LOAD  MEM[952] accepted 1
 4453:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 4454:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=2  BUS_LOAD  MEM[960] accepted 1
 4455:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=3  BUS_LOAD  MEM[968] accepted 1
 4456:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=12  BUS_LOAD  MEM[968] accepted 1
 4457:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=12  BUS_LOAD  MEM[64960] accepted 1
 4458:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 4459:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 4460:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65472  BUS_LOAD  MEM[976] accepted 1
 4461:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[64980] accepted 1
 4462:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=2  BUS_LOAD  MEM[976] accepted 1
 4463:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 4464:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=8  BUS_LOAD  MEM[984] accepted 1
 4465:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 4466: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65480  BUS_LOAD  MEM[992] accepted 1
 4467: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65480] = -1 accepted 1
 4468: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[64988] accepted 1
 4469: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 4470: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4471: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 4472: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 3 accepted 1
 4473: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 4474: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 4475: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4476: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4477: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4478:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4479:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4480:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4481:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4482:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 4483:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4484:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 4485:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 4486:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4487:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4488:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 4489:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 4490:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64972] accepted 1
 4491:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 4492:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4493:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 4494:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 0 accepted 1
 4495:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 4496:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 4497:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4498:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 4499:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 4500:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4501:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4502:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 4503:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 4504:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64968] accepted 1
 4505:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 4506:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4507:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 4508:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 1 accepted 1
 4509:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 4510:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 4511:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 4512:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4513:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4514:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 4515:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 4516:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4517:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4518:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4519:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4520:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4521:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 4522:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4523:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 0 accepted 1
 4524:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4525:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 1 accepted 1
 4526:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4527:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 4528:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4529:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 4530:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 4531:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4532:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4533:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 4534:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 4535:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4536:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 4537:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 4538:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
 4539:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 4540:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 4541:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64920] accepted 1
 4542:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
 4543:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 4544:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 4545:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64924] accepted 1
 4546:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 4547:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 4548:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 4549:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 4550:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 4551:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 4552:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 4553:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[64916] accepted 1
 4554:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 4555:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 4556:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 4557:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64920] accepted 1
 4558:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
 4559:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 4560:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
 4561:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 4562:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65464  BUS_LOAD  MEM[65464] accepted 1
 4563:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=5  BUS_LOAD  MEM[296] accepted 1
 4564:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 4565:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 4566:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4567:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4568:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4569:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4570:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 4571:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 4572:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 4573:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4574:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4575:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4576:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4577:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4578:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4579: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4580: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4581: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4582: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 4583: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4584: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 4585: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 4 accepted 1
 4586: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 4587: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 4588: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4589: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4590: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4591:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4592:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4593:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4594:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4595:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 4596:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4597:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 4598:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 4599:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4600:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4601:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 4602:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 4603:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64972] accepted 1
 4604:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 4605:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4606:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 4607:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 0 accepted 1
 4608:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 4609:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 4610:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4611:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 4612:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 4613:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4614:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4615:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 4616:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 4617:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64968] accepted 1
 4618:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 4619:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4620:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 4621:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = -1 accepted 1
 4622:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 4623:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 4624:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 4625:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4626:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4627:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 4628:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 4629:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4630:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4631:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4632:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4633:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4634:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 4635:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4636:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 0 accepted 1
 4637:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4638:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = -1 accepted 1
 4639:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4640:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 4641:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4642:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 4643:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 4644:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4645:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4646:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 4647:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 4648:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4649:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 4650:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 4651:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
 4652:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 4653:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
 4654:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4655:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4656:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4657:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4658:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 4659:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 4660:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 4661:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4662:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4663:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4664:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4665:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4666:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4667: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4668: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4669: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4670: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 4671: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4672: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 4673: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 5 accepted 1
 4674: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 4675: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 4676: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4677: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4678: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4679:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4680:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4681:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4682:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4683:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 4684:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4685:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 4686:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 4687:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4688:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4689:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 4690:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 4691:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64972] accepted 1
 4692:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 4693:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4694:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 4695:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 1 accepted 1
 4696:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 4697:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 4698:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4699:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 4700:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 4701:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4702:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4703:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 4704:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 4705:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64968] accepted 1
 4706:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 4707:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4708:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
 4709:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = -2 accepted 1
 4710:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 4711:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 4712:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
 4713:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4714:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4715:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 4716:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 4717:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4718:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4719:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4720:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4721:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4722:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 4723:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4724:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 1 accepted 1
 4725:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4726:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = -2 accepted 1
 4727:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4728:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 4729:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4730:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 4731:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 4732:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4733:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4734:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 4735:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 4736:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4737:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 4738:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 4739:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
 4740:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 4741:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
 4742:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4743:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4744:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4745:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4746:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 4747:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 4748:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 4749:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4750:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4751:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4752:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4753:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4754:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4755: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4756: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4757: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4758: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 4759: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4760: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 4761: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 6 accepted 1
 4762: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 4763: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 4764: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4765: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4766: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4767:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4768:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4769:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4770:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4771:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 4772:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4773:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 4774:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 4775:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4776:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4777:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 4778:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 4779:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64972] accepted 1
 4780:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 4781:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4782:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 4783:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 3 accepted 1
 4784:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 4785:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 4786:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4787:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 4788:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 4789:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4790:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4791:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 4792:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 4793:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64968] accepted 1
 4794:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 4795:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4796:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
 4797:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = -2 accepted 1
 4798:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 4799:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 4800:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
 4801:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4802:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4803:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 4804:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 4805:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4806:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4807:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4808:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4809:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4810:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 4811:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4812:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 3 accepted 1
 4813:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4814:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = -2 accepted 1
 4815:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4816:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 4817:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4818:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 4819:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 4820:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4821:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4822:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 4823:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 4824:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4825:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 4826:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4827:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4828:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4829:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4830:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 4831:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 4832:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 4833:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4834:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4835:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4836:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4837:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4838:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4839: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4840: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4841: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4842: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 4843: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4844: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 4845: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 7 accepted 1
 4846: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 4847: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 4848: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4849: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4850: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4851:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 4852:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4853:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 4854:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4855:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 4856:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 4857:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 4858:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 4859:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 4860:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 4861:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 4862:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 4863:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64972] accepted 1
 4864:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 4865:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 4866:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 4867:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 4 accepted 1
 4868:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 4869:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 4870:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 4871:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 4872:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 4873:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 4874:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 4875:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 4876:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 4877:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64968] accepted 1
 4878:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 4879:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 4880:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 4881:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = -1 accepted 1
 4882:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 4883:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 4884:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 4885:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4886:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 4887:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 4888:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 4889:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 4890:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 4891:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4892:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 4893:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 4894:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 4895:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 4896:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 4 accepted 1
 4897:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 4898:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = -1 accepted 1
 4899:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 4900:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 4901:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 4902:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 4903:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 4904:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 4905:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 4906:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 4907:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 4908:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 4909:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 4910:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4911:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 4912:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 4913:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 4914:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 4915:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 4916:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 4917:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 4918:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 4919:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 4920:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 4921:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 4922:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 4923: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 4924: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4925: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 4926: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 4927: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4928: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 4929: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 8 accepted 1
 4930: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 4931: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 4932: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4933: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4934: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4935: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 4936: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 4937: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 4938: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65000] accepted 1
 4939: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65072  BUS_LOAD  MEM[1032] accepted 1
 4940: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65008  BUS_LOAD  MEM[1040] accepted 1
 4941: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 4942: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 4943:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 4944:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 4945:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 4946:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 4947:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 4948:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 4949:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 4950:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 4951:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 4952:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65048] accepted 1
 4953:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=2  BUS_LOAD  MEM[944] accepted 1
 4954:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 4955:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=2  BUS_LOAD  MEM[952] accepted 1
 4956:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 4957:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=4  BUS_LOAD  MEM[960] accepted 1
 4958:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=6  BUS_LOAD  MEM[968] accepted 1
 4959:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=24  BUS_LOAD  MEM[968] accepted 1
 4960:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=24  BUS_LOAD  MEM[65024] accepted 1
 4961:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 4962:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 4963:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65484  BUS_LOAD  MEM[976] accepted 1
 4964:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65044] accepted 1
 4965:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=0  BUS_LOAD  MEM[976] accepted 1
 4966:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 4967:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=0  BUS_LOAD  MEM[984] accepted 1
 4968:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 4969: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65484  BUS_LOAD  MEM[992] accepted 1
 4970: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65484] = -1 accepted 1
 4971: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65052] accepted 1
 4972: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 4973: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 4974: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 4975: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 8 accepted 1
 4976: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 4977: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 4978: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 4979: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 4980: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 4981: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 4982: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 4983: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 4984: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65064] accepted 1
 4985: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65136  BUS_LOAD  MEM[1032] accepted 1
 4986: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65072  BUS_LOAD  MEM[1040] accepted 1
 4987: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 4988: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 4989:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 4990:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 4991:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 4992:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 4993:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 4994:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 4995:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 4996:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 4997:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 4998:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65112] accepted 1
 4999:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=0  BUS_LOAD  MEM[944] accepted 1
 5000:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 5001:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=0  BUS_LOAD  MEM[952] accepted 1
 5002:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 5003:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=0  BUS_LOAD  MEM[960] accepted 1
 5004:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=0  BUS_LOAD  MEM[968] accepted 1
 5005:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=0  BUS_LOAD  MEM[968] accepted 1
 5006:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=0  BUS_LOAD  MEM[65088] accepted 1
 5007:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 5008:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 5009:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65460  BUS_LOAD  MEM[976] accepted 1
 5010:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65108] accepted 1
 5011:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=1  BUS_LOAD  MEM[976] accepted 1
 5012:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 5013:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=4  BUS_LOAD  MEM[984] accepted 1
 5014:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 5015: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65464  BUS_LOAD  MEM[992] accepted 1
 5016: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65464] = -1 accepted 1
 5017: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65116] accepted 1
 5018: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 5019: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5020: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 5021: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 5 accepted 1
 5022: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 5023: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 5024: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5025: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5026: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5027:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5028:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5029:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5030:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 5031:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 5032:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5033:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 5034:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 5035:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5036:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5037:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 5038:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 5039:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65100] accepted 1
 5040:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 5041:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5042:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 5043:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 1 accepted 1
 5044:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 5045:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 5046:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5047:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 5048:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 5049:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5050:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5051:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 5052:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 5053:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65096] accepted 1
 5054:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 5055:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5056:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 5057:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 0 accepted 1
 5058:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 5059:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 5060:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 5061:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5062:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5063:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 5064:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 5065:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5066:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5067:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5068:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5069:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5070:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 5071:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5072:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 1 accepted 1
 5073:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5074:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 0 accepted 1
 5075:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5076:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 5077:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5078:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 5079:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 5080:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5081:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5082:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 5083:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 5084:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5085:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 5086:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 5087:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 5088:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 5089:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 5090:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 5091:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 5092:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 5093:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 5094:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65052] accepted 1
 5095:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 5096:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 5097:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 5098:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 5099:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 5100:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 5101:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 5102:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[65044] accepted 1
 5103:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 5104:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 5105:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 5106:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65048] accepted 1
 5107:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 5108:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 5109:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 5110:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 5111:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65472  BUS_LOAD  MEM[65472] accepted 1
 5112:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=3  BUS_LOAD  MEM[296] accepted 1
 5113:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 5114:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 5115:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5116:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5117:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5118:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5119:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 5120:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 5121:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 5122:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5123:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5124:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5125:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5126:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5127:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5128: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5129: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5130: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 5131: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 5132: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5133: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 5134: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 6 accepted 1
 5135: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 5136: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 5137: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5138: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5139: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5140:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5141:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5142:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5143:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 5144:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 5145:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5146:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 5147:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 5148:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5149:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5150:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 5151:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 5152:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65100] accepted 1
 5153:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 5154:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5155:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 5156:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 3 accepted 1
 5157:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 5158:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 5159:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5160:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 5161:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 5162:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5163:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5164:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 5165:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 5166:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65096] accepted 1
 5167:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 5168:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5169:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 5170:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 0 accepted 1
 5171:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 5172:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 5173:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 5174:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5175:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5176:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 5177:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 5178:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5179:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5180:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5181:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5182:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5183:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 5184:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5185:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 3 accepted 1
 5186:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5187:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 0 accepted 1
 5188:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5189:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 5190:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5191:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 5192:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 5193:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5194:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5195:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 5196:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 5197:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5198:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 5199:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5200:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5201:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5202:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5203:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 5204:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 5205:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 5206:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5207:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5208:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5209:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5210:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5211:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5212: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5213: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5214: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 5215: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 5216: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5217: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 5218: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 7 accepted 1
 5219: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 5220: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 5221: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5222: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5223: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5224:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5225:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5226:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5227:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 5228:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 5229:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5230:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 5231:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 5232:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5233:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5234:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 5235:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 5236:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65100] accepted 1
 5237:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 5238:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5239:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 5240:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 4 accepted 1
 5241:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 5242:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 5243:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5244:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 5245:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 5246:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5247:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5248:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 5249:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 5250:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65096] accepted 1
 5251:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 5252:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5253:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 5254:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 1 accepted 1
 5255:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 5256:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 5257:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 5258:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5259:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5260:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 5261:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 5262:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5263:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5264:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5265:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5266:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5267:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 5268:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5269:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 4 accepted 1
 5270:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5271:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 1 accepted 1
 5272:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5273:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 5274:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5275:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 5276:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 5277:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5278:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5279:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 5280:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 5281:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5282:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 5283:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5284:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5285:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5286:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5287:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 5288:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 5289:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 5290:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5291:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5292:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5293:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5294:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5295:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5296: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5297: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5298: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 5299: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 5300: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5301: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 5302: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 8 accepted 1
 5303: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 5304: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 5305: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5306: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5307: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5308: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 5309: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 5310: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5311: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65128] accepted 1
 5312: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65200  BUS_LOAD  MEM[1032] accepted 1
 5313: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65136  BUS_LOAD  MEM[1040] accepted 1
 5314: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 5315: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 5316:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 5317:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 5318:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 5319:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 5320:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 5321:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 5322:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 5323:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 5324:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 5325:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65176] accepted 1
 5326:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=2  BUS_LOAD  MEM[944] accepted 1
 5327:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 5328:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=2  BUS_LOAD  MEM[952] accepted 1
 5329:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 5330:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=4  BUS_LOAD  MEM[960] accepted 1
 5331:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=6  BUS_LOAD  MEM[968] accepted 1
 5332:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=24  BUS_LOAD  MEM[968] accepted 1
 5333:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=24  BUS_LOAD  MEM[65152] accepted 1
 5334:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 5335:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 5336:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65484  BUS_LOAD  MEM[976] accepted 1
 5337:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65172] accepted 1
 5338:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=2  BUS_LOAD  MEM[976] accepted 1
 5339:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 5340:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=8  BUS_LOAD  MEM[984] accepted 1
 5341:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 5342: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65492  BUS_LOAD  MEM[992] accepted 1
 5343: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65492] = -1 accepted 1
 5344: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65180] accepted 1
 5345: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 5346: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5347: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 5348: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 2 accepted 1
 5349: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5350: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 5351: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5352: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5353: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5354:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5355:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5356:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5357:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5358:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 5359:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5360:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 5361:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 5362:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5363:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5364:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 5365:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 5366:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65164] accepted 1
 5367:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 5368:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5369:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 5370:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 0 accepted 1
 5371:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 5372:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 5373:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5374:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 5375:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 5376:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5377:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5378:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 5379:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 5380:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65160] accepted 1
 5381:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 5382:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5383:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 5384:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 2 accepted 1
 5385:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 5386:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 5387:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 5388:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5389:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5390:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 5391:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 5392:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5393:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5394:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5395:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5396:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5397:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 5398:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5399:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 0 accepted 1
 5400:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5401:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 2 accepted 1
 5402:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5403:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 5404:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5405:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 5406:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 5407:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5408:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5409:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 5410:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 5411:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5412:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 5413:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
 5414:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 5415:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 5416:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 5417:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65112] accepted 1
 5418:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 5419:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 5420:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 5421:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65116] accepted 1
 5422:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 5423:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 5424:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 5425:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 5426:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 5427:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 5428:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 5429:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65108] accepted 1
 5430:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 5431:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 5432:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 5433:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65112] accepted 1
 5434:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 5435:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 5436:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 5437:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 5438:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65468  BUS_LOAD  MEM[65468] accepted 1
 5439:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=2  BUS_LOAD  MEM[296] accepted 1
 5440:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 5441:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 5442:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5443:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5444:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5445:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5446:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5447:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 5448:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 5449:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5450:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5451:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5452:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5453:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5454:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5455: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5456: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5457: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5458: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 5459: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5460: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 5461: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 3 accepted 1
 5462: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5463: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 5464: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5465: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5466: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5467:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5468:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5469:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5470:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5471:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 5472:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5473:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 5474:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 5475:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5476:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5477:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 5478:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 5479:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65164] accepted 1
 5480:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 5481:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5482:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 5483:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = -1 accepted 1
 5484:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 5485:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 5486:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5487:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 5488:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 5489:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5490:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5491:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 5492:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 5493:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65160] accepted 1
 5494:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 5495:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5496:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 5497:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 1 accepted 1
 5498:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 5499:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 5500:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 5501:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5502:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5503:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 5504:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 5505:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5506:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5507:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5508:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5509:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5510:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 5511:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5512:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = -1 accepted 1
 5513:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5514:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 1 accepted 1
 5515:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5516:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 5517:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5518:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 5519:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 5520:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5521:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 5522:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5523:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5524:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5525:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5526:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5527:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 5528:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 5529:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5530:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5531:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5532:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5533:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5534:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5535: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5536: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5537: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5538: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 5539: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5540: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 5541: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 4 accepted 1
 5542: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5543: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 5544: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5545: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5546: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5547:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5548:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5549:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5550:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5551:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 5552:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5553:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 5554:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 5555:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5556:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5557:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 5558:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 5559:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65164] accepted 1
 5560:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 5561:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5562:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 5563:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = -1 accepted 1
 5564:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 5565:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 5566:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5567:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 5568:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 5569:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5570:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5571:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 5572:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 5573:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65160] accepted 1
 5574:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 5575:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5576:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 5577:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = -1 accepted 1
 5578:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 5579:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 5580:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 5581:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5582:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5583:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 5584:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 5585:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5586:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5587:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5588:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5589:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5590:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 5591:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5592:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = -1 accepted 1
 5593:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5594:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = -1 accepted 1
 5595:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5596:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 5597:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5598:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 5599:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 5600:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5601:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 5602:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5603:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5604:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5605:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5606:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5607:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 5608:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 5609:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5610:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5611:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5612:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5613:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5614:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5615: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5616: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5617: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5618: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 5619: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5620: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 5621: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 5 accepted 1
 5622: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5623: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 5624: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5625: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5626: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5627:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5628:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5629:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5630:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5631:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 5632:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5633:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 5634:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 5635:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5636:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5637:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 5638:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 5639:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65164] accepted 1
 5640:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 5641:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5642:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 5643:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 0 accepted 1
 5644:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 5645:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 5646:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5647:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 5648:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 5649:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5650:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5651:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 5652:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 5653:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65160] accepted 1
 5654:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 5655:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5656:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
 5657:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = -2 accepted 1
 5658:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 5659:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 5660:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
 5661:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5662:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5663:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 5664:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 5665:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5666:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5667:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5668:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5669:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5670:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 5671:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5672:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 0 accepted 1
 5673:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5674:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = -2 accepted 1
 5675:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5676:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 5677:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5678:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 5679:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 5680:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5681:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5682:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 5683:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 5684:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5685:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 5686:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
 5687:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
 5688:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 5689:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
 5690:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5691:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5692:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5693:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5694:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5695:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 5696:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 5697:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5698:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5699:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5700:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5701:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5702:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5703: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5704: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5705: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5706: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 5707: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5708: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 5709: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 6 accepted 1
 5710: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5711: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 5712: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5713: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5714: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5715:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5716:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5717:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5718:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5719:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 5720:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5721:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 5722:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 5723:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5724:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5725:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 5726:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 5727:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65164] accepted 1
 5728:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 5729:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5730:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 5731:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 2 accepted 1
 5732:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 5733:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 5734:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5735:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 5736:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 5737:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5738:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5739:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 5740:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 5741:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65160] accepted 1
 5742:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 5743:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5744:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
 5745:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = -2 accepted 1
 5746:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 5747:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 5748:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
 5749:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5750:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5751:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 5752:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 5753:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5754:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5755:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5756:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5757:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5758:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 5759:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5760:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 2 accepted 1
 5761:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5762:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = -2 accepted 1
 5763:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5764:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 5765:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5766:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 5767:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 5768:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5769:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5770:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 5771:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 5772:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5773:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 5774:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
 5775:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
 5776:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 5777:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
 5778:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5779:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5780:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5781:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5782:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5783:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 5784:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 5785:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5786:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5787:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5788:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5789:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5790:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5791: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5792: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5793: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5794: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 5795: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5796: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 5797: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 7 accepted 1
 5798: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5799: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 5800: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5801: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5802: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5803:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5804:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5805:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5806:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5807:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 5808:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5809:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 5810:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 5811:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5812:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5813:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 5814:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 5815:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65164] accepted 1
 5816:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 5817:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5818:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 5819:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 3 accepted 1
 5820:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 5821:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 5822:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5823:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 5824:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 5825:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5826:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5827:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 5828:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 5829:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65160] accepted 1
 5830:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 5831:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5832:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 5833:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = -1 accepted 1
 5834:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 5835:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 5836:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 5837:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5838:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5839:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 5840:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 5841:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5842:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5843:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5844:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5845:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5846:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 5847:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5848:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 3 accepted 1
 5849:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5850:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = -1 accepted 1
 5851:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5852:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 5853:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5854:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 5855:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 5856:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5857:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5858:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 5859:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 5860:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5861:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 5862:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5863:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 5864:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 5865:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 5866:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
 5867:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 5868:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 5869:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 5870:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 5871:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 5872:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 5873:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 5874:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 5875: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 5876: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5877: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 5878: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 5879: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5880: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 5881: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 8 accepted 1
 5882: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
 5883: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 5884: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5885: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5886: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5887: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 5888: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 5889: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 5890: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65192] accepted 1
 5891: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65264  BUS_LOAD  MEM[1032] accepted 1
 5892: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65200  BUS_LOAD  MEM[1040] accepted 1
 5893: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 5894: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 5895:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 5896:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 5897:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 5898:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 5899:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 5900:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 5901:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 5902:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 5903:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 5904:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65240] accepted 1
 5905:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=1  BUS_LOAD  MEM[944] accepted 1
 5906:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 5907:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=1  BUS_LOAD  MEM[952] accepted 1
 5908:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 5909:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=2  BUS_LOAD  MEM[960] accepted 1
 5910:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=3  BUS_LOAD  MEM[968] accepted 1
 5911:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=12  BUS_LOAD  MEM[968] accepted 1
 5912:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=12  BUS_LOAD  MEM[65216] accepted 1
 5913:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 5914:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 5915:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65472  BUS_LOAD  MEM[976] accepted 1
 5916:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65236] accepted 1
 5917:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=0  BUS_LOAD  MEM[976] accepted 1
 5918:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 5919:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=0  BUS_LOAD  MEM[984] accepted 1
 5920:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 5921: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65472  BUS_LOAD  MEM[992] accepted 1
 5922: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65472] = -1 accepted 1
 5923: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65244] accepted 1
 5924: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 5925: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 5926: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 5927: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 7 accepted 1
 5928: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 5929: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 5930: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 5931: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 5932: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 5933:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 5934:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5935:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 5936:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 5937:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 5938:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 5939:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 5940:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 5941:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 5942:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 5943:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 5944:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 5945:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65228] accepted 1
 5946:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 5947:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 5948:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 5949:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 2 accepted 1
 5950:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 5951:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 5952:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 5953:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 5954:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 5955:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 5956:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 5957:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 5958:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 5959:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65224] accepted 1
 5960:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 5961:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 5962:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 5963:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 1 accepted 1
 5964:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 5965:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 5966:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 5967:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5968:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 5969:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 5970:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 5971:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 5972:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 5973:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5974:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 5975:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 5976:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 5977:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 5978:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 2 accepted 1
 5979:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 5980:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 1 accepted 1
 5981:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 5982:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 5983:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 5984:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 5985:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 5986:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 5987:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 5988:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 5989:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 5990:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 5991:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 5992:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
 5993:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
 5994:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 5995:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 5996:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65176] accepted 1
 5997:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
 5998:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 5999:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 6000:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65180] accepted 1
 6001:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 6002:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 6003:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 6004:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 6005:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 6006:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 6007:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 6008:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[65172] accepted 1
 6009:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 6010:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 6011:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 6012:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65176] accepted 1
 6013:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
 6014:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 6015:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
 6016:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 6017:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65488  BUS_LOAD  MEM[65488] accepted 1
 6018:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=1  BUS_LOAD  MEM[296] accepted 1
 6019:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 6020:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 6021:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6022:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6023:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6024:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6025:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 6026:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 6027:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 6028:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6029:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6030:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6031:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6032:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6033:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6034: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6035: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6036: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 6037: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 6038: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6039: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 6040: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 8 accepted 1
 6041: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 6042: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 6043: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6044: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6045: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6046: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 6047: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 6048: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6049: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65256] accepted 1
 6050: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65328  BUS_LOAD  MEM[1032] accepted 1
 6051: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65264  BUS_LOAD  MEM[1040] accepted 1
 6052: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 6053: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 6054:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 6055:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 6056:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 6057:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 6058:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 6059:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 6060:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 6061:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 6062:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 6063:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65304] accepted 1
 6064:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=0  BUS_LOAD  MEM[944] accepted 1
 6065:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 6066:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=0  BUS_LOAD  MEM[952] accepted 1
 6067:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 6068:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=0  BUS_LOAD  MEM[960] accepted 1
 6069:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=0  BUS_LOAD  MEM[968] accepted 1
 6070:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=0  BUS_LOAD  MEM[968] accepted 1
 6071:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=0  BUS_LOAD  MEM[65280] accepted 1
 6072:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 6073:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 6074:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65460  BUS_LOAD  MEM[976] accepted 1
 6075:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65300] accepted 1
 6076:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=2  BUS_LOAD  MEM[976] accepted 1
 6077:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 6078:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=8  BUS_LOAD  MEM[984] accepted 1
 6079:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 6080: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65468  BUS_LOAD  MEM[992] accepted 1
 6081: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65468] = -1 accepted 1
 6082: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65308] accepted 1
 6083: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 6084: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6085: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 6086: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 4 accepted 1
 6087: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6088: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 6089: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6090: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6091: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6092:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6093:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6094:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6095:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6096:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 6097:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6098:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 6099:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6100:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6101:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6102:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 6103:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 6104:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65292] accepted 1
 6105:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 6106:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6107:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 6108:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 0 accepted 1
 6109:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6110:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 6111:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6112:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 6113:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6114:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6115:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6116:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 6117:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 6118:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65288] accepted 1
 6119:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 6120:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6121:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 6122:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 0 accepted 1
 6123:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6124:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6125:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 6126:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6127:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6128:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6129:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 6130:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6131:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6132:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6133:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6134:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6135:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6136:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6137:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 0 accepted 1
 6138:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6139:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 0 accepted 1
 6140:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6141:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6142:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6143:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6144:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 6145:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6146:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6147:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6148:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 6149:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6150:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 6151:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
 6152:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 6153:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 6154:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 6155:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
 6156:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 6157:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 6158:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 6159:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65244] accepted 1
 6160:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 6161:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 6162:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 6163:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 6164:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 6165:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 6166:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 6167:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65236] accepted 1
 6168:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 6169:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 6170:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 6171:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65240] accepted 1
 6172:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 6173:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 6174:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 6175:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 6176:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65460  BUS_LOAD  MEM[65460] accepted 1
 6177:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=0  BUS_LOAD  MEM[296] accepted 1
 6178:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 6179:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 6180:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6181:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6182:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6183:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6184:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6185:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6186:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6187:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6188:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6189:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6190:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6191:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6192:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6193: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6194: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6195: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6196: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 6197: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6198: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 6199: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 5 accepted 1
 6200: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6201: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 6202: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6203: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6204: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6205:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6206:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6207:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6208:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6209:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 6210:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6211:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 6212:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6213:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6214:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6215:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 6216:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 6217:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65292] accepted 1
 6218:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 6219:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6220:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 6221:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 1 accepted 1
 6222:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6223:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 6224:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6225:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 6226:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6227:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6228:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6229:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 6230:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 6231:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65288] accepted 1
 6232:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 6233:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6234:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 6235:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = -1 accepted 1
 6236:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6237:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6238:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 6239:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6240:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6241:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6242:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 6243:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6244:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6245:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6246:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6247:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6248:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6249:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6250:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 1 accepted 1
 6251:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6252:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = -1 accepted 1
 6253:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6254:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6255:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6256:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6257:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 6258:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6259:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6260:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6261:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 6262:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6263:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 6264:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
 6265:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
 6266:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 6267:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
 6268:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6269:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6270:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6271:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6272:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6273:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6274:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6275:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6276:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6277:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6278:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6279:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6280:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6281: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6282: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6283: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6284: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 6285: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6286: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 6287: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 6 accepted 1
 6288: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6289: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 6290: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6291: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6292: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6293:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6294:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6295:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6296:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6297:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 6298:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6299:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 6300:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6301:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6302:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6303:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 6304:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 6305:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65292] accepted 1
 6306:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 6307:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6308:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 6309:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 3 accepted 1
 6310:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6311:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 6312:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6313:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 6314:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6315:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6316:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6317:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 6318:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 6319:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65288] accepted 1
 6320:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 6321:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6322:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
 6323:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = -1 accepted 1
 6324:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6325:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6326:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
 6327:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6328:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6329:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6330:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 6331:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6332:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6333:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6334:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6335:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6336:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6337:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6338:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 3 accepted 1
 6339:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6340:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = -1 accepted 1
 6341:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6342:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6343:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6344:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6345:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 6346:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6347:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6348:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6349:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 6350:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6351:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 6352:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6353:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6354:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6355:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6356:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6357:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6358:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6359:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6360:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6361:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6362:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6363:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6364:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6365: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6366: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6367: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6368: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 6369: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6370: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 6371: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 7 accepted 1
 6372: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6373: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 6374: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6375: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6376: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6377:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6378:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6379:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6380:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6381:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 6382:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6383:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 6384:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6385:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6386:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6387:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 6388:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 6389:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65292] accepted 1
 6390:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 6391:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6392:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 6393:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 4 accepted 1
 6394:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6395:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 6396:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6397:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 6398:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6399:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6400:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6401:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 6402:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 6403:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65288] accepted 1
 6404:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 6405:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6406:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 6407:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 0 accepted 1
 6408:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6409:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6410:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 6411:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6412:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6413:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6414:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 6415:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6416:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6417:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6418:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6419:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6420:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6421:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6422:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 4 accepted 1
 6423:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6424:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 0 accepted 1
 6425:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6426:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6427:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6428:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6429:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 6430:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6431:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6432:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6433:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 6434:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6435:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 6436:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6437:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6438:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6439:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6440:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6441:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6442:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6443:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6444:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6445:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6446:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6447:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6448:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6449: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6450: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6451: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6452: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
 6453: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6454: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
 6455: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 8 accepted 1
 6456: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6457: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
 6458: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6459: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6460: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6461: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
 6462: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
 6463: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
 6464: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65320] accepted 1
 6465: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65392  BUS_LOAD  MEM[1032] accepted 1
 6466: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65328  BUS_LOAD  MEM[1040] accepted 1
 6467: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
 6468: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
 6469:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
 6470:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 6471:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 6472:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
 6473:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
 6474:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
 6475:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
 6476:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 6477:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
 6478:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65368] accepted 1
 6479:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=2  BUS_LOAD  MEM[944] accepted 1
 6480:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
 6481:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=2  BUS_LOAD  MEM[952] accepted 1
 6482:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
 6483:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=4  BUS_LOAD  MEM[960] accepted 1
 6484:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=6  BUS_LOAD  MEM[968] accepted 1
 6485:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=24  BUS_LOAD  MEM[968] accepted 1
 6486:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=24  BUS_LOAD  MEM[65344] accepted 1
 6487:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
 6488:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
 6489:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65484  BUS_LOAD  MEM[976] accepted 1
 6490:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65364] accepted 1
 6491:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=1  BUS_LOAD  MEM[976] accepted 1
 6492:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
 6493:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=4  BUS_LOAD  MEM[984] accepted 1
 6494:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
 6495: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65488  BUS_LOAD  MEM[992] accepted 1
 6496: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65488] = -1 accepted 1
 6497: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65372] accepted 1
 6498: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 6499: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6500: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 6501: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 1 accepted 1
 6502: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
 6503: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 6504: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6505: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6506: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6507:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6508:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6509:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6510:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
 6511:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 6512:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6513:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 6514:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
 6515:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6516:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6517:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 6518:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 6519:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65356] accepted 1
 6520:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 6521:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6522:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 6523:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = 1 accepted 1
 6524:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
 6525:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 6526:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6527:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 6528:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
 6529:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6530:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6531:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 6532:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 6533:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65352] accepted 1
 6534:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 6535:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6536:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 6537:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = 2 accepted 1
 6538:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
 6539:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
 6540:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 6541:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6542:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6543:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
 6544:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 6545:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6546:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6547:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6548:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6549:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6550:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
 6551:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6552:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = 1 accepted 1
 6553:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6554:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = 2 accepted 1
 6555:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6556:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
 6557:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6558:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
 6559:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 6560:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6561:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6562:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65308] accepted 1
 6563:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 6564:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6565:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 6566:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65304] accepted 1
 6567:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 6568:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 6569:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 6570:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65304] accepted 1
 6571:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 6572:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 6573:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 6574:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65308] accepted 1
 6575:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 6576:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 6577:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 6578:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 6579:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 6580:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 6581:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 6582:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[65300] accepted 1
 6583:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 6584:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 6585:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 6586:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65304] accepted 1
 6587:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 6588:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 6589:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 6590:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 6591:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65480  BUS_LOAD  MEM[65480] accepted 1
 6592:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 6593:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 6594:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 6595:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 6596:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 6597:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 6598:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6599:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 6600:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6601:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65324] accepted 1
 6602:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
 6603:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
 6604:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6605:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6606:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6607:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6608:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 6609:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65368] accepted 1
 6610:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=1  BUS_LOAD  MEM[840] accepted 1
 6611:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 6612:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=1  BUS_LOAD  MEM[848] accepted 1
 6613:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 6614:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=2  BUS_LOAD  MEM[856] accepted 1
 6615:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=3  BUS_LOAD  MEM[856] accepted 1
 6616:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=12  BUS_LOAD  MEM[864] accepted 1
 6617:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=12  BUS_LOAD  MEM[65344] accepted 1
 6618:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 6619:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 6620:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65472  BUS_LOAD  MEM[872] accepted 1
 6621:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65364] accepted 1
 6622:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=2  BUS_LOAD  MEM[872] accepted 1
 6623:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 6624:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=8  BUS_LOAD  MEM[880] accepted 1
 6625:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 6626:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65480  BUS_LOAD  MEM[65348] accepted 1
 6627:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=1  BUS_LOAD  MEM[880] accepted 1
 6628:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65480] = 1 accepted 1
 6629:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 6630:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65348] accepted 1
 6631:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=1  BUS_LOAD  MEM[888] accepted 1
 6632:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 6633:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=2  BUS_LOAD  MEM[896] accepted 1
 6634:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65336] accepted 1
 6635:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65340] accepted 1
 6636:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65344] accepted 1
 6637:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 6638:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 6639:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 6640:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65364] accepted 1
 6641:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=2  BUS_LOAD  MEM[65368] accepted 1
 6642:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=1  BUS_LOAD  MEM[912] accepted 1
 6643:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 6644:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 6645:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 6646:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 6647:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 6648:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 6649:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 6650:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65264  BUS_STORE MEM[65324] = 920 accepted 1
 6651:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65320] = 65392 accepted 1
 6652:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 6653:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65328  BUS_LOAD  MEM[688] accepted 1
 6654:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 6655:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65292] = 1 accepted 1
 6656:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65288] = 2 accepted 1
 6657:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65284] = 2 accepted 1
 6658:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 6659:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 6660:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 6661:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65280] = 65460 accepted 1
 6662:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65276] = 65428 accepted 1
 6663:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65272] = 65396 accepted 1
 6664:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 6665:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 6666:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 6667:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65284] accepted 1
 6668:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=2  BUS_LOAD  MEM[720] accepted 1
 6669:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 6670:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 6671:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 6672:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 6673:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65308] = 0 accepted 1
 6674:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 6675: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 6676: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 6677: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 6678: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6679: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 6680: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6681:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6682:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6683:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6684:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6685:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 6686:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6687:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 6688:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6689:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6690:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6691:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 6692:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 6693:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65292] accepted 1
 6694:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 6695:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6696:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 6697:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 3 accepted 1
 6698:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6699:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 6700:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6701:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 6702:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6703:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6704:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6705:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 6706:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 6707:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65288] accepted 1
 6708:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 6709:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6710:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 6711:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 3 accepted 1
 6712:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6713:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6714:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 6715:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6716:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6717:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6718:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 6719:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6720:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6721:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6722:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6723:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6724:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6725:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6726:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 3 accepted 1
 6727:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6728:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 3 accepted 1
 6729:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6730:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6731:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6732:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6733:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 6734:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6735:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6736:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6737:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 6738:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6739:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 6740:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6741:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6742:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6743:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6744:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6745:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6746:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6747:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6748:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6749:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6750:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6751:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6752:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6753: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6754: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6755: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6756: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 6757: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6758: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 6759: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 1 accepted 1
 6760: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6761: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 6762: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6763: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6764: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6765:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6766:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6767:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6768:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6769:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 6770:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6771:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 6772:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6773:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6774:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6775:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 6776:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 6777:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65292] accepted 1
 6778:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 6779:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6780:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 6781:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 2 accepted 1
 6782:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6783:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 6784:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6785:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 6786:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6787:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6788:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6789:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 6790:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 6791:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65288] accepted 1
 6792:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 6793:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6794:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 6795:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 4 accepted 1
 6796:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6797:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6798:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 6799:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6800:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6801:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6802:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 6803:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6804:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6805:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6806:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6807:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6808:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6809:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6810:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 2 accepted 1
 6811:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6812:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 4 accepted 1
 6813:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6814:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6815:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6816:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6817:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 6818:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6819:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6820:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6821:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 6822:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6823:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 6824:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
 6825:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 6826:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 6827:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 6828:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
 6829:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 6830:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 6831:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 6832:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6833:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6834:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6835:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6836:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6837:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6838:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6839:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6840:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6841:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6842:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6843:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6844:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6845: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6846: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6847: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6848: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 6849: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6850: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 6851: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 2 accepted 1
 6852: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6853: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 6854: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6855: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6856: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6857:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6858:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6859:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6860:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6861:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 6862:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6863:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 6864:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6865:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6866:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6867:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 6868:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 6869:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65292] accepted 1
 6870:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 6871:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6872:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 6873:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 0 accepted 1
 6874:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6875:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 6876:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6877:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 6878:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6879:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6880:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6881:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 6882:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 6883:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65288] accepted 1
 6884:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 6885:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6886:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 6887:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 4 accepted 1
 6888:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6889:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6890:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 6891:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6892:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6893:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6894:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 6895:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6896:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6897:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6898:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6899:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6900:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6901:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6902:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 0 accepted 1
 6903:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6904:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 4 accepted 1
 6905:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6906:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6907:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 6908:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 6909:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 6910:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 6911:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 6912:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 6913:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 6914:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 6915:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 6916:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
 6917:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 6918:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 6919:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 6920:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
 6921:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 6922:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 6923:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 6924:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6925:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 6926:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 6927:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 6928:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 6929:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 6930:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 6931:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 6932:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 6933:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 6934:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 6935:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 6936:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 6937: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 6938: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6939: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6940: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 6941: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 6942: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 6943: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 3 accepted 1
 6944: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 6945: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 6946: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 6947: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 6948: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 6949:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 6950:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6951:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 6952:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 6953:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 6954:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 6955:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 6956:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 6957:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 6958:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 6959:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 6960:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 6961:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65292] accepted 1
 6962:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 6963:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 6964:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 6965:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = -1 accepted 1
 6966:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 6967:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 6968:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 6969:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 6970:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 6971:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 6972:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 6973:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 6974:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 6975:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65288] accepted 1
 6976:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 6977:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 6978:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 6979:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 3 accepted 1
 6980:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 6981:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 6982:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 6983:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6984:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 6985:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 6986:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 6987:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 6988:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 6989:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6990:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 6991:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 6992:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 6993:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 6994:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = -1 accepted 1
 6995:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 6996:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 3 accepted 1
 6997:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 6998:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 6999:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7000:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 7001:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 7002:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7003:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 7004:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7005:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7006:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7007:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 7008:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 7009:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 7010:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 7011:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7012:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7013:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7014:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7015:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 7016:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 7017: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 7018: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7019: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 7020: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 7021: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7022: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 7023: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 4 accepted 1
 7024: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 7025: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 7026: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7027: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 7028: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 7029:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7030:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7031:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7032:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 7033:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 7034:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7035:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 7036:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 7037:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7038:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7039:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 7040:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 7041:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65292] accepted 1
 7042:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 7043:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7044:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 7045:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = -1 accepted 1
 7046:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 7047:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 7048:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7049:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 7050:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 7051:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7052:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7053:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 7054:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 7055:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65288] accepted 1
 7056:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 7057:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7058:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 7059:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 1 accepted 1
 7060:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 7061:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 7062:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 7063:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7064:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7065:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 7066:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 7067:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7068:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7069:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7070:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7071:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7072:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 7073:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7074:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = -1 accepted 1
 7075:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7076:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 1 accepted 1
 7077:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7078:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 7079:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7080:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 7081:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 7082:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7083:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 7084:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7085:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7086:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7087:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 7088:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 7089:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 7090:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 7091:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7092:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7093:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7094:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7095:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 7096:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 7097: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 7098: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7099: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 7100: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 7101: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7102: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 7103: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 5 accepted 1
 7104: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 7105: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 7106: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7107: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 7108: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 7109:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7110:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7111:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7112:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 7113:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 7114:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7115:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 7116:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 7117:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7118:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7119:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 7120:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 7121:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65292] accepted 1
 7122:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 7123:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7124:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 7125:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 0 accepted 1
 7126:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 7127:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 7128:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7129:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 7130:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 7131:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7132:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7133:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 7134:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 7135:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65288] accepted 1
 7136:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 7137:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7138:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 7139:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 0 accepted 1
 7140:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 7141:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 7142:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 7143:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7144:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7145:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 7146:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 7147:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7148:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7149:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7150:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7151:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7152:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 7153:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7154:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 0 accepted 1
 7155:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7156:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 0 accepted 1
 7157:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7158:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 7159:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7160:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 7161:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 7162:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7163:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7164:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 7165:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 7166:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7167:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 7168:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
 7169:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 7170:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 7171:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 7172:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
 7173:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 7174:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 7175:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 7176:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65244] accepted 1
 7177:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 7178:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 7179:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 7180:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 7181:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 7182:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 7183:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 7184:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65236] accepted 1
 7185:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 7186:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 7187:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 7188:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65240] accepted 1
 7189:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 7190:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 7191:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 7192:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 7193:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65460  BUS_LOAD  MEM[65460] accepted 1
 7194:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=0  BUS_LOAD  MEM[296] accepted 1
 7195:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 7196:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 7197:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7198:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7199:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7200:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 7201:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
 7202:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 7203:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 7204:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7205:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7206:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7207:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7208:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 7209:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 7210: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 7211: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7212: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 7213: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 7214: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7215: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 7216: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 6 accepted 1
 7217: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
 7218: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 7219: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7220: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 7221: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 7222:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7223:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7224:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7225:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
 7226:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 7227:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7228:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 7229:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
 7230:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7231:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7232:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 7233:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 7234:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65292] accepted 1
 7235:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 7236:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7237:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 7238:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 2 accepted 1
 7239:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
 7240:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 7241:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7242:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 7243:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
 7244:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7245:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7246:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 7247:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 7248:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65288] accepted 1
 7249:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 7250:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7251:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 7252:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 0 accepted 1
 7253:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
 7254:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
 7255:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 7256:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7257:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7258:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
 7259:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 7260:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7261:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7262:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7263:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7264:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7265:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
 7266:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7267:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 2 accepted 1
 7268:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7269:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 0 accepted 1
 7270:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7271:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
 7272:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7273:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
 7274:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 7275:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7276:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7277:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
 7278:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 7279:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7280:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 7281:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65240] accepted 1
 7282:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 7283:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 7284:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 7285:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65240] accepted 1
 7286:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 7287:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 7288:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 7289:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65244] accepted 1
 7290:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 7291:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 7292:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 7293:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 7294:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 7295:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 7296:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 7297:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[65236] accepted 1
 7298:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 7299:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 7300:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 7301:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65240] accepted 1
 7302:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 7303:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 7304:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 7305:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 7306:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65484  BUS_LOAD  MEM[65484] accepted 1
 7307:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 7308:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 7309:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 7310:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 7311:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 7312:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 7313:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7314:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 7315:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7316:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65260] accepted 1
 7317:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
 7318:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
 7319:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7320:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7321:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7322:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7323:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 7324:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65304] accepted 1
 7325:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=2  BUS_LOAD  MEM[840] accepted 1
 7326:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 7327:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=2  BUS_LOAD  MEM[848] accepted 1
 7328:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 7329:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=4  BUS_LOAD  MEM[856] accepted 1
 7330:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=6  BUS_LOAD  MEM[856] accepted 1
 7331:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=24  BUS_LOAD  MEM[864] accepted 1
 7332:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=24  BUS_LOAD  MEM[65280] accepted 1
 7333:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 7334:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 7335:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65484  BUS_LOAD  MEM[872] accepted 1
 7336:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65300] accepted 1
 7337:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=0  BUS_LOAD  MEM[872] accepted 1
 7338:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 7339:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=0  BUS_LOAD  MEM[880] accepted 1
 7340:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 7341:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65484  BUS_LOAD  MEM[65284] accepted 1
 7342:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=2  BUS_LOAD  MEM[880] accepted 1
 7343:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65484] = 2 accepted 1
 7344:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 7345:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65284] accepted 1
 7346:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=2  BUS_LOAD  MEM[888] accepted 1
 7347:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 7348:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=3  BUS_LOAD  MEM[896] accepted 1
 7349:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65272] accepted 1
 7350:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65276] accepted 1
 7351:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65280] accepted 1
 7352:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 7353:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 7354:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 7355:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65300] accepted 1
 7356:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=0  BUS_LOAD  MEM[65304] accepted 1
 7357:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=2  BUS_LOAD  MEM[912] accepted 1
 7358:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 7359:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 7360:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 7361:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 7362:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 7363:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 7364:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 7365:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65200  BUS_STORE MEM[65260] = 920 accepted 1
 7366:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65256] = 65328 accepted 1
 7367:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 7368:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65264  BUS_LOAD  MEM[688] accepted 1
 7369:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 7370:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65228] = 2 accepted 1
 7371:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65224] = 0 accepted 1
 7372:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65220] = 3 accepted 1
 7373:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 7374:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 7375:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 7376:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65216] = 65460 accepted 1
 7377:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65212] = 65428 accepted 1
 7378:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65208] = 65396 accepted 1
 7379:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 7380:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 7381:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 7382:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65220] accepted 1
 7383:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=3  BUS_LOAD  MEM[720] accepted 1
 7384:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 7385:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 7386:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 7387:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 7388:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65244] = 0 accepted 1
 7389:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 7390: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 7391: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 7392: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 7393: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7394: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 7395: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7396:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7397:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7398:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7399:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7400:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 7401:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7402:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 7403:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 7404:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7405:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7406:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 7407:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 7408:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65228] accepted 1
 7409:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 7410:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7411:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 7412:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 4 accepted 1
 7413:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 7414:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 7415:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7416:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 7417:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 7418:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7419:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7420:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 7421:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 7422:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65224] accepted 1
 7423:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 7424:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7425:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 7426:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 1 accepted 1
 7427:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 7428:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 7429:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 7430:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7431:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7432:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 7433:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 7434:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7435:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7436:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7437:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7438:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7439:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 7440:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7441:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 4 accepted 1
 7442:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7443:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 1 accepted 1
 7444:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7445:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 7446:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7447:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 7448:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 7449:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7450:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7451:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 7452:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 7453:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7454:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 7455:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7456:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7457:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7458:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 7459:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 7460:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 7461:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 7462:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7463:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7464:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7465:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7466:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 7467:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 7468: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 7469: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7470: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7471: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 7472: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7473: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 7474: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 1 accepted 1
 7475: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 7476: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 7477: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7478: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 7479: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 7480:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7481:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7482:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7483:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7484:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 7485:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7486:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 7487:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 7488:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7489:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7490:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 7491:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 7492:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65228] accepted 1
 7493:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 7494:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7495:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 7496:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 3 accepted 1
 7497:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 7498:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 7499:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7500:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 7501:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 7502:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7503:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7504:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 7505:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 7506:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65224] accepted 1
 7507:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 7508:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7509:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 7510:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 2 accepted 1
 7511:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 7512:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 7513:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 7514:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7515:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7516:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 7517:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 7518:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7519:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7520:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7521:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7522:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7523:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 7524:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7525:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 3 accepted 1
 7526:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7527:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 2 accepted 1
 7528:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7529:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 7530:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7531:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 7532:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 7533:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7534:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7535:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 7536:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 7537:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7538:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 7539:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7540:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7541:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7542:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 7543:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 7544:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 7545:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 7546:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7547:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7548:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7549:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7550:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 7551:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 7552: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 7553: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7554: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7555: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 7556: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7557: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 7558: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 2 accepted 1
 7559: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 7560: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 7561: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7562: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 7563: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 7564:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7565:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7566:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7567:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7568:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 7569:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7570:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 7571:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 7572:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7573:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7574:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 7575:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 7576:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65228] accepted 1
 7577:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 7578:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7579:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 7580:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 1 accepted 1
 7581:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 7582:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 7583:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7584:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 7585:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 7586:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7587:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7588:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 7589:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 7590:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65224] accepted 1
 7591:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 7592:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7593:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 7594:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 2 accepted 1
 7595:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 7596:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 7597:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 7598:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7599:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7600:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 7601:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 7602:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7603:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7604:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7605:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7606:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7607:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 7608:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7609:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 1 accepted 1
 7610:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7611:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 2 accepted 1
 7612:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7613:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 7614:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7615:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 7616:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 7617:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7618:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7619:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 7620:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 7621:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7622:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 7623:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
 7624:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 7625:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 7626:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 7627:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65176] accepted 1
 7628:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 7629:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 7630:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 7631:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65180] accepted 1
 7632:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 7633:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 7634:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 7635:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 7636:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 7637:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 7638:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 7639:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[65172] accepted 1
 7640:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 7641:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 7642:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 7643:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65176] accepted 1
 7644:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 7645:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 7646:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 7647:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 7648:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65480  BUS_LOAD  MEM[65480] accepted 1
 7649:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=1  BUS_LOAD  MEM[296] accepted 1
 7650:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 7651:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 7652:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7653:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7654:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7655:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 7656:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
 7657:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 7658:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 7659:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7660:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7661:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7662:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7663:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 7664:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 7665: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 7666: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7667: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7668: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 7669: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 7670: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 7671: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 3 accepted 1
 7672: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
 7673: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 7674: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7675: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 7676: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 7677:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7678:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7679:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7680:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
 7681:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 7682:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7683:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 7684:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
 7685:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7686:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7687:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 7688:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 7689:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65228] accepted 1
 7690:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 7691:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7692:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 7693:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 0 accepted 1
 7694:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
 7695:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 7696:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7697:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 7698:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
 7699:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7700:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7701:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 7702:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 7703:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65224] accepted 1
 7704:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 7705:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7706:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 7707:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = 1 accepted 1
 7708:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
 7709:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
 7710:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 7711:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7712:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7713:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
 7714:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 7715:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7716:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7717:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7718:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7719:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7720:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
 7721:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7722:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 0 accepted 1
 7723:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7724:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = 1 accepted 1
 7725:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7726:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
 7727:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7728:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
 7729:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 7730:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7731:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7732:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
 7733:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 7734:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7735:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 7736:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
 7737:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
 7738:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 7739:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 7740:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65176] accepted 1
 7741:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
 7742:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 7743:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 7744:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65180] accepted 1
 7745:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 7746:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 7747:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 7748:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 7749:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 7750:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 7751:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 7752:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65172] accepted 1
 7753:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 7754:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 7755:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 7756:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65176] accepted 1
 7757:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
 7758:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 7759:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
 7760:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 7761:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65464  BUS_LOAD  MEM[65464] accepted 1
 7762:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 7763:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 7764:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 7765:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 7766:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 7767:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 7768:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7769:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 7770:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7771:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65196] accepted 1
 7772:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
 7773:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
 7774:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7775:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7776:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7777:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7778:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 7779:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65240] accepted 1
 7780:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=0  BUS_LOAD  MEM[840] accepted 1
 7781:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 7782:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=0  BUS_LOAD  MEM[848] accepted 1
 7783:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 7784:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=0  BUS_LOAD  MEM[856] accepted 1
 7785:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=0  BUS_LOAD  MEM[856] accepted 1
 7786:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=0  BUS_LOAD  MEM[864] accepted 1
 7787:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=0  BUS_LOAD  MEM[65216] accepted 1
 7788:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 7789:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 7790:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65460  BUS_LOAD  MEM[872] accepted 1
 7791:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65236] accepted 1
 7792:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=1  BUS_LOAD  MEM[872] accepted 1
 7793:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 7794:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=4  BUS_LOAD  MEM[880] accepted 1
 7795:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 7796:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65464  BUS_LOAD  MEM[65220] accepted 1
 7797:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=3  BUS_LOAD  MEM[880] accepted 1
 7798:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65464] = 3 accepted 1
 7799:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 7800:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65220] accepted 1
 7801:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=3  BUS_LOAD  MEM[888] accepted 1
 7802:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 7803:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=4  BUS_LOAD  MEM[896] accepted 1
 7804:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65208] accepted 1
 7805:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65212] accepted 1
 7806:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65216] accepted 1
 7807:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 7808:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 7809:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 7810:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65236] accepted 1
 7811:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=1  BUS_LOAD  MEM[65240] accepted 1
 7812:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=0  BUS_LOAD  MEM[912] accepted 1
 7813:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 7814:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 7815:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 7816:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 7817:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 7818:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 7819:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 7820:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65136  BUS_STORE MEM[65196] = 920 accepted 1
 7821:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65192] = 65264 accepted 1
 7822:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 7823:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65200  BUS_LOAD  MEM[688] accepted 1
 7824:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 7825:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65164] = 0 accepted 1
 7826:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65160] = 1 accepted 1
 7827:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65156] = 4 accepted 1
 7828:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 7829:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 7830:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 7831:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65152] = 65460 accepted 1
 7832:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65148] = 65428 accepted 1
 7833:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65144] = 65396 accepted 1
 7834:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 7835:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 7836:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 7837:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65156] accepted 1
 7838:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=4  BUS_LOAD  MEM[720] accepted 1
 7839:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 7840:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 7841:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 7842:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 7843:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65180] = 0 accepted 1
 7844:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 7845: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 7846: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 7847: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 7848: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 7849: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 7850: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 7851:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 7852:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7853:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 7854:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
 7855:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 7856:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 7857:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 7858:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
 7859:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 7860:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 7861:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 7862:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 7863:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65164] accepted 1
 7864:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 7865:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 7866:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 7867:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 2 accepted 1
 7868:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
 7869:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 7870:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 7871:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 7872:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
 7873:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 7874:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 7875:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 7876:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 7877:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65160] accepted 1
 7878:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 7879:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 7880:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 7881:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 2 accepted 1
 7882:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
 7883:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
 7884:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 7885:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7886:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 7887:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
 7888:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 7889:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 7890:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 7891:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7892:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 7893:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 7894:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
 7895:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 7896:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 2 accepted 1
 7897:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 7898:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 2 accepted 1
 7899:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 7900:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
 7901:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 7902:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
 7903:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 7904:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 7905:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 7906:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
 7907:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 7908:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 7909:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 7910:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
 7911:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 7912:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 7913:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 7914:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65112] accepted 1
 7915:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 7916:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 7917:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 7918:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65116] accepted 1
 7919:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 7920:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 7921:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 7922:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 7923:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 7924:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 7925:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 7926:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[65108] accepted 1
 7927:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 7928:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 7929:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 7930:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65112] accepted 1
 7931:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 7932:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 7933:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 7934:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 7935:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65492  BUS_LOAD  MEM[65492] accepted 1
 7936:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 7937:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 7938:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 7939:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 7940:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 7941:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 7942:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 7943:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 7944:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 7945:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65132] accepted 1
 7946:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
 7947:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
 7948:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 7949:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 7950:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 7951:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 7952:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 7953:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65176] accepted 1
 7954:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=2  BUS_LOAD  MEM[840] accepted 1
 7955:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 7956:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=2  BUS_LOAD  MEM[848] accepted 1
 7957:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 7958:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=4  BUS_LOAD  MEM[856] accepted 1
 7959:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=6  BUS_LOAD  MEM[856] accepted 1
 7960:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=24  BUS_LOAD  MEM[864] accepted 1
 7961:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=24  BUS_LOAD  MEM[65152] accepted 1
 7962:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 7963:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 7964:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65484  BUS_LOAD  MEM[872] accepted 1
 7965:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65172] accepted 1
 7966:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=2  BUS_LOAD  MEM[872] accepted 1
 7967:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 7968:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=8  BUS_LOAD  MEM[880] accepted 1
 7969:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 7970:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65492  BUS_LOAD  MEM[65156] accepted 1
 7971:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=4  BUS_LOAD  MEM[880] accepted 1
 7972:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65492] = 4 accepted 1
 7973:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 7974:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65156] accepted 1
 7975:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=4  BUS_LOAD  MEM[888] accepted 1
 7976:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 7977:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=5  BUS_LOAD  MEM[896] accepted 1
 7978:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65144] accepted 1
 7979:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65148] accepted 1
 7980:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65152] accepted 1
 7981:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 7982:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 7983:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 7984:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65172] accepted 1
 7985:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=2  BUS_LOAD  MEM[65176] accepted 1
 7986:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=2  BUS_LOAD  MEM[912] accepted 1
 7987:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 7988:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 7989:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 7990:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 7991:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 7992:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 7993:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 7994:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65072  BUS_STORE MEM[65132] = 920 accepted 1
 7995:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65128] = 65200 accepted 1
 7996:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 7997:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65136  BUS_LOAD  MEM[688] accepted 1
 7998:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 7999:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65100] = 2 accepted 1
 8000:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65096] = 2 accepted 1
 8001:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65092] = 5 accepted 1
 8002:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 8003:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 8004:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 8005:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65088] = 65460 accepted 1
 8006:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65084] = 65428 accepted 1
 8007:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65080] = 65396 accepted 1
 8008:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 8009:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 8010:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 8011:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65092] accepted 1
 8012:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=5  BUS_LOAD  MEM[720] accepted 1
 8013:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 8014:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 8015:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 8016:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 8017:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65116] = 0 accepted 1
 8018:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 8019: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 8020: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 8021: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 8022: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8023: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 8024: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8025:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8026:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8027:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8028:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8029:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 8030:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8031:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 8032:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 8033:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8034:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8035:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 8036:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 8037:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65100] accepted 1
 8038:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 8039:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8040:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 8041:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 4 accepted 1
 8042:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 8043:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 8044:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8045:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 8046:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 8047:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8048:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8049:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 8050:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 8051:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65096] accepted 1
 8052:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 8053:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8054:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 8055:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 3 accepted 1
 8056:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 8057:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 8058:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 8059:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8060:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8061:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 8062:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 8063:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8064:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8065:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8066:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8067:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8068:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 8069:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8070:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 4 accepted 1
 8071:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8072:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 3 accepted 1
 8073:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8074:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 8075:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8076:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 8077:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 8078:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8079:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8080:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 8081:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 8082:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8083:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 8084:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8085:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8086:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8087:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8088:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 8089:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 8090:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 8091:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8092:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8093:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8094:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8095:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8096:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8097: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8098: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8099: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8100: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 8101: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8102: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 8103: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 1 accepted 1
 8104: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 8105: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 8106: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8107: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8108: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8109:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8110:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8111:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8112:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8113:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 8114:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8115:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 8116:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 8117:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8118:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8119:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 8120:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 8121:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65100] accepted 1
 8122:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 8123:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8124:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 8125:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 3 accepted 1
 8126:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 8127:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 8128:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8129:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 8130:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 8131:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8132:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8133:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 8134:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 8135:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65096] accepted 1
 8136:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 8137:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8138:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 8139:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 4 accepted 1
 8140:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 8141:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 8142:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 8143:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8144:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8145:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 8146:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 8147:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8148:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8149:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8150:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8151:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8152:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 8153:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8154:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 3 accepted 1
 8155:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8156:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 4 accepted 1
 8157:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8158:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 8159:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8160:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 8161:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 8162:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8163:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8164:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 8165:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 8166:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8167:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 8168:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8169:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8170:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8171:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8172:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 8173:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 8174:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 8175:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8176:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8177:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8178:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8179:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8180:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8181: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8182: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8183: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8184: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 8185: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8186: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 8187: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 2 accepted 1
 8188: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 8189: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 8190: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8191: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8192: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8193:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8194:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8195:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8196:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8197:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 8198:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8199:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 8200:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 8201:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8202:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8203:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 8204:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 8205:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65100] accepted 1
 8206:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 8207:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8208:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 8209:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 1 accepted 1
 8210:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 8211:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 8212:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8213:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 8214:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 8215:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8216:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8217:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 8218:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 8219:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65096] accepted 1
 8220:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 8221:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8222:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 8223:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 4 accepted 1
 8224:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 8225:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 8226:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 8227:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8228:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8229:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 8230:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 8231:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8232:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8233:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8234:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8235:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8236:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 8237:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8238:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 1 accepted 1
 8239:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8240:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 4 accepted 1
 8241:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8242:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 8243:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8244:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 8245:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 8246:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8247:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8248:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 8249:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 8250:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8251:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 8252:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 8253:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 8254:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 8255:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 8256:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 8257:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 8258:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 8259:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 8260:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8261:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8262:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8263:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8264:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 8265:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 8266:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 8267:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8268:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8269:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8270:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8271:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8272:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8273: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8274: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8275: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8276: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 8277: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8278: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 8279: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 3 accepted 1
 8280: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 8281: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 8282: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8283: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8284: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8285:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8286:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8287:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8288:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8289:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 8290:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8291:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 8292:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 8293:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8294:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8295:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 8296:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 8297:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65100] accepted 1
 8298:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 8299:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8300:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 8301:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 0 accepted 1
 8302:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 8303:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 8304:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8305:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 8306:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 8307:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8308:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8309:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 8310:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 8311:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65096] accepted 1
 8312:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 8313:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8314:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 8315:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 3 accepted 1
 8316:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 8317:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 8318:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 8319:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8320:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8321:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 8322:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 8323:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8324:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8325:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8326:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8327:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8328:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 8329:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8330:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 0 accepted 1
 8331:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8332:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 3 accepted 1
 8333:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8334:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 8335:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8336:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 8337:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 8338:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8339:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8340:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 8341:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 8342:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8343:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 8344:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 8345:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
 8346:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 8347:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 8348:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 8349:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
 8350:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 8351:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 8352:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8353:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8354:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8355:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8356:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 8357:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 8358:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 8359:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8360:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8361:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8362:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8363:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8364:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8365: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8366: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8367: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8368: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 8369: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8370: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 8371: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 4 accepted 1
 8372: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 8373: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 8374: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8375: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8376: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8377:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8378:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8379:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8380:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8381:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 8382:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8383:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 8384:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 8385:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8386:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8387:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 8388:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 8389:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65100] accepted 1
 8390:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 8391:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8392:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 8393:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 0 accepted 1
 8394:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 8395:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 8396:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8397:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 8398:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 8399:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8400:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8401:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 8402:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 8403:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65096] accepted 1
 8404:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 8405:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8406:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 8407:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 1 accepted 1
 8408:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 8409:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 8410:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 8411:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8412:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8413:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 8414:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 8415:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8416:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8417:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8418:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8419:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8420:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 8421:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8422:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 0 accepted 1
 8423:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8424:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 1 accepted 1
 8425:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8426:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 8427:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8428:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 8429:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 8430:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8431:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8432:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 8433:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 8434:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8435:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 8436:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 8437:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
 8438:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 8439:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 8440:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 8441:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
 8442:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 8443:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 8444:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65052] accepted 1
 8445:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 8446:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 8447:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 8448:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 8449:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 8450:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 8451:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 8452:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[65044] accepted 1
 8453:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 8454:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 8455:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 8456:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65048] accepted 1
 8457:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
 8458:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 8459:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
 8460:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 8461:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65464  BUS_LOAD  MEM[65464] accepted 1
 8462:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=3  BUS_LOAD  MEM[296] accepted 1
 8463:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 8464:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 8465:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8466:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8467:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8468:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8469:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
 8470:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 8471:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 8472:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8473:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8474:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8475:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8476:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8477:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8478: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8479: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8480: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8481: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 8482: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8483: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 8484: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 5 accepted 1
 8485: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
 8486: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 8487: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8488: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8489: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8490:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8491:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8492:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8493:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
 8494:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 8495:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8496:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 8497:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
 8498:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8499:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8500:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 8501:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 8502:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65100] accepted 1
 8503:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 8504:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8505:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 8506:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 1 accepted 1
 8507:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
 8508:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 8509:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8510:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 8511:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
 8512:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8513:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8514:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 8515:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 8516:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65096] accepted 1
 8517:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 8518:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8519:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 8520:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 0 accepted 1
 8521:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
 8522:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
 8523:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 8524:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8525:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8526:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
 8527:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 8528:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8529:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8530:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8531:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8532:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8533:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
 8534:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8535:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 1 accepted 1
 8536:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8537:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 0 accepted 1
 8538:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8539:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
 8540:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8541:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
 8542:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 8543:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8544:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8545:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
 8546:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 8547:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8548:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 8549:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65048] accepted 1
 8550:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 8551:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 8552:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 8553:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65048] accepted 1
 8554:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 8555:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 8556:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 8557:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65052] accepted 1
 8558:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 8559:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 8560:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 8561:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 8562:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 8563:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 8564:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 8565:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[65044] accepted 1
 8566:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 8567:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 8568:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 8569:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65048] accepted 1
 8570:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 8571:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 8572:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 8573:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 8574:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65472  BUS_LOAD  MEM[65472] accepted 1
 8575:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 8576:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 8577:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 8578:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 8579:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 8580:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 8581:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8582:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 8583:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8584:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65068] accepted 1
 8585:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
 8586:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
 8587:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8588:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8589:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8590:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8591:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 8592:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65112] accepted 1
 8593:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=1  BUS_LOAD  MEM[840] accepted 1
 8594:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 8595:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=1  BUS_LOAD  MEM[848] accepted 1
 8596:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 8597:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=2  BUS_LOAD  MEM[856] accepted 1
 8598:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=3  BUS_LOAD  MEM[856] accepted 1
 8599:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=12  BUS_LOAD  MEM[864] accepted 1
 8600:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=12  BUS_LOAD  MEM[65088] accepted 1
 8601:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 8602:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 8603:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65472  BUS_LOAD  MEM[872] accepted 1
 8604:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65108] accepted 1
 8605:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=0  BUS_LOAD  MEM[872] accepted 1
 8606:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 8607:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=0  BUS_LOAD  MEM[880] accepted 1
 8608:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 8609:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65472  BUS_LOAD  MEM[65092] accepted 1
 8610:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=5  BUS_LOAD  MEM[880] accepted 1
 8611:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65472] = 5 accepted 1
 8612:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 8613:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65092] accepted 1
 8614:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=5  BUS_LOAD  MEM[888] accepted 1
 8615:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 8616:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=6  BUS_LOAD  MEM[896] accepted 1
 8617:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65080] accepted 1
 8618:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65084] accepted 1
 8619:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65088] accepted 1
 8620:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 8621:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 8622:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 8623:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65108] accepted 1
 8624:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=0  BUS_LOAD  MEM[65112] accepted 1
 8625:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=1  BUS_LOAD  MEM[912] accepted 1
 8626:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 8627:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 8628:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 8629:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 8630:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 8631:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 8632:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 8633:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=65008  BUS_STORE MEM[65068] = 920 accepted 1
 8634:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65064] = 65136 accepted 1
 8635:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 8636:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65072  BUS_LOAD  MEM[688] accepted 1
 8637:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 8638:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[65036] = 1 accepted 1
 8639:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[65032] = 0 accepted 1
 8640:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[65028] = 6 accepted 1
 8641:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 8642:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 8643:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 8644:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[65024] = 65460 accepted 1
 8645:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[65020] = 65428 accepted 1
 8646:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[65016] = 65396 accepted 1
 8647:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 8648:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 8649:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 8650:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[65028] accepted 1
 8651:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=6  BUS_LOAD  MEM[720] accepted 1
 8652:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 8653:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 8654:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 8655:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 8656:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[65052] = 0 accepted 1
 8657:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 8658: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 8659: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 8660: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 8661: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 8662: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 8663: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8664:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8665:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8666:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8667:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 8668:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 8669:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8670:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 8671:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 8672:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8673:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8674:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 8675:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 8676:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65036] accepted 1
 8677:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 8678:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8679:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 8680:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 3 accepted 1
 8681:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 8682:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 8683:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8684:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 8685:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 8686:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8687:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8688:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 8689:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 8690:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65032] accepted 1
 8691:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 8692:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8693:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 8694:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 1 accepted 1
 8695:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 8696:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 8697:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 8698:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8699:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8700:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 8701:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 8702:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8703:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8704:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8705:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8706:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8707:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 8708:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8709:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 3 accepted 1
 8710:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8711:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 1 accepted 1
 8712:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8713:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 8714:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8715:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 8716:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 8717:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8718:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8719:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 8720:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 8721:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8722:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 8723:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8724:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8725:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8726:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8727:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 8728:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 8729:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 8730:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8731:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8732:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8733:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8734:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8735:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8736: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8737: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8738: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 8739: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 8740: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8741: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 8742: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 1 accepted 1
 8743: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 8744: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 8745: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8746: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8747: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8748:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8749:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8750:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8751:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 8752:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 8753:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8754:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 8755:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 8756:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8757:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8758:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 8759:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 8760:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65036] accepted 1
 8761:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 8762:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8763:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 8764:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 2 accepted 1
 8765:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 8766:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 8767:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8768:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 8769:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 8770:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8771:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8772:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 8773:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 8774:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65032] accepted 1
 8775:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 8776:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8777:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 8778:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 2 accepted 1
 8779:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 8780:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 8781:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 8782:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8783:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8784:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 8785:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 8786:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8787:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8788:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8789:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8790:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8791:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 8792:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8793:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 2 accepted 1
 8794:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8795:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 2 accepted 1
 8796:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8797:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 8798:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8799:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 8800:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 8801:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8802:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8803:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 8804:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 8805:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8806:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 8807:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
 8808:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 8809:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 8810:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 8811:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64984] accepted 1
 8812:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 8813:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 8814:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 8815:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64988] accepted 1
 8816:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 8817:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 8818:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 8819:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 8820:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 8821:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 8822:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 8823:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[64980] accepted 1
 8824:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 8825:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 8826:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 8827:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64984] accepted 1
 8828:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 8829:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 8830:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 8831:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 8832:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65492  BUS_LOAD  MEM[65492] accepted 1
 8833:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=4  BUS_LOAD  MEM[296] accepted 1
 8834:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 8835:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 8836:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8837:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8838:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8839:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 8840:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
 8841:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 8842:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 8843:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8844:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8845:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8846:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8847:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 8848:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 8849: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 8850: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8851: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 8852: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 8853: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 8854: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 8855: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 2 accepted 1
 8856: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
 8857: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 8858: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 8859: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 8860: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 8861:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 8862:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8863:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 8864:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
 8865:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 8866:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 8867:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 8868:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
 8869:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 8870:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 8871:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 8872:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 8873:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65036] accepted 1
 8874:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
 8875:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 8876:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
 8877:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 0 accepted 1
 8878:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
 8879:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 8880:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 8881:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 8882:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
 8883:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 8884:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 8885:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 8886:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 8887:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65032] accepted 1
 8888:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
 8889:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 8890:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 8891:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 2 accepted 1
 8892:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
 8893:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
 8894:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 8895:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8896:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 8897:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
 8898:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
 8899:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 8900:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 8901:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8902:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 8903:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 8904:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
 8905:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 8906:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 0 accepted 1
 8907:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 8908:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 2 accepted 1
 8909:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 8910:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
 8911:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 8912:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
 8913:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
 8914:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 8915:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 8916:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
 8917:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
 8918:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 8919:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 8920:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
 8921:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
 8922:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 8923:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 8924:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64984] accepted 1
 8925:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
 8926:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 8927:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 8928:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64988] accepted 1
 8929:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
 8930:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 8931:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
 8932:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 8933:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
 8934:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
 8935:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
 8936:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[64980] accepted 1
 8937:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 8938:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 8939:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
 8940:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64984] accepted 1
 8941:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
 8942:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 8943:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
 8944:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 8945:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65468  BUS_LOAD  MEM[65468] accepted 1
 8946:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 8947:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 8948:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 8949:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 8950:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 8951:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 8952:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 8953:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 8954:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 8955:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[65004] accepted 1
 8956:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
 8957:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
 8958:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 8959:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 8960:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 8961:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 8962:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 8963:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[65048] accepted 1
 8964:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=0  BUS_LOAD  MEM[840] accepted 1
 8965:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 8966:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=0  BUS_LOAD  MEM[848] accepted 1
 8967:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 8968:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=0  BUS_LOAD  MEM[856] accepted 1
 8969:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=0  BUS_LOAD  MEM[856] accepted 1
 8970:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=0  BUS_LOAD  MEM[864] accepted 1
 8971:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=0  BUS_LOAD  MEM[65024] accepted 1
 8972:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 8973:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 8974:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65460  BUS_LOAD  MEM[872] accepted 1
 8975:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[65044] accepted 1
 8976:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=2  BUS_LOAD  MEM[872] accepted 1
 8977:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 8978:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=8  BUS_LOAD  MEM[880] accepted 1
 8979:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 8980:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65468  BUS_LOAD  MEM[65028] accepted 1
 8981:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=6  BUS_LOAD  MEM[880] accepted 1
 8982:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65468] = 6 accepted 1
 8983:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 8984:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[65028] accepted 1
 8985:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=6  BUS_LOAD  MEM[888] accepted 1
 8986:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 8987:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=7  BUS_LOAD  MEM[896] accepted 1
 8988:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[65016] accepted 1
 8989:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[65020] accepted 1
 8990:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[65024] accepted 1
 8991:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 8992:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 8993:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 8994:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[65044] accepted 1
 8995:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=2  BUS_LOAD  MEM[65048] accepted 1
 8996:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=0  BUS_LOAD  MEM[912] accepted 1
 8997:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 8998:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 8999:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 9000:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 9001:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 9002:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 9003:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 9004:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=64944  BUS_STORE MEM[65004] = 920 accepted 1
 9005:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[65000] = 65072 accepted 1
 9006:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 9007:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=65008  BUS_LOAD  MEM[688] accepted 1
 9008:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 9009:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[64972] = 0 accepted 1
 9010:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[64968] = 2 accepted 1
 9011:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[64964] = 7 accepted 1
 9012:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 9013:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 9014:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 9015:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[64960] = 65460 accepted 1
 9016:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[64956] = 65428 accepted 1
 9017:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[64952] = 65396 accepted 1
 9018:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 9019:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 9020:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 9021:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[64964] accepted 1
 9022:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=7  BUS_LOAD  MEM[720] accepted 1
 9023:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 9024:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 9025:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 9026:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 9027:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[64988] = 0 accepted 1
 9028:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 9029: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 9030: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 9031: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 9032: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9033: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 9034: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9035:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9036:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9037:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9038:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9039:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 9040:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9041:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 9042:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9043:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9044:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9045:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 9046:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 9047:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64972] accepted 1
 9048:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9049:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9050:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 9051:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 2 accepted 1
 9052:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9053:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 9054:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9055:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 9056:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9057:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9058:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9059:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 9060:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 9061:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64968] accepted 1
 9062:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9063:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9064:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 9065:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 3 accepted 1
 9066:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9067:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9068:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 9069:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9070:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9071:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9072:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 9073:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9074:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9075:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9076:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9077:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9078:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9079:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9080:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 2 accepted 1
 9081:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9082:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 3 accepted 1
 9083:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9084:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9085:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9086:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9087:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 9088:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9089:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 9090:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 9091:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 9092:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 9093:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 9094:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 9095:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
 9096:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 9097:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 9098:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64920] accepted 1
 9099:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
 9100:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 9101:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 9102:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9103:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9104:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9105:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9106:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9107:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9108:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9109:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9110:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9111:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9112:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9113:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9114:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9115: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9116: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9117: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9118: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 9119: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9120: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 9121: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 1 accepted 1
 9122: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9123: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 9124: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9125: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9126: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9127:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9128:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9129:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9130:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9131:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 9132:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9133:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 9134:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9135:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9136:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9137:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 9138:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 9139:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64972] accepted 1
 9140:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9141:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9142:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 9143:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 1 accepted 1
 9144:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9145:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 9146:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9147:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 9148:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9149:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9150:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9151:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 9152:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 9153:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64968] accepted 1
 9154:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9155:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9156:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 9157:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 4 accepted 1
 9158:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9159:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9160:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 9161:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9162:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9163:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9164:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 9165:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9166:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9167:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9168:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9169:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9170:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9171:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9172:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 1 accepted 1
 9173:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9174:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 4 accepted 1
 9175:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9176:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9177:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9178:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9179:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 9180:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9181:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 9182:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 9183:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 9184:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 9185:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 9186:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 9187:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=4  BUS_LOAD  MEM[232] accepted 1
 9188:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 9189:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 9190:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64920] accepted 1
 9191:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=4  BUS_LOAD  MEM[240] accepted 1
 9192:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 9193:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
 9194:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9195:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9196:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9197:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9198:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9199:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9200:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9201:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9202:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9203:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9204:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9205:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9206:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9207: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9208: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9209: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9210: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 9211: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9212: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 9213: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 2 accepted 1
 9214: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9215: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 9216: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9217: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9218: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9219:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9220:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9221:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9222:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9223:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 9224:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9225:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
 9226:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9227:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9228:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9229:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
 9230:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
 9231:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64972] accepted 1
 9232:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9233:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9234:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 9235:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = -1 accepted 1
 9236:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9237:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
 9238:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9239:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
 9240:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9241:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9242:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9243:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
 9244:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
 9245:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64968] accepted 1
 9246:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9247:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9248:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=4  BUS_LOAD  MEM[808] accepted 1
 9249:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 4 accepted 1
 9250:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9251:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9252:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=4  BUS_LOAD  MEM[808] accepted 1
 9253:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9254:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9255:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9256:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 9257:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9258:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9259:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9260:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9261:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9262:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9263:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9264:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = -1 accepted 1
 9265:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9266:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 4 accepted 1
 9267:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9268:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9269:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9270:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9271:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 9272:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9273:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 9274:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9275:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9276:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9277:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9278:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9279:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9280:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9281:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9282:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9283:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9284:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9285:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9286:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9287: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9288: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9289: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9290: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
 9291: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9292: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
 9293: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 3 accepted 1
 9294: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9295: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
 9296: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9297: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9298: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9299:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9300:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9301:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9302:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9303:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
 9304:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9305:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
 9306:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9307:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9308:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9309:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
 9310:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
 9311:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64972] accepted 1
 9312:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9313:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9314:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
 9315:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = -2 accepted 1
 9316:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9317:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
 9318:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9319:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
 9320:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9321:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9322:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9323:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
 9324:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
 9325:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64968] accepted 1
 9326:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9327:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9328:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 9329:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 3 accepted 1
 9330:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9331:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9332:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 9333:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9334:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9335:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9336:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
 9337:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9338:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9339:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9340:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9341:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9342:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9343:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9344:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = -2 accepted 1
 9345:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9346:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 3 accepted 1
 9347:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9348:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9349:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9350:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9351:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
 9352:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9353:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 9354:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9355:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9356:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9357:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9358:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9359:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9360:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9361:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9362:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9363:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9364:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9365:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9366:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9367: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9368: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9369: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9370: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
 9371: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9372: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
 9373: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 4 accepted 1
 9374: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9375: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
 9376: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9377: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9378: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9379:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9380:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9381:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9382:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9383:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
 9384:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9385:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
 9386:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9387:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9388:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9389:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
 9390:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
 9391:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64972] accepted 1
 9392:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9393:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9394:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
 9395:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = -2 accepted 1
 9396:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9397:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
 9398:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9399:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
 9400:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9401:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9402:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9403:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
 9404:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
 9405:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64968] accepted 1
 9406:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9407:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9408:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 9409:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 1 accepted 1
 9410:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9411:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9412:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 9413:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9414:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9415:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9416:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
 9417:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9418:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9419:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9420:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9421:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9422:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9423:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9424:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = -2 accepted 1
 9425:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9426:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 1 accepted 1
 9427:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9428:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9429:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9430:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9431:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
 9432:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9433:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 9434:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9435:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9436:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9437:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9438:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9439:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9440:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9441:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9442:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9443:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9444:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9445:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9446:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9447: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9448: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9449: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9450: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
 9451: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9452: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
 9453: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 5 accepted 1
 9454: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9455: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
 9456: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9457: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9458: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9459:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9460:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9461:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9462:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9463:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
 9464:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9465:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
 9466:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9467:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9468:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9469:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
 9470:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
 9471:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64972] accepted 1
 9472:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9473:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9474:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
 9475:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = -1 accepted 1
 9476:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9477:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
 9478:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9479:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
 9480:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9481:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9482:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9483:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
 9484:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
 9485:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64968] accepted 1
 9486:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9487:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9488:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 9489:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 0 accepted 1
 9490:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9491:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9492:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 9493:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9494:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9495:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9496:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
 9497:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9498:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9499:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9500:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9501:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9502:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9503:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9504:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = -1 accepted 1
 9505:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9506:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 0 accepted 1
 9507:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9508:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9509:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9510:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9511:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
 9512:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9513:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
 9514:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9515:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9516:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9517:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9518:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9519:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9520:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9521:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9522:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9523:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9524:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9525:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9526:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9527: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9528: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9529: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9530: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
 9531: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9532: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
 9533: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 6 accepted 1
 9534: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9535: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
 9536: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9537: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9538: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9539:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9540:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9541:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9542:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9543:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
 9544:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9545:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
 9546:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9547:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9548:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9549:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
 9550:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
 9551:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64972] accepted 1
 9552:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9553:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9554:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
 9555:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 1 accepted 1
 9556:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9557:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
 9558:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9559:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
 9560:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9561:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9562:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9563:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
 9564:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
 9565:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64968] accepted 1
 9566:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9567:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9568:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
 9569:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 0 accepted 1
 9570:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9571:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9572:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
 9573:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9574:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9575:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9576:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
 9577:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9578:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9579:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9580:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9581:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9582:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9583:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9584:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 1 accepted 1
 9585:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9586:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 0 accepted 1
 9587:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9588:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9589:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9590:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9591:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
 9592:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9593:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 9594:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 9595:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
 9596:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 9597:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 9598:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 9599:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
 9600:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 9601:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 9602:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64920] accepted 1
 9603:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
 9604:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 9605:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 9606:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64924] accepted 1
 9607:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=1  BUS_LOAD  MEM[248] accepted 1
 9608:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 9609:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=1  BUS_LOAD  MEM[256] accepted 1
 9610:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 9611:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=2  BUS_LOAD  MEM[264] accepted 1
 9612:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=3  BUS_LOAD  MEM[272] accepted 1
 9613:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=12  BUS_LOAD  MEM[272] accepted 1
 9614:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=12  BUS_LOAD  MEM[64916] accepted 1
 9615:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 9616:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 9617:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65472  BUS_LOAD  MEM[280] accepted 1
 9618:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64920] accepted 1
 9619:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
 9620:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 9621:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
 9622:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 9623:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65472  BUS_LOAD  MEM[65472] accepted 1
 9624:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=5  BUS_LOAD  MEM[296] accepted 1
 9625:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 9626:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 9627:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9628:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9629:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9630:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9631:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
 9632:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9633:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9634:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9635:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9636:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9637:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9638:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9639:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9640: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9641: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9642: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9643: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
 9644: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9645: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
 9646: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 7 accepted 1
 9647: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
 9648: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
 9649: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9650: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9651: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9652:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9653:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9654:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9655:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64988] accepted 1
 9656:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
 9657:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9658:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
 9659:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64956] accepted 1
 9660:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9661:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9662:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
 9663:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
 9664:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64972] accepted 1
 9665:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
 9666:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9667:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
 9668:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64984] = 2 accepted 1
 9669:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64988] accepted 1
 9670:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
 9671:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9672:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
 9673:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64952] accepted 1
 9674:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9675:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9676:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
 9677:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
 9678:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64968] accepted 1
 9679:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
 9680:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9681:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
 9682:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64980] = 1 accepted 1
 9683:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64960] accepted 1
 9684:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64980] accepted 1
 9685:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
 9686:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9687:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9688:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64984] accepted 1
 9689:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
 9690:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9691:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9692:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9693:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9694:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9695:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64912  BUS_STORE MEM[64940] = 65008 accepted 1
 9696:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9697:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64944  BUS_STORE MEM[64924] = 2 accepted 1
 9698:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9699:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64920] = 1 accepted 1
 9700:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9701:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64916] = 65460 accepted 1
 9702:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9703:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64924] accepted 1
 9704:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
 9705:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9706:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 9707:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64924] accepted 1
 9708:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
 9709:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 9710:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
 9711:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64920] accepted 1
 9712:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=1  BUS_LOAD  MEM[232] accepted 1
 9713:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
 9714:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
 9715:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64920] accepted 1
 9716:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=1  BUS_LOAD  MEM[240] accepted 1
 9717:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
 9718:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
 9719:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64924] accepted 1
 9720:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
 9721:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 9722:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
 9723:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
 9724:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
 9725:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
 9726:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
 9727:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[64916] accepted 1
 9728:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
 9729:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
 9730:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
 9731:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64920] accepted 1
 9732:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=1  BUS_LOAD  MEM[280] accepted 1
 9733:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
 9734:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=4  BUS_LOAD  MEM[288] accepted 1
 9735:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
 9736:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65488  BUS_LOAD  MEM[65488] accepted 1
 9737:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=-1  BUS_LOAD  MEM[296] accepted 1
 9738:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
 9739:  312:addi    | 308:jal     | 304:addi    | 304:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
 9740:  316:addi    | 312:addi    | 308:jal     | 304:addi    | 304:-       BUS_LOAD  MEM[312] accepted 1
 9741:  320:lw      | 316:addi    | 312:addi    | 308:jal     | 304:addi    r15=1  BUS_LOAD  MEM[312] accepted 1
 9742:  316:addi    |   0:-       |   0:-       |   0:-       | 308:jal     BUS_LOAD  MEM[312] accepted 1
 9743:  320:lw      | 316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9744:  324:addi    | 320:lw      | 316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[320] accepted 1
 9745:  328:jalr    | 324:addi    | 320:lw      | 316:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9746:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=1  BUS_LOAD  MEM[64940] accepted 1
 9747:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65008  BUS_LOAD  MEM[328] accepted 1
 9748:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64944  BUS_LOAD  MEM[328] accepted 1
 9749:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9750:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9751:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9752:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9753:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=1  BUS_LOAD  MEM[840] accepted 1
 9754:  844:-       | 840:addi    |   0:-       | 836:lw      | 832:beq     BUS_LOAD  MEM[64984] accepted 1
 9755:  844:slli    | 844:-       | 840:addi    |   0:-       | 836:lw      r14=2  BUS_LOAD  MEM[840] accepted 1
 9756:  848:add     | 844:slli    | 844:-       | 840:addi    |   0:-       BUS_LOAD  MEM[840] accepted 1
 9757:  852:slli    | 848:add     | 844:slli    | 844:-       | 840:addi    r15=2  BUS_LOAD  MEM[848] accepted 1
 9758:  856:addi    | 852:slli    | 848:add     | 844:slli    | 844:-       BUS_LOAD  MEM[848] accepted 1
 9759:  860:lw      | 856:addi    | 852:slli    | 848:add     | 844:slli    r15=4  BUS_LOAD  MEM[856] accepted 1
 9760:  864:add     | 860:lw      | 856:addi    | 852:slli    | 848:add     r15=6  BUS_LOAD  MEM[856] accepted 1
 9761:  868:-       | 864:add     | 860:lw      | 856:addi    | 852:slli    r15=24  BUS_LOAD  MEM[864] accepted 1
 9762:  868:-       | 864:add     |   0:-       | 860:lw      | 856:addi    r14=24  BUS_LOAD  MEM[64960] accepted 1
 9763:  868:lw      | 868:-       | 864:add     |   0:-       | 860:lw      r15=65460  BUS_LOAD  MEM[864] accepted 1
 9764:  872:slli    | 868:lw      | 868:-       | 864:add     |   0:-       BUS_LOAD  MEM[864] accepted 1
 9765:  876:-       | 872:slli    | 868:lw      | 868:-       | 864:add     r14=65484  BUS_LOAD  MEM[872] accepted 1
 9766:  876:-       | 872:slli    |   0:-       | 868:lw      | 868:-       BUS_LOAD  MEM[64980] accepted 1
 9767:  876:add     | 876:-       | 872:slli    |   0:-       | 868:lw      r15=1  BUS_LOAD  MEM[872] accepted 1
 9768:  880:lw      | 876:add     | 876:-       | 872:slli    |   0:-       BUS_LOAD  MEM[872] accepted 1
 9769:  884:sw      | 880:lw      | 876:add     | 876:-       | 872:slli    r15=4  BUS_LOAD  MEM[880] accepted 1
 9770:  888:-       | 884:sw      | 880:lw      | 876:add     | 876:-       BUS_LOAD  MEM[880] accepted 1
 9771:  888:-       | 884:sw      |   0:-       | 880:lw      | 876:add     r15=65488  BUS_LOAD  MEM[64964] accepted 1
 9772:  888:lw      | 888:-       | 884:sw      |   0:-       | 880:lw      r14=7  BUS_LOAD  MEM[880] accepted 1
 9773:  892:-       | 888:lw      | 888:-       | 884:sw      |   0:-       BUS_STORE MEM[65488] = 7 accepted 1
 9774:  892:addi    | 892:-       | 888:lw      | 888:-       | 884:sw      BUS_LOAD  MEM[888] accepted 1
 9775:  896:-       | 892:addi    | 892:-       | 888:lw      | 888:-       BUS_LOAD  MEM[64964] accepted 1
 9776:  896:lw      | 896:-       | 892:addi    | 892:-       | 888:lw      r15=7  BUS_LOAD  MEM[888] accepted 1
 9777:  900:lw      | 896:lw      | 896:-       | 892:addi    | 892:-       BUS_LOAD  MEM[896] accepted 1
 9778:  904:lw      | 900:lw      | 896:lw      | 896:-       | 892:addi    r12=8  BUS_LOAD  MEM[896] accepted 1
 9779:  908:-       | 904:lw      | 900:lw      | 896:lw      | 896:-       BUS_LOAD  MEM[64952] accepted 1
 9780:  908:-       | 908:-       | 904:lw      | 900:lw      | 896:lw      r15=65396  BUS_LOAD  MEM[64956] accepted 1
 9781:  908:-       | 908:-       | 908:-       | 904:lw      | 900:lw      r14=65428  BUS_LOAD  MEM[64960] accepted 1
 9782:  908:lw      | 908:-       | 908:-       | 908:-       | 904:lw      r13=65460  BUS_LOAD  MEM[904] accepted 1
 9783:  912:lw      | 908:lw      | 908:-       | 908:-       | 908:-       BUS_LOAD  MEM[904] accepted 1
 9784:  916:auipc   | 912:lw      | 908:lw      | 908:-       | 908:-       BUS_LOAD  MEM[912] accepted 1
 9785:  920:-       | 916:auipc   | 912:lw      | 908:lw      | 908:-       BUS_LOAD  MEM[64980] accepted 1
 9786:  920:-       | 920:-       | 916:auipc   | 912:lw      | 908:lw      r11=1  BUS_LOAD  MEM[64984] accepted 1
 9787:  920:jalr    | 920:-       | 920:-       | 916:auipc   | 912:lw      r10=2  BUS_LOAD  MEM[912] accepted 1
 9788:  924:addi    | 920:jalr    | 920:-       | 920:-       | 916:auipc   r1=912  BUS_LOAD  MEM[920] accepted 1
 9789:  928:addi    | 924:addi    | 920:jalr    | 920:-       | 920:-       BUS_LOAD  MEM[920] accepted 1
 9790:  932:bne     | 928:addi    | 924:addi    | 920:jalr    | 920:-       BUS_LOAD  MEM[928] accepted 1
 9791:  676:addi    |   0:-       |   0:-       |   0:-       | 920:jalr    r1=920  BUS_LOAD  MEM[672] accepted 1
 9792:  680:sw      | 676:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[672] accepted 1
 9793:  684:sw      | 680:sw      | 676:addi    |   0:-       |   0:-       BUS_LOAD  MEM[680] accepted 1
 9794:  688:addi    | 684:sw      | 680:sw      | 676:addi    |   0:-       BUS_LOAD  MEM[680] accepted 1
 9795:  692:-       | 688:addi    | 684:sw      | 680:sw      | 676:addi    r2=64880  BUS_STORE MEM[64940] = 920 accepted 1
 9796:  692:-       | 692:-       | 688:addi    | 684:sw      | 680:sw      BUS_STORE MEM[64936] = 65008 accepted 1
 9797:  692:sw      | 692:-       | 692:-       | 688:addi    | 684:sw      BUS_LOAD  MEM[688] accepted 1
 9798:  696:sw      | 692:sw      | 692:-       | 692:-       | 688:addi    r8=64944  BUS_LOAD  MEM[688] accepted 1
 9799:  700:sw      | 696:sw      | 692:sw      | 692:-       | 692:-       BUS_LOAD  MEM[696] accepted 1
 9800:  704:-       | 700:sw      | 696:sw      | 692:sw      | 692:-       BUS_STORE MEM[64908] = 2 accepted 1
 9801:  704:-       | 704:-       | 700:sw      | 696:sw      | 692:sw      BUS_STORE MEM[64904] = 1 accepted 1
 9802:  704:-       | 704:-       | 704:-       | 700:sw      | 696:sw      BUS_STORE MEM[64900] = 8 accepted 1
 9803:  704:sw      | 704:-       | 704:-       | 704:-       | 700:sw      BUS_LOAD  MEM[696] accepted 1
 9804:  708:sw      | 704:sw      | 704:-       | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 9805:  712:sw      | 708:sw      | 704:sw      | 704:-       | 704:-       BUS_LOAD  MEM[704] accepted 1
 9806:  716:-       | 712:sw      | 708:sw      | 704:sw      | 704:-       BUS_STORE MEM[64896] = 65460 accepted 1
 9807:  716:-       | 716:-       | 712:sw      | 708:sw      | 704:sw      BUS_STORE MEM[64892] = 65428 accepted 1
 9808:  716:-       | 716:-       | 716:-       | 712:sw      | 708:sw      BUS_STORE MEM[64888] = 65396 accepted 1
 9809:  716:lw      | 716:-       | 716:-       | 716:-       | 712:sw      BUS_LOAD  MEM[712] accepted 1
 9810:  720:addi    | 716:lw      | 716:-       | 716:-       | 716:-       BUS_LOAD  MEM[712] accepted 1
 9811:  724:bne     | 720:addi    | 716:lw      | 716:-       | 716:-       BUS_LOAD  MEM[720] accepted 1
 9812:  728:-       | 724:bne     | 720:addi    | 716:lw      | 716:-       BUS_LOAD  MEM[64900] accepted 1
 9813:  728:addi    | 728:-       | 724:bne     | 720:addi    | 716:lw      r14=8  BUS_LOAD  MEM[720] accepted 1
 9814:  732:jal     | 728:addi    | 728:-       | 724:bne     | 720:addi    r15=9  BUS_LOAD  MEM[728] accepted 1
 9815:  736:sw      |   0:-       |   0:-       |   0:-       | 724:bne     BUS_LOAD  MEM[728] accepted 1
 9816:  740:jal     | 736:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 9817:  744:lw      | 740:jal     | 736:sw      |   0:-       |   0:-       BUS_LOAD  MEM[736] accepted 1
 9818:  748:-       | 744:lw      | 740:jal     | 736:sw      |   0:-       BUS_STORE MEM[64924] = 0 accepted 1
 9819:  748:slli    | 748:-       | 744:lw      | 740:jal     | 736:sw      BUS_LOAD  MEM[744] accepted 1
 9820: 1008:lw      |   0:-       |   0:-       |   0:-       | 740:jal     BUS_LOAD  MEM[1000] accepted 1
 9821: 1012:addi    |1008:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 9822: 1016:bge     |1012:addi    |1008:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1008] accepted 1
 9823: 1020:-       |1016:bge     |1012:addi    |1008:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 9824: 1020:addi    |1020:-       |1016:bge     |1012:addi    |1008:lw      r14=0  BUS_LOAD  MEM[1016] accepted 1
 9825: 1024:addi    |1020:addi    |1020:-       |1016:bge     |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9826:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9827:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9828:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9829:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 9830:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=0  BUS_LOAD  MEM[744] accepted 1
 9831:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9832:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=0  BUS_LOAD  MEM[752] accepted 1
 9833:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 9834:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9835:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9836:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65428  BUS_LOAD  MEM[760] accepted 1
 9837:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65428] accepted 1
 9838:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64908] accepted 1
 9839:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 9840:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9841:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
 9842:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 4 accepted 1
 9843:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 9844:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=0  BUS_LOAD  MEM[776] accepted 1
 9845:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9846:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=0  BUS_LOAD  MEM[784] accepted 1
 9847:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 9848:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9849:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9850:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65396  BUS_LOAD  MEM[792] accepted 1
 9851:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65396] accepted 1
 9852:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64904] accepted 1
 9853:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 9854:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9855:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
 9856:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 2 accepted 1
 9857:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 9858:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 9859:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
 9860:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9861:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9862:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 9863:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
 9864:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9865:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9866:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9867:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9868:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9869:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 9870:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9871:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 4 accepted 1
 9872:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9873:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 2 accepted 1
 9874:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9875:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 9876:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9877:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 9878:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
 9879:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9880:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 9881:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 9882:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
 9883:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 9884:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 9885:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9886:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9887:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9888:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9889:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 9890:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 9891:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 9892:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9893:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9894:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9895:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9896:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9897:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9898: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9899: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9900: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 9901: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
 9902: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9903: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
 9904: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 1 accepted 1
 9905: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 9906: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
 9907: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9908: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9909: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9910:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9911:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9912:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9913:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 9914:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
 9915:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
 9916:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
 9917:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
 9918:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
 9919:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
 9920:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
 9921:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
 9922:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64908] accepted 1
 9923:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
 9924:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
 9925:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
 9926:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 3 accepted 1
 9927:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
 9928:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
 9929:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
 9930:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
 9931:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
 9932:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
 9933:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
 9934:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
 9935:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
 9936:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64904] accepted 1
 9937:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
 9938:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
 9939:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
 9940:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 3 accepted 1
 9941:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
 9942:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
 9943:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
 9944:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9945:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
 9946:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
 9947:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
 9948:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
 9949:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
 9950:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9951:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 9952:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 9953:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
 9954:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
 9955:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 3 accepted 1
 9956:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
 9957:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 3 accepted 1
 9958:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
 9959:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
 9960:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
 9961:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
 9962:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
 9963:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
 9964:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
 9965:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
 9966:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
 9967:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
 9968:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
 9969:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9970:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
 9971:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
 9972:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
 9973:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
 9974:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
 9975:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
 9976:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
 9977:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
 9978:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
 9979:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 9980:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
 9981:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
 9982: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
 9983: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9984: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 9985: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
 9986: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
 9987: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
 9988: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 2 accepted 1
 9989: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
 9990: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
 9991: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
 9992: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
 9993: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
 9994:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
 9995:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9996:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
 9997:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
 9998:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
 9999:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10000:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
10001:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
10002:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10003:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10004:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
10005:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
10006:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64908] accepted 1
10007:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
10008:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10009:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
10010:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 1 accepted 1
10011:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
10012:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
10013:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10014:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
10015:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
10016:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10017:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10018:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
10019:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
10020:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[64904] accepted 1
10021:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
10022:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10023:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
10024:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 3 accepted 1
10025:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
10026:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
10027:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
10028:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10029:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10030:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
10031:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
10032:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10033:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10034:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10035:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10036:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10037:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
10038:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10039:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 1 accepted 1
10040:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10041:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 3 accepted 1
10042:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10043:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
10044:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10045:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
10046:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
10047:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10048:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10049:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
10050:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
10051:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10052:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
10053:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
10054:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
10055:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
10056:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
10057:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
10058:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
10059:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
10060:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
10061:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10062:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10063:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10064:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10065:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
10066:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
10067:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
10068:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10069:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10070:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10071:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10072:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10073:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10074: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10075: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10076: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10077: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
10078: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10079: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
10080: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 3 accepted 1
10081: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
10082: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
10083: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10084: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10085: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10086:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10087:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10088:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10089:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10090:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
10091:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10092:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
10093:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
10094:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10095:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10096:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
10097:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
10098:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64908] accepted 1
10099:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
10100:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10101:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
10102:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 0 accepted 1
10103:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
10104:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
10105:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10106:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
10107:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
10108:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10109:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10110:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
10111:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
10112:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[64904] accepted 1
10113:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
10114:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10115:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
10116:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 2 accepted 1
10117:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
10118:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
10119:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
10120:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10121:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10122:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
10123:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
10124:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10125:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10126:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10127:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10128:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10129:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
10130:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10131:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 0 accepted 1
10132:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10133:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 2 accepted 1
10134:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10135:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
10136:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10137:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
10138:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
10139:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10140:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10141:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
10142:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
10143:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10144:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
10145:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
10146:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=2  BUS_LOAD  MEM[232] accepted 1
10147:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
10148:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
10149:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
10150:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=2  BUS_LOAD  MEM[240] accepted 1
10151:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
10152:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
10153:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64860] accepted 1
10154:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
10155:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
10156:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
10157:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
10158:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
10159:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
10160:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
10161:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[64852] accepted 1
10162:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
10163:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
10164:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
10165:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64856] accepted 1
10166:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=2  BUS_LOAD  MEM[280] accepted 1
10167:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
10168:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=8  BUS_LOAD  MEM[288] accepted 1
10169:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
10170:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65468  BUS_LOAD  MEM[65468] accepted 1
10171:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=6  BUS_LOAD  MEM[296] accepted 1
10172:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
10173:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
10174:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10175:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10176:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10177:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10178:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
10179:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
10180:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
10181:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10182:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10183:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10184:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10185:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10186:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10187: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10188: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10189: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10190: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
10191: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10192: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
10193: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 4 accepted 1
10194: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
10195: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
10196: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10197: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10198: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10199:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10200:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10201:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10202:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10203:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
10204:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10205:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
10206:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
10207:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10208:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10209:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
10210:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
10211:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[64908] accepted 1
10212:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
10213:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10214:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
10215:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 0 accepted 1
10216:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
10217:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
10218:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10219:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
10220:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
10221:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10222:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10223:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
10224:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
10225:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64904] accepted 1
10226:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
10227:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10228:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
10229:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 0 accepted 1
10230:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
10231:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
10232:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
10233:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10234:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10235:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
10236:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
10237:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10238:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10239:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10240:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10241:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10242:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
10243:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10244:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 0 accepted 1
10245:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10246:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 0 accepted 1
10247:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10248:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
10249:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10250:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
10251:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
10252:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10253:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10254:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
10255:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
10256:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10257:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
10258:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
10259:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
10260:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
10261:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
10262:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[64856] accepted 1
10263:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
10264:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
10265:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
10266:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[64860] accepted 1
10267:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=0  BUS_LOAD  MEM[248] accepted 1
10268:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
10269:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=0  BUS_LOAD  MEM[256] accepted 1
10270:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
10271:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=0  BUS_LOAD  MEM[264] accepted 1
10272:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=0  BUS_LOAD  MEM[272] accepted 1
10273:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=0  BUS_LOAD  MEM[272] accepted 1
10274:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=0  BUS_LOAD  MEM[64852] accepted 1
10275:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
10276:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
10277:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65460  BUS_LOAD  MEM[280] accepted 1
10278:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[64856] accepted 1
10279:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
10280:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
10281:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
10282:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
10283:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65460  BUS_LOAD  MEM[65460] accepted 1
10284:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=0  BUS_LOAD  MEM[296] accepted 1
10285:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
10286:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
10287:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10288:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10289:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10290:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10291:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
10292:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
10293:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
10294:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10295:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10296:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10297:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10298:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10299:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10300: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10301: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10302: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10303: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
10304: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10305: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
10306: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 5 accepted 1
10307: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
10308: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
10309: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10310: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10311: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10312:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10313:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10314:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10315:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10316:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
10317:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10318:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
10319:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
10320:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10321:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10322:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
10323:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
10324:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[64908] accepted 1
10325:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
10326:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10327:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
10328:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 1 accepted 1
10329:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
10330:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
10331:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10332:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
10333:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
10334:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10335:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10336:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
10337:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
10338:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64904] accepted 1
10339:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
10340:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10341:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
10342:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = -1 accepted 1
10343:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
10344:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
10345:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
10346:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10347:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10348:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
10349:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
10350:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10351:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10352:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10353:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10354:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10355:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
10356:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10357:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 1 accepted 1
10358:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10359:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = -1 accepted 1
10360:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10361:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
10362:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10363:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
10364:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
10365:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10366:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10367:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
10368:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
10369:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10370:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
10371:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64856] accepted 1
10372:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
10373:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
10374:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
10375:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10376:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10377:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10378:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10379:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
10380:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
10381:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
10382:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10383:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10384:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10385:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10386:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10387:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10388: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10389: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10390: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10391: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
10392: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10393: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
10394: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 6 accepted 1
10395: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
10396: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
10397: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10398: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10399: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10400:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10401:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10402:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10403:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10404:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
10405:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10406:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
10407:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
10408:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10409:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10410:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
10411:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
10412:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[64908] accepted 1
10413:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
10414:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10415:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
10416:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 3 accepted 1
10417:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
10418:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
10419:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10420:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
10421:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
10422:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10423:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10424:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
10425:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
10426:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[64904] accepted 1
10427:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
10428:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10429:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
10430:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = -1 accepted 1
10431:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
10432:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
10433:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
10434:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10435:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10436:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
10437:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
10438:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10439:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10440:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10441:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10442:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10443:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
10444:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10445:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 3 accepted 1
10446:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10447:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = -1 accepted 1
10448:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10449:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
10450:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10451:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
10452:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
10453:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10454:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10455:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
10456:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
10457:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10458:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
10459:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10460:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10461:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10462:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10463:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
10464:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
10465:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
10466:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10467:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10468:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10469:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10470:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10471:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10472: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10473: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10474: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10475: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
10476: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10477: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
10478: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 7 accepted 1
10479: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
10480: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
10481: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10482: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10483: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10484:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10485:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10486:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10487:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10488:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
10489:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10490:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
10491:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[64892] accepted 1
10492:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10493:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10494:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
10495:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
10496:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[64908] accepted 1
10497:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
10498:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10499:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
10500:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[64920] = 4 accepted 1
10501:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[64924] accepted 1
10502:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
10503:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10504:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
10505:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[64888] accepted 1
10506:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10507:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10508:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
10509:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
10510:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[64904] accepted 1
10511:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
10512:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10513:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
10514:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[64916] = 0 accepted 1
10515:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[64896] accepted 1
10516:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[64916] accepted 1
10517:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
10518:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10519:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10520:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[64920] accepted 1
10521:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
10522:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10523:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10524:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10525:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10526:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10527:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64848  BUS_STORE MEM[64876] = 64944 accepted 1
10528:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10529:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=64880  BUS_STORE MEM[64860] = 4 accepted 1
10530:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10531:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64856] = 0 accepted 1
10532:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10533:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64852] = 65460 accepted 1
10534:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10535:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64860] accepted 1
10536:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
10537:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10538:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10539:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64860] accepted 1
10540:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
10541:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10542:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
10543:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10544:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10545:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10546:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10547:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[64876] accepted 1
10548:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=64944  BUS_LOAD  MEM[328] accepted 1
10549:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=64880  BUS_LOAD  MEM[328] accepted 1
10550:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10551:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10552:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10553:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10554:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10555:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10556: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10557: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10558: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[64924] accepted 1
10559: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
10560: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10561: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
10562: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64924] = 8 accepted 1
10563: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64924] accepted 1
10564: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
10565: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10566: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10567: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10568: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
10569: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
10570: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[64940] accepted 1
10571: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[64936] accepted 1
10572: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65008  BUS_LOAD  MEM[1032] accepted 1
10573: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=64944  BUS_LOAD  MEM[1040] accepted 1
10574: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
10575: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
10576:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
10577:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
10578:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
10579:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
10580:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
10581:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
10582:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
10583:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
10584:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
10585:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[64984] accepted 1
10586:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=2  BUS_LOAD  MEM[944] accepted 1
10587:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
10588:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=2  BUS_LOAD  MEM[952] accepted 1
10589:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
10590:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=4  BUS_LOAD  MEM[960] accepted 1
10591:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=6  BUS_LOAD  MEM[968] accepted 1
10592:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=24  BUS_LOAD  MEM[968] accepted 1
10593:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=24  BUS_LOAD  MEM[64960] accepted 1
10594:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
10595:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
10596:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65484  BUS_LOAD  MEM[976] accepted 1
10597:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[64980] accepted 1
10598:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=1  BUS_LOAD  MEM[976] accepted 1
10599:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
10600:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=4  BUS_LOAD  MEM[984] accepted 1
10601:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
10602: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65488  BUS_LOAD  MEM[992] accepted 1
10603: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65488] = -1 accepted 1
10604: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[64988] accepted 1
10605: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
10606: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10607: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
10608: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[64988] = 8 accepted 1
10609: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[64988] accepted 1
10610: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
10611: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10612: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10613: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10614: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
10615: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
10616: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
10617: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65000] accepted 1
10618: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65072  BUS_LOAD  MEM[1032] accepted 1
10619: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65008  BUS_LOAD  MEM[1040] accepted 1
10620: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
10621: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
10622:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
10623:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
10624:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
10625:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
10626:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
10627:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
10628:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
10629:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
10630:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
10631:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65048] accepted 1
10632:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=0  BUS_LOAD  MEM[944] accepted 1
10633:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
10634:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=0  BUS_LOAD  MEM[952] accepted 1
10635:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
10636:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=0  BUS_LOAD  MEM[960] accepted 1
10637:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=0  BUS_LOAD  MEM[968] accepted 1
10638:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=0  BUS_LOAD  MEM[968] accepted 1
10639:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=0  BUS_LOAD  MEM[65024] accepted 1
10640:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
10641:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
10642:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65460  BUS_LOAD  MEM[976] accepted 1
10643:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65044] accepted 1
10644:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=2  BUS_LOAD  MEM[976] accepted 1
10645:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
10646:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=8  BUS_LOAD  MEM[984] accepted 1
10647:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
10648: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65468  BUS_LOAD  MEM[992] accepted 1
10649: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65468] = -1 accepted 1
10650: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65052] accepted 1
10651: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
10652: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10653: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
10654: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 3 accepted 1
10655: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
10656: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
10657: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10658: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10659: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10660:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10661:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10662:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10663:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10664:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
10665:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10666:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
10667:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
10668:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10669:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10670:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
10671:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
10672:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65036] accepted 1
10673:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
10674:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10675:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
10676:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = -1 accepted 1
10677:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
10678:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
10679:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10680:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
10681:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
10682:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10683:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10684:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
10685:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
10686:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65032] accepted 1
10687:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
10688:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10689:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
10690:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = 1 accepted 1
10691:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
10692:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
10693:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
10694:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10695:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10696:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
10697:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
10698:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10699:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10700:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10701:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10702:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10703:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
10704:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10705:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = -1 accepted 1
10706:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10707:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = 1 accepted 1
10708:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10709:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
10710:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10711:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
10712:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
10713:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10714:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
10715:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10716:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10717:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10718:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10719:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
10720:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
10721:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
10722:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10723:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10724:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10725:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10726:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10727:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10728: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10729: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10730: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10731: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
10732: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10733: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
10734: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 4 accepted 1
10735: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
10736: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
10737: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10738: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10739: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10740:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10741:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10742:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10743:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10744:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
10745:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10746:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
10747:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
10748:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10749:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10750:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
10751:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
10752:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65036] accepted 1
10753:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
10754:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10755:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
10756:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = -1 accepted 1
10757:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
10758:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
10759:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10760:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
10761:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
10762:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10763:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10764:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
10765:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
10766:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65032] accepted 1
10767:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
10768:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10769:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
10770:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = -1 accepted 1
10771:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
10772:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
10773:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
10774:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10775:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10776:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
10777:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
10778:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10779:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10780:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10781:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10782:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10783:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
10784:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10785:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = -1 accepted 1
10786:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10787:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = -1 accepted 1
10788:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10789:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
10790:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10791:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
10792:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
10793:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10794:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
10795:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10796:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10797:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10798:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10799:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
10800:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
10801:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
10802:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10803:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10804:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10805:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10806:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10807:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10808: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10809: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10810: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10811: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
10812: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10813: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
10814: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 5 accepted 1
10815: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
10816: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
10817: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10818: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10819: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10820:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10821:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10822:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10823:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10824:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
10825:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10826:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
10827:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
10828:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10829:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10830:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
10831:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
10832:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65036] accepted 1
10833:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
10834:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10835:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
10836:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 0 accepted 1
10837:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
10838:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
10839:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10840:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
10841:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
10842:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10843:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10844:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
10845:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
10846:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65032] accepted 1
10847:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
10848:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10849:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
10850:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = -2 accepted 1
10851:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
10852:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
10853:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
10854:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10855:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10856:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
10857:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
10858:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10859:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10860:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10861:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10862:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10863:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
10864:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10865:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 0 accepted 1
10866:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10867:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = -2 accepted 1
10868:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10869:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
10870:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10871:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
10872:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
10873:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10874:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10875:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
10876:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
10877:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10878:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
10879:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
10880:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
10881:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
10882:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
10883:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10884:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10885:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10886:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10887:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
10888:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
10889:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
10890:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10891:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10892:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10893:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10894:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10895:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10896: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10897: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10898: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10899: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
10900: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10901: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
10902: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 6 accepted 1
10903: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
10904: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
10905: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10906: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10907: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10908:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10909:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10910:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10911:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10912:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
10913:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
10914:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
10915:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
10916:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
10917:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
10918:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
10919:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
10920:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65036] accepted 1
10921:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
10922:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
10923:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
10924:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 2 accepted 1
10925:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
10926:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
10927:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
10928:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
10929:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
10930:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
10931:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
10932:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
10933:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
10934:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65032] accepted 1
10935:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
10936:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
10937:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
10938:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = -2 accepted 1
10939:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
10940:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
10941:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
10942:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10943:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
10944:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
10945:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
10946:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
10947:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
10948:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10949:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
10950:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
10951:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
10952:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
10953:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 2 accepted 1
10954:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
10955:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = -2 accepted 1
10956:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
10957:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
10958:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
10959:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
10960:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
10961:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
10962:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
10963:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
10964:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
10965:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
10966:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
10967:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[64984] accepted 1
10968:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
10969:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
10970:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
10971:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10972:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
10973:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
10974:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
10975:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
10976:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
10977:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
10978:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
10979:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
10980:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
10981:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
10982:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
10983:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
10984: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
10985: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
10986: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
10987: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
10988: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
10989: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
10990: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 7 accepted 1
10991: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
10992: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
10993: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
10994: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
10995: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
10996:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
10997:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10998:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
10999:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
11000:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
11001:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11002:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
11003:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65020] accepted 1
11004:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11005:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11006:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
11007:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
11008:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65036] accepted 1
11009:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
11010:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11011:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
11012:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65048] = 3 accepted 1
11013:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65052] accepted 1
11014:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
11015:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11016:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
11017:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65016] accepted 1
11018:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11019:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11020:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
11021:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
11022:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65032] accepted 1
11023:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
11024:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11025:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
11026:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65044] = -1 accepted 1
11027:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65024] accepted 1
11028:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65044] accepted 1
11029:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
11030:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11031:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11032:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65048] accepted 1
11033:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
11034:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11035:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11036:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11037:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11038:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11039:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=64976  BUS_STORE MEM[65004] = 65072 accepted 1
11040:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11041:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65008  BUS_STORE MEM[64988] = 3 accepted 1
11042:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11043:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[64984] = -1 accepted 1
11044:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11045:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[64980] = 65460 accepted 1
11046:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11047:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[64988] accepted 1
11048:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
11049:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11050:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
11051:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[64988] accepted 1
11052:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
11053:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
11054:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
11055:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11056:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11057:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11058:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11059:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65004] accepted 1
11060:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65072  BUS_LOAD  MEM[328] accepted 1
11061:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65008  BUS_LOAD  MEM[328] accepted 1
11062:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11063:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11064:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11065:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11066:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11067:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11068: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11069: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11070: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65052] accepted 1
11071: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
11072: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11073: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
11074: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65052] = 8 accepted 1
11075: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65052] accepted 1
11076: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
11077: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11078: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11079: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11080: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
11081: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
11082: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
11083: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65064] accepted 1
11084: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65136  BUS_LOAD  MEM[1032] accepted 1
11085: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65072  BUS_LOAD  MEM[1040] accepted 1
11086: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
11087: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
11088:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
11089:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
11090:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
11091:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
11092:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
11093:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
11094:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
11095:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
11096:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
11097:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65112] accepted 1
11098:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=1  BUS_LOAD  MEM[944] accepted 1
11099:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
11100:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=1  BUS_LOAD  MEM[952] accepted 1
11101:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
11102:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=2  BUS_LOAD  MEM[960] accepted 1
11103:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=3  BUS_LOAD  MEM[968] accepted 1
11104:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=12  BUS_LOAD  MEM[968] accepted 1
11105:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=12  BUS_LOAD  MEM[65088] accepted 1
11106:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
11107:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
11108:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65472  BUS_LOAD  MEM[976] accepted 1
11109:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65108] accepted 1
11110:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=0  BUS_LOAD  MEM[976] accepted 1
11111:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
11112:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=0  BUS_LOAD  MEM[984] accepted 1
11113:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
11114: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65472  BUS_LOAD  MEM[992] accepted 1
11115: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65472] = -1 accepted 1
11116: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65116] accepted 1
11117: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
11118: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11119: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
11120: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 6 accepted 1
11121: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
11122: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
11123: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11124: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11125: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11126:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11127:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11128:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11129:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
11130:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
11131:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11132:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
11133:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
11134:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11135:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11136:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
11137:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
11138:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65100] accepted 1
11139:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
11140:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11141:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
11142:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 3 accepted 1
11143:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
11144:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
11145:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11146:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
11147:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
11148:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11149:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11150:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
11151:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
11152:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65096] accepted 1
11153:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
11154:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11155:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
11156:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 0 accepted 1
11157:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
11158:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
11159:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
11160:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11161:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11162:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
11163:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
11164:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11165:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11166:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11167:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11168:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11169:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
11170:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11171:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 3 accepted 1
11172:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11173:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 0 accepted 1
11174:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11175:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
11176:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11177:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
11178:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
11179:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11180:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
11181:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
11182:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
11183:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
11184:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
11185:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11186:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11187:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11188:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11189:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
11190:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
11191:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
11192:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11193:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11194:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11195:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11196:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11197:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11198: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11199: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11200: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
11201: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
11202: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11203: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
11204: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 7 accepted 1
11205: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
11206: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
11207: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11208: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11209: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11210:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11211:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11212:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11213:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
11214:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
11215:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11216:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
11217:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65084] accepted 1
11218:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11219:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11220:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
11221:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
11222:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65100] accepted 1
11223:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
11224:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11225:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
11226:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65112] = 4 accepted 1
11227:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65116] accepted 1
11228:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
11229:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11230:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
11231:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65080] accepted 1
11232:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11233:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11234:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
11235:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
11236:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65096] accepted 1
11237:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
11238:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11239:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
11240:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65108] = 1 accepted 1
11241:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65088] accepted 1
11242:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65108] accepted 1
11243:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
11244:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11245:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11246:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65112] accepted 1
11247:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
11248:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11249:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11250:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11251:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11252:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11253:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65040  BUS_STORE MEM[65068] = 65136 accepted 1
11254:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11255:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65072  BUS_STORE MEM[65052] = 4 accepted 1
11256:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11257:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65048] = 1 accepted 1
11258:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11259:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65044] = 65460 accepted 1
11260:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11261:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65052] accepted 1
11262:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
11263:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11264:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
11265:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65052] accepted 1
11266:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
11267:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
11268:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
11269:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11270:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11271:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11272:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11273:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65068] accepted 1
11274:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65136  BUS_LOAD  MEM[328] accepted 1
11275:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65072  BUS_LOAD  MEM[328] accepted 1
11276:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11277:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11278:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11279:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11280:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11281:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11282: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11283: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11284: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65116] accepted 1
11285: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
11286: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11287: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
11288: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65116] = 8 accepted 1
11289: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65116] accepted 1
11290: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
11291: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11292: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11293: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11294: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
11295: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
11296: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11297: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65128] accepted 1
11298: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65200  BUS_LOAD  MEM[1032] accepted 1
11299: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65136  BUS_LOAD  MEM[1040] accepted 1
11300: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
11301: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
11302:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
11303:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
11304:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
11305:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
11306:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
11307:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
11308:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
11309:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
11310:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
11311:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65176] accepted 1
11312:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=2  BUS_LOAD  MEM[944] accepted 1
11313:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
11314:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=2  BUS_LOAD  MEM[952] accepted 1
11315:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
11316:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=4  BUS_LOAD  MEM[960] accepted 1
11317:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=6  BUS_LOAD  MEM[968] accepted 1
11318:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=24  BUS_LOAD  MEM[968] accepted 1
11319:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=24  BUS_LOAD  MEM[65152] accepted 1
11320:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
11321:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
11322:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65484  BUS_LOAD  MEM[976] accepted 1
11323:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65172] accepted 1
11324:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=2  BUS_LOAD  MEM[976] accepted 1
11325:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
11326:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=8  BUS_LOAD  MEM[984] accepted 1
11327:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
11328: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65492  BUS_LOAD  MEM[992] accepted 1
11329: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65492] = -1 accepted 1
11330: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65180] accepted 1
11331: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=0  BUS_LOAD  MEM[1000] accepted 1
11332: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11333: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=1  BUS_LOAD  MEM[1008] accepted 1
11334: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 1 accepted 1
11335: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11336: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=1  BUS_LOAD  MEM[1008] accepted 1
11337: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11338: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11339: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11340:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11341:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11342:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11343:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11344:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=1  BUS_LOAD  MEM[744] accepted 1
11345:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11346:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=4  BUS_LOAD  MEM[752] accepted 1
11347:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11348:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11349:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11350:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65432  BUS_LOAD  MEM[760] accepted 1
11351:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65432] accepted 1
11352:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65164] accepted 1
11353:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11354:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11355:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
11356:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 1 accepted 1
11357:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11358:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=1  BUS_LOAD  MEM[776] accepted 1
11359:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11360:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=4  BUS_LOAD  MEM[784] accepted 1
11361:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11362:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11363:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11364:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65400  BUS_LOAD  MEM[792] accepted 1
11365:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65400] accepted 1
11366:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65160] accepted 1
11367:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11368:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11369:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
11370:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 3 accepted 1
11371:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11372:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11373:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
11374:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11375:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11376:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11377:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
11378:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11379:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11380:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11381:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11382:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11383:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11384:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11385:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 1 accepted 1
11386:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11387:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 3 accepted 1
11388:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11389:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11390:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11391:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11392:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
11393:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11394:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
11395:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
11396:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
11397:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
11398:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
11399:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
11400:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=3  BUS_LOAD  MEM[232] accepted 1
11401:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
11402:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
11403:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65112] accepted 1
11404:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=3  BUS_LOAD  MEM[240] accepted 1
11405:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
11406:  312:addi    |   0:-       |   0:-       |   0:-       | 244:blt     BUS_LOAD  MEM[304] accepted 1
11407:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11408:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11409:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11410:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11411:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11412:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11413:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11414:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11415:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11416:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11417:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11418:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11419:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11420: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11421: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11422: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11423: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
11424: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11425: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
11426: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 2 accepted 1
11427: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11428: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
11429: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11430: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11431: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11432:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11433:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11434:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11435:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11436:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
11437:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11438:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
11439:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11440:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11441:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11442:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
11443:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
11444:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65164] accepted 1
11445:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11446:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11447:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
11448:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = -1 accepted 1
11449:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11450:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
11451:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11452:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
11453:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11454:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11455:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11456:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
11457:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
11458:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65160] accepted 1
11459:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11460:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11461:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=3  BUS_LOAD  MEM[808] accepted 1
11462:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 3 accepted 1
11463:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11464:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11465:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=3  BUS_LOAD  MEM[808] accepted 1
11466:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11467:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11468:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11469:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
11470:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11471:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11472:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11473:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11474:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11475:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11476:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11477:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = -1 accepted 1
11478:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11479:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 3 accepted 1
11480:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11481:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11482:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11483:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11484:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
11485:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11486:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
11487:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11488:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11489:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11490:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11491:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11492:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11493:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11494:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11495:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11496:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11497:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11498:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11499:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11500: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11501: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11502: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11503: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
11504: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11505: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
11506: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 3 accepted 1
11507: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11508: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
11509: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11510: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11511: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11512:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11513:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11514:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11515:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11516:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
11517:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11518:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
11519:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11520:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11521:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11522:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
11523:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
11524:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65164] accepted 1
11525:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11526:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11527:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
11528:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = -2 accepted 1
11529:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11530:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
11531:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11532:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
11533:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11534:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11535:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11536:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
11537:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
11538:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65160] accepted 1
11539:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11540:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11541:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
11542:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 2 accepted 1
11543:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11544:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11545:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
11546:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11547:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11548:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11549:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
11550:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11551:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11552:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11553:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11554:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11555:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11556:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11557:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = -2 accepted 1
11558:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11559:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 2 accepted 1
11560:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11561:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11562:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11563:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11564:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
11565:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11566:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
11567:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11568:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11569:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11570:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11571:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11572:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11573:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11574:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11575:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11576:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11577:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11578:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11579:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11580: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11581: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11582: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11583: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
11584: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11585: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
11586: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 4 accepted 1
11587: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11588: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
11589: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11590: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11591: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11592:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11593:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11594:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11595:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11596:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
11597:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11598:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
11599:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11600:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11601:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11602:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
11603:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
11604:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65164] accepted 1
11605:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11606:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11607:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
11608:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = -2 accepted 1
11609:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11610:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
11611:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11612:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
11613:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11614:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11615:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11616:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
11617:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
11618:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65160] accepted 1
11619:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11620:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11621:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
11622:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 0 accepted 1
11623:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11624:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11625:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
11626:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11627:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11628:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11629:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
11630:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11631:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11632:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11633:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11634:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11635:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11636:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11637:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = -2 accepted 1
11638:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11639:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 0 accepted 1
11640:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11641:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11642:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11643:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11644:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
11645:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11646:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
11647:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11648:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11649:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11650:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11651:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11652:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11653:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11654:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11655:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11656:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11657:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11658:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11659:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11660: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11661: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11662: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11663: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
11664: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11665: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
11666: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 5 accepted 1
11667: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11668: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
11669: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11670: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11671: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11672:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11673:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11674:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11675:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11676:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
11677:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11678:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
11679:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11680:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11681:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11682:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
11683:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
11684:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65164] accepted 1
11685:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11686:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11687:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
11688:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = -1 accepted 1
11689:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11690:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
11691:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11692:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
11693:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11694:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11695:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11696:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
11697:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
11698:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65160] accepted 1
11699:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11700:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11701:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
11702:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = -1 accepted 1
11703:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11704:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11705:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
11706:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11707:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11708:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11709:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
11710:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11711:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11712:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11713:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11714:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11715:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11716:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11717:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = -1 accepted 1
11718:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11719:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = -1 accepted 1
11720:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11721:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11722:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11723:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11724:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
11725:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11726:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
11727:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11728:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11729:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11730:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11731:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11732:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11733:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11734:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11735:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11736:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11737:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11738:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11739:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11740: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11741: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11742: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11743: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
11744: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11745: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
11746: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 6 accepted 1
11747: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11748: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
11749: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11750: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11751: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11752:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11753:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11754:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11755:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11756:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
11757:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11758:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
11759:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11760:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11761:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11762:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
11763:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
11764:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65164] accepted 1
11765:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11766:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11767:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
11768:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 1 accepted 1
11769:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11770:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
11771:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11772:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
11773:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11774:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11775:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11776:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
11777:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
11778:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65160] accepted 1
11779:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11780:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11781:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
11782:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = -1 accepted 1
11783:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11784:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11785:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
11786:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11787:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11788:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11789:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
11790:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11791:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11792:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11793:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11794:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11795:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11796:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11797:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 1 accepted 1
11798:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11799:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = -1 accepted 1
11800:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11801:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11802:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11803:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11804:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
11805:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11806:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
11807:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
11808:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
11809:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
11810:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
11811:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
11812:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
11813:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
11814:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
11815:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11816:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11817:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11818:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11819:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11820:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11821:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11822:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11823:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11824:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11825:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11826:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11827:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11828: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11829: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11830: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11831: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
11832: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11833: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
11834: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 7 accepted 1
11835: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11836: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
11837: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11838: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11839: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11840:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
11841:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11842:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
11843:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11844:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
11845:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
11846:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
11847:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65148] accepted 1
11848:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
11849:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
11850:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
11851:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
11852:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65164] accepted 1
11853:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
11854:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
11855:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
11856:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65176] = 2 accepted 1
11857:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65180] accepted 1
11858:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
11859:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
11860:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
11861:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65144] accepted 1
11862:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
11863:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
11864:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
11865:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
11866:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65160] accepted 1
11867:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=1  BUS_LOAD  MEM[800] accepted 1
11868:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
11869:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=0  BUS_LOAD  MEM[808] accepted 1
11870:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65172] = 0 accepted 1
11871:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65152] accepted 1
11872:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65172] accepted 1
11873:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=0  BUS_LOAD  MEM[808] accepted 1
11874:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11875:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
11876:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65176] accepted 1
11877:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
11878:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
11879:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
11880:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11881:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
11882:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
11883:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65104  BUS_STORE MEM[65132] = 65200 accepted 1
11884:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
11885:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65136  BUS_STORE MEM[65116] = 2 accepted 1
11886:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
11887:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65112] = 0 accepted 1
11888:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
11889:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65108] = 65460 accepted 1
11890:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
11891:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65116] accepted 1
11892:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
11893:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
11894:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
11895:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65116] accepted 1
11896:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
11897:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
11898:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
11899:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65112] accepted 1
11900:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=0  BUS_LOAD  MEM[232] accepted 1
11901:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
11902:  244:blt     | 240:addi    | 236:lw      | 236:-       | 232:blt     BUS_LOAD  MEM[240] accepted 1
11903:  248:-       | 244:blt     | 240:addi    | 236:lw      | 236:-       BUS_LOAD  MEM[65112] accepted 1
11904:  248:lw      | 248:-       | 244:blt     | 240:addi    | 236:lw      r14=0  BUS_LOAD  MEM[240] accepted 1
11905:  252:addi    | 248:lw      | 248:-       | 244:blt     | 240:addi    r15=2  BUS_LOAD  MEM[248] accepted 1
11906:  256:-       | 252:addi    | 248:lw      | 248:-       | 244:blt     BUS_LOAD  MEM[248] accepted 1
11907:  256:-       | 252:addi    |   0:-       | 248:lw      | 248:-       BUS_LOAD  MEM[65116] accepted 1
11908:  256:slli    | 256:-       | 252:addi    |   0:-       | 248:lw      r14=2  BUS_LOAD  MEM[248] accepted 1
11909:  260:add     | 256:slli    | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
11910:  264:slli    | 260:add     | 256:slli    | 256:-       | 252:addi    r15=2  BUS_LOAD  MEM[256] accepted 1
11911:  268:addi    | 264:slli    | 260:add     | 256:slli    | 256:-       BUS_LOAD  MEM[264] accepted 1
11912:  272:lw      | 268:addi    | 264:slli    | 260:add     | 256:slli    r15=4  BUS_LOAD  MEM[264] accepted 1
11913:  276:add     | 272:lw      | 268:addi    | 264:slli    | 260:add     r15=6  BUS_LOAD  MEM[272] accepted 1
11914:  280:-       | 276:add     | 272:lw      | 268:addi    | 264:slli    r15=24  BUS_LOAD  MEM[272] accepted 1
11915:  280:-       | 276:add     |   0:-       | 272:lw      | 268:addi    r14=24  BUS_LOAD  MEM[65108] accepted 1
11916:  280:lw      | 280:-       | 276:add     |   0:-       | 272:lw      r15=65460  BUS_LOAD  MEM[272] accepted 1
11917:  284:slli    | 280:lw      | 280:-       | 276:add     |   0:-       BUS_LOAD  MEM[280] accepted 1
11918:  288:-       | 284:slli    | 280:lw      | 280:-       | 276:add     r14=65484  BUS_LOAD  MEM[280] accepted 1
11919:  288:-       | 284:slli    |   0:-       | 280:lw      | 280:-       BUS_LOAD  MEM[65112] accepted 1
11920:  288:add     | 288:-       | 284:slli    |   0:-       | 280:lw      r15=0  BUS_LOAD  MEM[280] accepted 1
11921:  292:lw      | 288:add     | 288:-       | 284:slli    |   0:-       BUS_LOAD  MEM[288] accepted 1
11922:  296:addi    | 292:lw      | 288:add     | 288:-       | 284:slli    r15=0  BUS_LOAD  MEM[288] accepted 1
11923:  300:bne     | 296:addi    | 292:lw      | 288:add     | 288:-       BUS_LOAD  MEM[296] accepted 1
11924:  304:-       | 300:bne     | 296:addi    | 292:lw      | 288:add     r15=65484  BUS_LOAD  MEM[65484] accepted 1
11925:  304:addi    | 304:-       | 300:bne     | 296:addi    | 292:lw      r14=2  BUS_LOAD  MEM[296] accepted 1
11926:  308:jal     | 304:addi    | 304:-       | 300:bne     | 296:addi    r15=-1  BUS_LOAD  MEM[304] accepted 1
11927:  312:addi    |   0:-       |   0:-       |   0:-       | 300:bne     BUS_LOAD  MEM[304] accepted 1
11928:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11929:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
11930:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
11931:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
11932:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65132] accepted 1
11933:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65200  BUS_LOAD  MEM[328] accepted 1
11934:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65136  BUS_LOAD  MEM[328] accepted 1
11935:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
11936:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
11937:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
11938:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
11939:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
11940:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
11941: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
11942: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
11943: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65180] accepted 1
11944: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
11945: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11946: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
11947: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65180] = 8 accepted 1
11948: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65180] accepted 1
11949: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
11950: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11951: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11952: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11953: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
11954: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
11955: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
11956: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65192] accepted 1
11957: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65264  BUS_LOAD  MEM[1032] accepted 1
11958: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65200  BUS_LOAD  MEM[1040] accepted 1
11959: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
11960: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
11961:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
11962:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
11963:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
11964:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
11965:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
11966:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
11967:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
11968:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
11969:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
11970:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65240] accepted 1
11971:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=0  BUS_LOAD  MEM[944] accepted 1
11972:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
11973:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=0  BUS_LOAD  MEM[952] accepted 1
11974:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
11975:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=0  BUS_LOAD  MEM[960] accepted 1
11976:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=0  BUS_LOAD  MEM[968] accepted 1
11977:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=0  BUS_LOAD  MEM[968] accepted 1
11978:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=0  BUS_LOAD  MEM[65216] accepted 1
11979:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
11980:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
11981:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65460  BUS_LOAD  MEM[976] accepted 1
11982:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65236] accepted 1
11983:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=1  BUS_LOAD  MEM[976] accepted 1
11984:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
11985:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=4  BUS_LOAD  MEM[984] accepted 1
11986:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
11987: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65464  BUS_LOAD  MEM[992] accepted 1
11988: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65464] = -1 accepted 1
11989: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65244] accepted 1
11990: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
11991: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
11992: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
11993: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 4 accepted 1
11994: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
11995: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
11996: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
11997: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
11998: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
11999:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12000:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12001:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12002:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12003:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
12004:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12005:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
12006:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
12007:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12008:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12009:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
12010:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
12011:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65228] accepted 1
12012:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
12013:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12014:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=0  BUS_LOAD  MEM[776] accepted 1
12015:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 0 accepted 1
12016:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
12017:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
12018:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12019:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
12020:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
12021:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12022:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12023:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
12024:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
12025:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65224] accepted 1
12026:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12027:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12028:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
12029:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = -1 accepted 1
12030:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
12031:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
12032:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
12033:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12034:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12035:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
12036:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=0  BUS_LOAD  MEM[824] accepted 1
12037:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12038:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12039:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12040:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12041:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12042:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
12043:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12044:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 0 accepted 1
12045:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12046:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = -1 accepted 1
12047:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12048:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
12049:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12050:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
12051:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=0  BUS_LOAD  MEM[208] accepted 1
12052:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12053:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12054:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
12055:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=0  BUS_LOAD  MEM[224] accepted 1
12056:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12057:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
12058:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
12059:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
12060:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
12061:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
12062:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12063:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12064:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12065:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12066:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
12067:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
12068:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
12069:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12070:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12071:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12072:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12073:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12074:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12075: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12076: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12077: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12078: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
12079: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12080: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
12081: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 5 accepted 1
12082: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
12083: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
12084: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12085: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12086: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12087:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12088:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12089:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12090:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12091:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
12092:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12093:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
12094:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
12095:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12096:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12097:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
12098:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
12099:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65228] accepted 1
12100:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
12101:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12102:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
12103:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 1 accepted 1
12104:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
12105:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
12106:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12107:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
12108:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
12109:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12110:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12111:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
12112:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
12113:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65224] accepted 1
12114:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12115:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12116:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
12117:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = -2 accepted 1
12118:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
12119:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
12120:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
12121:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12122:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12123:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
12124:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
12125:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12126:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12127:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12128:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12129:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12130:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
12131:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12132:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 1 accepted 1
12133:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12134:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = -2 accepted 1
12135:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12136:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
12137:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12138:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
12139:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
12140:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12141:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12142:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
12143:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
12144:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12145:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
12146:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65176] accepted 1
12147:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
12148:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
12149:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
12150:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12151:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12152:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12153:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12154:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
12155:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
12156:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
12157:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12158:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12159:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12160:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12161:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12162:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12163: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12164: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12165: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12166: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
12167: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12168: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
12169: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 6 accepted 1
12170: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
12171: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
12172: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12173: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12174: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12175:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12176:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12177:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12178:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12179:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
12180:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12181:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
12182:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
12183:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12184:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12185:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
12186:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
12187:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65228] accepted 1
12188:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
12189:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12190:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
12191:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 3 accepted 1
12192:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
12193:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
12194:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12195:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
12196:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
12197:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12198:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12199:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
12200:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
12201:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65224] accepted 1
12202:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12203:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12204:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
12205:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = -2 accepted 1
12206:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
12207:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
12208:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
12209:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12210:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12211:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
12212:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
12213:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12214:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12215:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12216:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12217:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12218:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
12219:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12220:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 3 accepted 1
12221:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12222:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = -2 accepted 1
12223:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12224:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
12225:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12226:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
12227:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
12228:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12229:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12230:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
12231:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
12232:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12233:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
12234:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12235:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12236:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12237:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12238:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
12239:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
12240:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
12241:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12242:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12243:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12244:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12245:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12246:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12247: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12248: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12249: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12250: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
12251: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12252: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
12253: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 7 accepted 1
12254: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
12255: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
12256: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12257: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12258: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12259:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12260:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12261:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12262:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12263:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
12264:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12265:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
12266:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65212] accepted 1
12267:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12268:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12269:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
12270:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
12271:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65228] accepted 1
12272:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=2  BUS_LOAD  MEM[768] accepted 1
12273:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12274:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=4  BUS_LOAD  MEM[776] accepted 1
12275:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65240] = 4 accepted 1
12276:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65244] accepted 1
12277:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
12278:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12279:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
12280:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65208] accepted 1
12281:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12282:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12283:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
12284:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
12285:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65224] accepted 1
12286:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12287:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12288:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
12289:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65236] = -1 accepted 1
12290:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65216] accepted 1
12291:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65236] accepted 1
12292:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
12293:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12294:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12295:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65240] accepted 1
12296:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=4  BUS_LOAD  MEM[824] accepted 1
12297:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12298:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12299:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12300:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12301:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12302:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65168  BUS_STORE MEM[65196] = 65264 accepted 1
12303:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12304:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65200  BUS_STORE MEM[65180] = 4 accepted 1
12305:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12306:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65176] = -1 accepted 1
12307:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12308:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65172] = 65460 accepted 1
12309:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12310:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65180] accepted 1
12311:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=4  BUS_LOAD  MEM[208] accepted 1
12312:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12313:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12314:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65180] accepted 1
12315:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=4  BUS_LOAD  MEM[224] accepted 1
12316:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12317:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
12318:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12319:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12320:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12321:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12322:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65196] accepted 1
12323:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65264  BUS_LOAD  MEM[328] accepted 1
12324:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65200  BUS_LOAD  MEM[328] accepted 1
12325:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12326:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12327:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12328:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12329:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12330:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12331: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12332: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12333: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65244] accepted 1
12334: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
12335: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12336: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
12337: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65244] = 8 accepted 1
12338: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65244] accepted 1
12339: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
12340: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12341: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12342: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12343: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
12344: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
12345: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
12346: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65256] accepted 1
12347: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65328  BUS_LOAD  MEM[1032] accepted 1
12348: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65264  BUS_LOAD  MEM[1040] accepted 1
12349: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
12350: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
12351:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
12352:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
12353:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
12354:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
12355:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
12356:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
12357:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
12358:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
12359:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
12360:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65304] accepted 1
12361:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=2  BUS_LOAD  MEM[944] accepted 1
12362:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
12363:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=2  BUS_LOAD  MEM[952] accepted 1
12364:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
12365:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=4  BUS_LOAD  MEM[960] accepted 1
12366:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=6  BUS_LOAD  MEM[968] accepted 1
12367:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=24  BUS_LOAD  MEM[968] accepted 1
12368:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=24  BUS_LOAD  MEM[65280] accepted 1
12369:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
12370:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
12371:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65484  BUS_LOAD  MEM[976] accepted 1
12372:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65300] accepted 1
12373:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=0  BUS_LOAD  MEM[976] accepted 1
12374:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
12375:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=0  BUS_LOAD  MEM[984] accepted 1
12376:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
12377: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65484  BUS_LOAD  MEM[992] accepted 1
12378: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65484] = -1 accepted 1
12379: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65308] accepted 1
12380: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
12381: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12382: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
12383: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 7 accepted 1
12384: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
12385: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
12386: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12387: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12388: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12389:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12390:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12391:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12392:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
12393:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
12394:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12395:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
12396:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65276] accepted 1
12397:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12398:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12399:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
12400:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
12401:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65292] accepted 1
12402:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=1  BUS_LOAD  MEM[768] accepted 1
12403:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12404:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=3  BUS_LOAD  MEM[776] accepted 1
12405:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65304] = 3 accepted 1
12406:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65308] accepted 1
12407:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
12408:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12409:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
12410:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65272] accepted 1
12411:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12412:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12413:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
12414:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
12415:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65288] accepted 1
12416:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=2  BUS_LOAD  MEM[800] accepted 1
12417:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12418:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
12419:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65300] = 1 accepted 1
12420:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65280] accepted 1
12421:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65300] accepted 1
12422:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
12423:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12424:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12425:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65304] accepted 1
12426:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=3  BUS_LOAD  MEM[824] accepted 1
12427:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12428:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12429:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12430:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12431:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12432:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65232  BUS_STORE MEM[65260] = 65328 accepted 1
12433:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12434:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65264  BUS_STORE MEM[65244] = 3 accepted 1
12435:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12436:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65240] = 1 accepted 1
12437:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12438:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65236] = 65460 accepted 1
12439:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12440:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65244] accepted 1
12441:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=3  BUS_LOAD  MEM[208] accepted 1
12442:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12443:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12444:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65244] accepted 1
12445:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=3  BUS_LOAD  MEM[224] accepted 1
12446:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12447:  312:addi    |   0:-       |   0:-       |   0:-       | 224:blt     BUS_LOAD  MEM[304] accepted 1
12448:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12449:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12450:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12451:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12452:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65260] accepted 1
12453:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65328  BUS_LOAD  MEM[328] accepted 1
12454:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65264  BUS_LOAD  MEM[328] accepted 1
12455:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12456:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12457:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12458:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12459:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12460:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12461: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12462: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12463: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65308] accepted 1
12464: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
12465: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12466: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
12467: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65308] = 8 accepted 1
12468: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65308] accepted 1
12469: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
12470: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12471: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12472: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12473: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
12474: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
12475: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12476: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=920  BUS_LOAD  MEM[65320] accepted 1
12477: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65392  BUS_LOAD  MEM[1032] accepted 1
12478: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65328  BUS_LOAD  MEM[1040] accepted 1
12479: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
12480: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
12481:  924:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[920] accepted 1
12482:  928:addi    | 924:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
12483:  932:bne     | 928:addi    | 924:addi    |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
12484:  936:addi    | 932:bne     | 928:addi    | 924:addi    |   0:-       BUS_LOAD  MEM[928] accepted 1
12485:  940:jal     | 936:addi    | 932:bne     | 928:addi    | 924:addi    r14=0  BUS_LOAD  MEM[936] accepted 1
12486:  944:lw      | 940:jal     | 936:addi    | 932:bne     | 928:addi    r15=1  BUS_LOAD  MEM[936] accepted 1
12487:  944:lw      |   0:-       |   0:-       |   0:-       | 932:bne     BUS_LOAD  MEM[936] accepted 1
12488:  948:addi    | 944:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
12489:  952:-       | 948:addi    | 944:lw      |   0:-       |   0:-       BUS_LOAD  MEM[944] accepted 1
12490:  952:-       | 948:addi    |   0:-       | 944:lw      |   0:-       BUS_LOAD  MEM[65368] accepted 1
12491:  952:slli    | 952:-       | 948:addi    |   0:-       | 944:lw      r14=1  BUS_LOAD  MEM[944] accepted 1
12492:  956:add     | 952:slli    | 952:-       | 948:addi    |   0:-       BUS_LOAD  MEM[952] accepted 1
12493:  960:slli    | 956:add     | 952:slli    | 952:-       | 948:addi    r15=1  BUS_LOAD  MEM[952] accepted 1
12494:  964:addi    | 960:slli    | 956:add     | 952:slli    | 952:-       BUS_LOAD  MEM[960] accepted 1
12495:  968:lw      | 964:addi    | 960:slli    | 956:add     | 952:slli    r15=2  BUS_LOAD  MEM[960] accepted 1
12496:  972:add     | 968:lw      | 964:addi    | 960:slli    | 956:add     r15=3  BUS_LOAD  MEM[968] accepted 1
12497:  976:-       | 972:add     | 968:lw      | 964:addi    | 960:slli    r15=12  BUS_LOAD  MEM[968] accepted 1
12498:  976:-       | 972:add     |   0:-       | 968:lw      | 964:addi    r14=12  BUS_LOAD  MEM[65344] accepted 1
12499:  976:lw      | 976:-       | 972:add     |   0:-       | 968:lw      r15=65460  BUS_LOAD  MEM[968] accepted 1
12500:  980:slli    | 976:lw      | 976:-       | 972:add     |   0:-       BUS_LOAD  MEM[976] accepted 1
12501:  984:-       | 980:slli    | 976:lw      | 976:-       | 972:add     r14=65472  BUS_LOAD  MEM[976] accepted 1
12502:  984:-       | 980:slli    |   0:-       | 976:lw      | 976:-       BUS_LOAD  MEM[65364] accepted 1
12503:  984:add     | 984:-       | 980:slli    |   0:-       | 976:lw      r15=2  BUS_LOAD  MEM[976] accepted 1
12504:  988:addi    | 984:add     | 984:-       | 980:slli    |   0:-       BUS_LOAD  MEM[984] accepted 1
12505:  992:sw      | 988:addi    | 984:add     | 984:-       | 980:slli    r15=8  BUS_LOAD  MEM[984] accepted 1
12506:  996:lw      | 992:sw      | 988:addi    | 984:add     | 984:-       BUS_LOAD  MEM[992] accepted 1
12507: 1000:addi    | 996:lw      | 992:sw      | 988:addi    | 984:add     r15=65480  BUS_LOAD  MEM[992] accepted 1
12508: 1004:-       |1000:addi    | 996:lw      | 992:sw      | 988:addi    r14=-1  BUS_STORE MEM[65480] = -1 accepted 1
12509: 1004:-       |1000:addi    |   0:-       | 996:lw      | 992:sw      BUS_LOAD  MEM[65372] accepted 1
12510: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=1  BUS_LOAD  MEM[1000] accepted 1
12511: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12512: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=2  BUS_LOAD  MEM[1008] accepted 1
12513: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 2 accepted 1
12514: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
12515: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=2  BUS_LOAD  MEM[1008] accepted 1
12516: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12517: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12518: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12519:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12520:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12521:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12522:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12523:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=2  BUS_LOAD  MEM[744] accepted 1
12524:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12525:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=8  BUS_LOAD  MEM[752] accepted 1
12526:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
12527:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12528:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12529:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65436  BUS_LOAD  MEM[760] accepted 1
12530:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65436] accepted 1
12531:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65356] accepted 1
12532:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
12533:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12534:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
12535:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = -1 accepted 1
12536:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
12537:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=2  BUS_LOAD  MEM[776] accepted 1
12538:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12539:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=8  BUS_LOAD  MEM[784] accepted 1
12540:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
12541:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12542:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12543:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65404  BUS_LOAD  MEM[792] accepted 1
12544:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65404] accepted 1
12545:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=2  BUS_LOAD  MEM[65352] accepted 1
12546:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12547:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12548:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=2  BUS_LOAD  MEM[808] accepted 1
12549:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = 2 accepted 1
12550:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
12551:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
12552:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=2  BUS_LOAD  MEM[808] accepted 1
12553:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12554:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12555:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
12556:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
12557:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12558:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12559:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12560:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12561:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12562:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
12563:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12564:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = -1 accepted 1
12565:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12566:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = 2 accepted 1
12567:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12568:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
12569:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12570:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
12571:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
12572:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12573:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
12574:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12575:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12576:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12577:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12578:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12579:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
12580:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
12581:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12582:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12583:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12584:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12585:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12586:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12587: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12588: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12589: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12590: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=2  BUS_LOAD  MEM[1000] accepted 1
12591: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12592: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=3  BUS_LOAD  MEM[1008] accepted 1
12593: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 3 accepted 1
12594: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
12595: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=3  BUS_LOAD  MEM[1008] accepted 1
12596: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12597: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12598: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12599:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12600:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12601:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12602:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12603:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=3  BUS_LOAD  MEM[744] accepted 1
12604:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12605:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=12  BUS_LOAD  MEM[752] accepted 1
12606:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
12607:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12608:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12609:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65440  BUS_LOAD  MEM[760] accepted 1
12610:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65440] accepted 1
12611:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65356] accepted 1
12612:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
12613:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12614:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
12615:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = -2 accepted 1
12616:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
12617:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=3  BUS_LOAD  MEM[776] accepted 1
12618:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12619:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=12  BUS_LOAD  MEM[784] accepted 1
12620:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
12621:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12622:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12623:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65408  BUS_LOAD  MEM[792] accepted 1
12624:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65408] accepted 1
12625:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=1  BUS_LOAD  MEM[65352] accepted 1
12626:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12627:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12628:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=1  BUS_LOAD  MEM[808] accepted 1
12629:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = 1 accepted 1
12630:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
12631:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
12632:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=1  BUS_LOAD  MEM[808] accepted 1
12633:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12634:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12635:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
12636:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
12637:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12638:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12639:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12640:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12641:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12642:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
12643:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12644:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = -2 accepted 1
12645:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12646:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = 1 accepted 1
12647:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12648:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
12649:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12650:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
12651:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
12652:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12653:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
12654:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12655:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12656:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12657:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12658:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12659:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
12660:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
12661:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12662:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12663:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12664:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12665:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12666:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12667: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12668: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12669: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12670: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=3  BUS_LOAD  MEM[1000] accepted 1
12671: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12672: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=4  BUS_LOAD  MEM[1008] accepted 1
12673: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 4 accepted 1
12674: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
12675: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=4  BUS_LOAD  MEM[1008] accepted 1
12676: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12677: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12678: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12679:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12680:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12681:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12682:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12683:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=4  BUS_LOAD  MEM[744] accepted 1
12684:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12685:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=16  BUS_LOAD  MEM[752] accepted 1
12686:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
12687:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12688:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12689:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65444  BUS_LOAD  MEM[760] accepted 1
12690:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65444] accepted 1
12691:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-2  BUS_LOAD  MEM[65356] accepted 1
12692:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
12693:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12694:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-2  BUS_LOAD  MEM[776] accepted 1
12695:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = -2 accepted 1
12696:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
12697:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=4  BUS_LOAD  MEM[776] accepted 1
12698:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12699:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=16  BUS_LOAD  MEM[784] accepted 1
12700:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
12701:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12702:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12703:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65412  BUS_LOAD  MEM[792] accepted 1
12704:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65412] accepted 1
12705:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65352] accepted 1
12706:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12707:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12708:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
12709:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = -1 accepted 1
12710:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
12711:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
12712:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
12713:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12714:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12715:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
12716:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-2  BUS_LOAD  MEM[824] accepted 1
12717:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12718:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12719:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12720:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12721:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12722:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
12723:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12724:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = -2 accepted 1
12725:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12726:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = -1 accepted 1
12727:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12728:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
12729:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12730:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
12731:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-2  BUS_LOAD  MEM[208] accepted 1
12732:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12733:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
12734:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12735:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12736:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12737:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12738:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12739:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
12740:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
12741:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12742:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12743:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12744:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12745:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12746:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12747: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12748: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12749: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12750: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=4  BUS_LOAD  MEM[1000] accepted 1
12751: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12752: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=5  BUS_LOAD  MEM[1008] accepted 1
12753: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 5 accepted 1
12754: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
12755: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=5  BUS_LOAD  MEM[1008] accepted 1
12756: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12757: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12758: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12759:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12760:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12761:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12762:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12763:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=5  BUS_LOAD  MEM[744] accepted 1
12764:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12765:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=20  BUS_LOAD  MEM[752] accepted 1
12766:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
12767:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12768:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12769:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65448  BUS_LOAD  MEM[760] accepted 1
12770:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65448] accepted 1
12771:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=-1  BUS_LOAD  MEM[65356] accepted 1
12772:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
12773:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12774:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=-1  BUS_LOAD  MEM[776] accepted 1
12775:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = -1 accepted 1
12776:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
12777:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=5  BUS_LOAD  MEM[776] accepted 1
12778:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12779:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=20  BUS_LOAD  MEM[784] accepted 1
12780:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
12781:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12782:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12783:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65416  BUS_LOAD  MEM[792] accepted 1
12784:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65416] accepted 1
12785:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65352] accepted 1
12786:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12787:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12788:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
12789:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = -2 accepted 1
12790:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
12791:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
12792:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
12793:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12794:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12795:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
12796:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=-1  BUS_LOAD  MEM[824] accepted 1
12797:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12798:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12799:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12800:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12801:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12802:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
12803:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12804:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = -1 accepted 1
12805:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12806:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = -2 accepted 1
12807:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12808:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
12809:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12810:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
12811:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=-1  BUS_LOAD  MEM[208] accepted 1
12812:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12813:  312:addi    |   0:-       |   0:-       |   0:-       | 212:blt     BUS_LOAD  MEM[304] accepted 1
12814:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12815:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12816:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12817:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12818:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12819:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
12820:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
12821:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12822:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12823:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12824:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12825:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12826:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12827: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12828: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12829: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12830: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=5  BUS_LOAD  MEM[1000] accepted 1
12831: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12832: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=6  BUS_LOAD  MEM[1008] accepted 1
12833: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 6 accepted 1
12834: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
12835: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=6  BUS_LOAD  MEM[1008] accepted 1
12836: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12837: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12838: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12839:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12840:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12841:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12842:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12843:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=6  BUS_LOAD  MEM[744] accepted 1
12844:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12845:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=24  BUS_LOAD  MEM[752] accepted 1
12846:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
12847:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12848:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12849:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65452  BUS_LOAD  MEM[760] accepted 1
12850:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65452] accepted 1
12851:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=1  BUS_LOAD  MEM[65356] accepted 1
12852:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
12853:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12854:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=1  BUS_LOAD  MEM[776] accepted 1
12855:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = 1 accepted 1
12856:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
12857:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=6  BUS_LOAD  MEM[776] accepted 1
12858:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12859:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=24  BUS_LOAD  MEM[784] accepted 1
12860:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
12861:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12862:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12863:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65420  BUS_LOAD  MEM[792] accepted 1
12864:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65420] accepted 1
12865:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-2  BUS_LOAD  MEM[65352] accepted 1
12866:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12867:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12868:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-2  BUS_LOAD  MEM[808] accepted 1
12869:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = -2 accepted 1
12870:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
12871:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
12872:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-2  BUS_LOAD  MEM[808] accepted 1
12873:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12874:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12875:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
12876:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=1  BUS_LOAD  MEM[824] accepted 1
12877:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12878:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12879:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12880:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12881:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12882:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
12883:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12884:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = 1 accepted 1
12885:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12886:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = -2 accepted 1
12887:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12888:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
12889:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12890:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
12891:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=1  BUS_LOAD  MEM[208] accepted 1
12892:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12893:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12894:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65308] accepted 1
12895:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=1  BUS_LOAD  MEM[224] accepted 1
12896:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12897:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
12898:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65304] accepted 1
12899:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-2  BUS_LOAD  MEM[232] accepted 1
12900:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
12901:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
12902:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12903:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12904:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12905:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12906:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12907:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
12908:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
12909:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12910:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12911:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
12912:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
12913:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
12914:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
12915: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
12916: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
12917: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12918: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=6  BUS_LOAD  MEM[1000] accepted 1
12919: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
12920: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=7  BUS_LOAD  MEM[1008] accepted 1
12921: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 7 accepted 1
12922: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
12923: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=7  BUS_LOAD  MEM[1008] accepted 1
12924: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
12925: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
12926: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
12927:  744:lw      |   0:-       |   0:-       |   0:-       |1016:bge     BUS_LOAD  MEM[736] accepted 1
12928:  748:slli    | 744:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12929:  752:-       | 748:slli    | 744:lw      |   0:-       |   0:-       BUS_LOAD  MEM[744] accepted 1
12930:  752:-       | 748:slli    |   0:-       | 744:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
12931:  752:lw      | 752:-       | 748:slli    |   0:-       | 744:lw      r15=7  BUS_LOAD  MEM[744] accepted 1
12932:  756:add     | 752:lw      | 752:-       | 748:slli    |   0:-       BUS_LOAD  MEM[752] accepted 1
12933:  760:-       | 756:add     | 752:lw      | 752:-       | 748:slli    r15=28  BUS_LOAD  MEM[752] accepted 1
12934:  760:-       | 756:add     |   0:-       | 752:lw      | 752:-       BUS_LOAD  MEM[65340] accepted 1
12935:  760:lw      | 760:-       | 756:add     |   0:-       | 752:lw      r14=65428  BUS_LOAD  MEM[752] accepted 1
12936:  764:lw      | 760:lw      | 760:-       | 756:add     |   0:-       BUS_LOAD  MEM[760] accepted 1
12937:  768:add     | 764:lw      | 760:lw      | 760:-       | 756:add     r15=65456  BUS_LOAD  MEM[760] accepted 1
12938:  772:-       | 768:add     | 764:lw      | 760:lw      | 760:-       BUS_LOAD  MEM[65456] accepted 1
12939:  772:-       | 768:add     |   0:-       | 764:lw      | 760:lw      r15=2  BUS_LOAD  MEM[65356] accepted 1
12940:  772:sw      | 772:-       | 768:add     |   0:-       | 764:lw      r14=0  BUS_LOAD  MEM[768] accepted 1
12941:  776:lw      | 772:sw      | 772:-       | 768:add     |   0:-       BUS_LOAD  MEM[768] accepted 1
12942:  780:slli    | 776:lw      | 772:sw      | 772:-       | 768:add     r15=2  BUS_LOAD  MEM[776] accepted 1
12943:  784:-       | 780:slli    | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65368] = 2 accepted 1
12944:  784:-       | 780:slli    |   0:-       | 776:lw      | 772:sw      BUS_LOAD  MEM[65372] accepted 1
12945:  784:lw      | 784:-       | 780:slli    |   0:-       | 776:lw      r15=7  BUS_LOAD  MEM[776] accepted 1
12946:  788:add     | 784:lw      | 784:-       | 780:slli    |   0:-       BUS_LOAD  MEM[784] accepted 1
12947:  792:-       | 788:add     | 784:lw      | 784:-       | 780:slli    r15=28  BUS_LOAD  MEM[784] accepted 1
12948:  792:-       | 788:add     |   0:-       | 784:lw      | 784:-       BUS_LOAD  MEM[65336] accepted 1
12949:  792:lw      | 792:-       | 788:add     |   0:-       | 784:lw      r14=65396  BUS_LOAD  MEM[784] accepted 1
12950:  796:lw      | 792:lw      | 792:-       | 788:add     |   0:-       BUS_LOAD  MEM[792] accepted 1
12951:  800:add     | 796:lw      | 792:lw      | 792:-       | 788:add     r15=65424  BUS_LOAD  MEM[792] accepted 1
12952:  804:-       | 800:add     | 796:lw      | 792:lw      | 792:-       BUS_LOAD  MEM[65424] accepted 1
12953:  804:-       | 800:add     |   0:-       | 796:lw      | 792:lw      r15=-1  BUS_LOAD  MEM[65352] accepted 1
12954:  804:sw      | 804:-       | 800:add     |   0:-       | 796:lw      r14=0  BUS_LOAD  MEM[800] accepted 1
12955:  808:lw      | 804:sw      | 804:-       | 800:add     |   0:-       BUS_LOAD  MEM[800] accepted 1
12956:  812:lw      | 808:lw      | 804:sw      | 804:-       | 800:add     r15=-1  BUS_LOAD  MEM[808] accepted 1
12957:  816:-       | 812:lw      | 808:lw      | 804:sw      | 804:-       BUS_STORE MEM[65364] = -1 accepted 1
12958:  816:-       | 816:-       | 812:lw      | 808:lw      | 804:sw      BUS_LOAD  MEM[65344] accepted 1
12959:  816:-       | 816:-       | 816:-       | 812:lw      | 808:lw      r12=65460  BUS_LOAD  MEM[65364] accepted 1
12960:  816:lw      | 816:-       | 816:-       | 816:-       | 812:lw      r11=-1  BUS_LOAD  MEM[808] accepted 1
12961:  820:auipc   | 816:lw      | 816:-       | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12962:  824:jalr    | 820:auipc   | 816:lw      | 816:-       | 816:-       BUS_LOAD  MEM[816] accepted 1
12963:  828:-       | 824:jalr    | 820:auipc   | 816:lw      | 816:-       BUS_LOAD  MEM[65368] accepted 1
12964:  828:addi    | 828:-       | 824:jalr    | 820:auipc   | 816:lw      r10=2  BUS_LOAD  MEM[824] accepted 1
12965:  832:beq     | 828:addi    | 828:-       | 824:jalr    | 820:auipc   r1=816  BUS_LOAD  MEM[824] accepted 1
12966:  184:addi    |   0:-       |   0:-       |   0:-       | 824:jalr    r1=824  BUS_LOAD  MEM[176] accepted 1
12967:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12968:  192:addi    | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
12969:  196:sw      | 192:addi    | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
12970:  200:-       | 196:sw      | 192:addi    | 188:sw      | 184:addi    r2=65296  BUS_STORE MEM[65324] = 65392 accepted 1
12971:  200:sw      | 200:-       | 196:sw      | 192:addi    | 188:sw      BUS_LOAD  MEM[192] accepted 1
12972:  204:-       | 200:sw      | 200:-       | 196:sw      | 192:addi    r8=65328  BUS_STORE MEM[65308] = 2 accepted 1
12973:  204:sw      | 204:-       | 200:sw      | 200:-       | 196:sw      BUS_LOAD  MEM[200] accepted 1
12974:  208:-       | 204:sw      | 204:-       | 200:sw      | 200:-       BUS_STORE MEM[65304] = -1 accepted 1
12975:  208:lw      | 208:-       | 204:sw      | 204:-       | 200:sw      BUS_LOAD  MEM[200] accepted 1
12976:  212:-       | 208:lw      | 208:-       | 204:sw      | 204:-       BUS_STORE MEM[65300] = 65460 accepted 1
12977:  212:blt     | 212:-       | 208:lw      | 208:-       | 204:sw      BUS_LOAD  MEM[208] accepted 1
12978:  216:-       | 212:blt     | 212:-       | 208:lw      | 208:-       BUS_LOAD  MEM[65308] accepted 1
12979:  216:lw      | 216:-       | 212:blt     | 212:-       | 208:lw      r15=2  BUS_LOAD  MEM[208] accepted 1
12980:  220:addi    | 216:lw      | 216:-       | 212:blt     | 212:-       BUS_LOAD  MEM[216] accepted 1
12981:  224:blt     | 220:addi    | 216:lw      | 216:-       | 212:blt     BUS_LOAD  MEM[216] accepted 1
12982:  228:-       | 224:blt     | 220:addi    | 216:lw      | 216:-       BUS_LOAD  MEM[65308] accepted 1
12983:  228:lw      | 228:-       | 224:blt     | 220:addi    | 216:lw      r14=2  BUS_LOAD  MEM[224] accepted 1
12984:  232:blt     | 228:lw      | 228:-       | 224:blt     | 220:addi    r15=2  BUS_LOAD  MEM[224] accepted 1
12985:  236:-       | 232:blt     | 228:lw      | 228:-       | 224:blt     BUS_LOAD  MEM[232] accepted 1
12986:  236:-       | 232:blt     |   0:-       | 228:lw      | 228:-       BUS_LOAD  MEM[65304] accepted 1
12987:  236:lw      | 236:-       | 232:blt     |   0:-       | 228:lw      r15=-1  BUS_LOAD  MEM[232] accepted 1
12988:  240:addi    | 236:lw      | 236:-       | 232:blt     |   0:-       BUS_LOAD  MEM[232] accepted 1
12989:  312:addi    |   0:-       |   0:-       |   0:-       | 232:blt     BUS_LOAD  MEM[304] accepted 1
12990:  316:addi    | 312:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12991:  320:lw      | 316:addi    | 312:addi    |   0:-       |   0:-       BUS_LOAD  MEM[312] accepted 1
12992:  324:addi    | 320:lw      | 316:addi    | 312:addi    |   0:-       BUS_LOAD  MEM[320] accepted 1
12993:  328:jalr    | 324:addi    | 320:lw      | 316:addi    | 312:addi    r15=0  BUS_LOAD  MEM[320] accepted 1
12994:  332:-       | 328:jalr    | 324:addi    | 320:lw      | 316:addi    r10=0  BUS_LOAD  MEM[65324] accepted 1
12995:  332:addi    | 332:-       | 328:jalr    | 324:addi    | 320:lw      r8=65392  BUS_LOAD  MEM[328] accepted 1
12996:  336:sw      | 332:addi    | 332:-       | 328:jalr    | 324:addi    r2=65328  BUS_LOAD  MEM[328] accepted 1
12997:  828:addi    |   0:-       |   0:-       |   0:-       | 328:jalr    BUS_LOAD  MEM[824] accepted 1
12998:  832:beq     | 828:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[824] accepted 1
12999:  836:lw      | 832:beq     | 828:addi    |   0:-       |   0:-       BUS_LOAD  MEM[832] accepted 1
13000:  840:addi    | 836:lw      | 832:beq     | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
13001:  844:-       | 840:addi    | 836:lw      | 832:beq     | 828:addi    r15=0  BUS_LOAD  MEM[840] accepted 1
13002:  996:lw      |   0:-       |   0:-       |   0:-       | 832:beq     BUS_LOAD  MEM[992] accepted 1
13003: 1000:addi    | 996:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[992] accepted 1
13004: 1004:-       |1000:addi    | 996:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1000] accepted 1
13005: 1004:-       |1000:addi    |   0:-       | 996:lw      |   0:-       BUS_LOAD  MEM[65372] accepted 1
13006: 1004:sw      |1004:-       |1000:addi    |   0:-       | 996:lw      r15=7  BUS_LOAD  MEM[1000] accepted 1
13007: 1008:lw      |1004:sw      |1004:-       |1000:addi    |   0:-       BUS_LOAD  MEM[1000] accepted 1
13008: 1012:addi    |1008:lw      |1004:sw      |1004:-       |1000:addi    r15=8  BUS_LOAD  MEM[1008] accepted 1
13009: 1016:-       |1012:addi    |1008:lw      |1004:sw      |1004:-       BUS_STORE MEM[65372] = 8 accepted 1
13010: 1016:-       |1016:-       |1012:addi    |1008:lw      |1004:sw      BUS_LOAD  MEM[65372] accepted 1
13011: 1016:bge     |1016:-       |1016:-       |1012:addi    |1008:lw      r14=8  BUS_LOAD  MEM[1008] accepted 1
13012: 1020:addi    |1016:bge     |1016:-       |1016:-       |1012:addi    r15=7  BUS_LOAD  MEM[1016] accepted 1
13013: 1024:addi    |1020:addi    |1016:bge     |1016:-       |1016:-       BUS_LOAD  MEM[1016] accepted 1
13014: 1028:lw      |1024:addi    |1020:addi    |1016:bge     |1016:-       BUS_LOAD  MEM[1024] accepted 1
13015: 1032:lw      |1028:lw      |1024:addi    |1020:addi    |1016:bge     BUS_LOAD  MEM[1024] accepted 1
13016: 1036:addi    |1032:lw      |1028:lw      |1024:addi    |1020:addi    r15=0  BUS_LOAD  MEM[1032] accepted 1
13017: 1040:-       |1036:addi    |1032:lw      |1028:lw      |1024:addi    r10=0  BUS_LOAD  MEM[65388] accepted 1
13018: 1040:-       |1040:-       |1036:addi    |1032:lw      |1028:lw      r1=632  BUS_LOAD  MEM[65384] accepted 1
13019: 1040:jalr    |1040:-       |1040:-       |1036:addi    |1032:lw      r8=65520  BUS_LOAD  MEM[1032] accepted 1
13020: 1044:addi    |1040:jalr    |1040:-       |1040:-       |1036:addi    r2=65392  BUS_LOAD  MEM[1040] accepted 1
13021: 1048:sw      |1044:addi    |1040:jalr    |1040:-       |1040:-       BUS_LOAD  MEM[1040] accepted 1
13022: 1052:sw      |1048:sw      |1044:addi    |1040:jalr    |1040:-       BUS_LOAD  MEM[1048] accepted 1
13023:  636:addi    |   0:-       |   0:-       |   0:-       |1040:jalr    BUS_LOAD  MEM[632] accepted 1
13024:  640:bne     | 636:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[632] accepted 1
13025:  644:addi    | 640:bne     | 636:addi    |   0:-       |   0:-       BUS_LOAD  MEM[640] accepted 1
13026:  648:jal     | 644:addi    | 640:bne     | 636:addi    |   0:-       BUS_LOAD  MEM[640] accepted 1
13027:  652:addi    | 648:jal     | 644:addi    | 640:bne     | 636:addi    r15=0  BUS_LOAD  MEM[648] accepted 1
13028:  656:addi    | 652:addi    | 648:jal     | 644:addi    | 640:bne     BUS_LOAD  MEM[648] accepted 1
13029:  660:lw      | 656:addi    | 652:addi    | 648:jal     | 644:addi    r15=0  BUS_LOAD  MEM[656] accepted 1
13030:  656:addi    |   0:-       |   0:-       |   0:-       | 648:jal     BUS_LOAD  MEM[648] accepted 1
13031:  660:lw      | 656:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[656] accepted 1
13032:  664:lw      | 660:lw      | 656:addi    |   0:-       |   0:-       BUS_LOAD  MEM[656] accepted 1
13033:  668:addi    | 664:lw      | 660:lw      | 656:addi    |   0:-       BUS_LOAD  MEM[664] accepted 1
13034:  672:-       | 668:addi    | 664:lw      | 660:lw      | 656:addi    r10=0  BUS_LOAD  MEM[65516] accepted 1
13035:  672:-       | 672:-       | 668:addi    | 664:lw      | 660:lw      r1=1064  BUS_LOAD  MEM[65512] accepted 1
13036:  672:jalr    | 672:-       | 672:-       | 668:addi    | 664:lw      r8=65536  BUS_LOAD  MEM[664] accepted 1
13037:  676:addi    | 672:jalr    | 672:-       | 672:-       | 668:addi    r2=65520  BUS_LOAD  MEM[672] accepted 1
13038:  680:sw      | 676:addi    | 672:jalr    | 672:-       | 672:-       BUS_LOAD  MEM[672] accepted 1
13039:  684:sw      | 680:sw      | 676:addi    | 672:jalr    | 672:-       BUS_LOAD  MEM[680] accepted 1
13040: 1068:addi    |   0:-       |   0:-       |   0:-       | 672:jalr    BUS_LOAD  MEM[1064] accepted 1
13041: 1072:addi    |1068:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1064] accepted 1
13042: 1076:lw      |1072:addi    |1068:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1072] accepted 1
13043: 1080:lw      |1076:lw      |1072:addi    |1068:addi    |   0:-       BUS_LOAD  MEM[1072] accepted 1
13044: 1084:addi    |1080:lw      |1076:lw      |1072:addi    |1068:addi    r15=0  BUS_LOAD  MEM[1080] accepted 1
13045: 1088:-       |1084:addi    |1080:lw      |1076:lw      |1072:addi    r10=0  BUS_LOAD  MEM[65532] accepted 1
13046: 1088:-       |1088:-       |1084:addi    |1080:lw      |1076:lw      r1=160  BUS_LOAD  MEM[65528] accepted 1
13047: 1088:jalr    |1088:-       |1088:-       |1084:addi    |1080:lw      r8=65536  BUS_LOAD  MEM[1080] accepted 1
13048: 1092:invalid |1088:jalr    |1088:-       |1088:-       |1084:addi    r2=65536  BUS_LOAD  MEM[1088] accepted 1
13049: 1096:invalid |1092:invalid |1088:jalr    |1088:-       |1088:-       BUS_LOAD  MEM[1088] accepted 1
13050: 1100:invalid |1096:invalid |1092:-       |1088:jalr    |1088:-       BUS_LOAD  MEM[1096] accepted 1
13051:  164:auipc   |   0:-       |   0:-       |   0:-       |1088:jalr    BUS_LOAD  MEM[160] accepted 1
13052:  168:addi    | 164:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
13053:  172:sw      | 168:addi    | 164:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
13054:  176:nop     | 172:sw      | 168:addi    | 164:auipc   |   0:-       BUS_LOAD  MEM[168] accepted 1
13055:  180:wfi     | 176:nop     | 172:sw      | 168:addi    | 164:auipc   r2=65696  BUS_LOAD  MEM[176] accepted 1
13056:  184:-       | 180:wfi     | 176:nop     | 172:sw      | 168:addi    r2=65536  BUS_STORE MEM[65528] = 0 accepted 1
13057:  184:addi    | 184:-       | 180:wfi     | 176:nop     | 172:sw      BUS_LOAD  MEM[176] accepted 1
13058:  188:sw      | 184:addi    | 184:-       | 180:wfi     | 176:nop     BUS_LOAD  MEM[184] accepted 1
13059:  192:addi    | 188:sw      | 184:addi    | 184:-       | 180:wfi     BUS_LOAD  MEM[184] accepted 1
