<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:p(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){f("... func = "+e),d.isInitialized=!0,d.isComplete=!0,f("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(f("----- F'D: "+d.name),u())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,f("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),f("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&u()},t.onreadystatechange=t.onload=function(){var e=t.readyState;f("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&u())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e){!0!==h(e)&&0!=s&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return f(e.name+" blocked = TIME DELAY!"),!0;if(p(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return f(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return f(e.name+" blocked = "+o),!0}return!1}function f(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function u(){++e>200||(f("let's go"),m(o),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?f(t.name+": error"):!0===t.isComplete?f(t.name+": complete already"):!0===t.isInitialized&&f(t.name+": initialized already"):t.process()}}function p(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,f("TDELAY -----"),u()}),5e3)}),!1),{addFile:function(e,i,n,s,a,d,h,f,u){var m=new l(e,i,n,s,a,d,h,u);!0===f?o[e]=m:r[e]=m,t[e]=m,c(m)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,f(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,c(n)},addFunc:function(e,n,s,l,d,h,f,u,m,p){!0===h&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,c(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,f(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,c(o)},items:t,processAll:u,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?f(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);f("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=28', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/mulvane.js', '/parsonsmaize/mulvane.js?gcb=195-3&cb=5', true, ['/parsonsmaize/abilene.js'], true, false, true, false);__ez.queue.addFile('/parsonsmaize/olathe.js', '/parsonsmaize/olathe.js?gcb=195-3&cb=19', false, ['/parsonsmaize/abilene.js','/parsonsmaize/mulvane.js'], true, false, true, false);__ez.queue.addFile('/porpoiseant/et.js', '/porpoiseant/et.js?gcb=195-3&cb=2', false, [], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, ['/parsonsmaize/abilene.js'], true, false, true, false);__ez.queue.addFile('/detroitchicago/vista.js', '/detroitchicago/vista.js?gcb=195-3&cb=5', false, ['/parsonsmaize/abilene.js'], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, ['/parsonsmaize/abilene.js'], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script><base href="https://en.wikichip.org/wiki/intel/mesh"/>

<title>Mesh Interconnect Architecture  - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/mesh_interconnect_architecture","wgTitle":"intel/mesh interconnect architecture","wgCurRevisionId":99419,"wgRevisionId":99419,"wgArticleId":28498,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["intel","interconnect architectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/mesh_interconnect_architecture","wgRelevantArticleId":28498,"wgRequestId":"9985c0804e3edbe3eda8ba87","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"intel/mesh","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/mesh_interconnect_architecture"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/mesh interconnect architecture" href="/w/index.php?title=Special:ExportRDF/intel/mesh_interconnect_architecture&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/intel/mesh_interconnect_architecture"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/1/1b/intel_mesh_overview.svg/600px-intel_mesh_overview.svg.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/1/1b/intel_mesh_overview.svg/600px-intel_mesh_overview.svg.png"/>
<meta property="og:title" content="Mesh Interconnect Architecture  - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Intel&#39;s mesh interconnect architecture is a multi-core system interconnect architecture that implements a synchronous, high-bandwidth, and scalable 2-dimensional array of half rings. Their mesh architecture has replaced the ring interconnect architecture in the server and HPC markets."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><script type='text/javascript'>
var ezoTemplate = 'orig_site';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ab_test_id":"mod51","ad_cache_level":1,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"has_bad_image":0,"has_bad_words":0,"is_embed":false,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"24f54dcd-54d2-4a84-7fcd-e5377168c1a2","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":53432,"response_time_orig":192,"serverid":"i-035ae077098f39b40","state":"VA","t_epoch":1695439666,"template_id":5,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/intel/mesh","word_count":1271,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl() {
	var d = new Date();
	d.setTime(d.getTime() + (365*24*60*60*1000));
	var expires = "expires="+d.toUTCString();
	__ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + _ezaq.page_view_id + "|" + _ezaq.is_return_visitor + "; " + expires, 3);
}
function attach_ezolpl() {
	if (document.readyState === "complete") {
		create_ezolpl();
		return;
	}
	window.addEventListener("load", create_ezolpl);
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", null, false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_mesh_interconnect_architecture rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/mesh_interconnect_architecture">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/mesh_interconnect_architecture"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmesh+interconnect+architecture"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/mesh_interconnect_architecture"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/mesh_interconnect_architecture"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;oldid=99419"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmesh-5Finterconnect-5Farchitecture"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Mesh Interconnect Architecture  - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=intel/mesh&amp;redirect=no" class="mw-redirect" title="intel/mesh">intel/mesh</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><p>Intel&#39;s <b>mesh interconnect architecture</b> is a <a href="/wiki/multi-core" class="mw-redirect" title="multi-core">multi-core</a> system <a href="/wiki/interconnect_architecture" title="interconnect architecture">interconnect architecture</a> that implements a <a href="/w/index.php?title=synchronous&amp;action=edit&amp;redlink=1" class="new" title="synchronous (page does not exist)">synchronous</a>, high-bandwidth, and <a href="/w/index.php?title=scalable&amp;action=edit&amp;redlink=1" class="new" title="scalable (page does not exist)">scalable</a> 2-dimensional array of half rings. Their mesh architecture has replaced the <a href="/w/index.php?title=intel/ring_interconnect_architecture&amp;action=edit&amp;redlink=1" class="new" title="intel/ring interconnect architecture (page does not exist)">ring interconnect architecture</a> in the server and <a href="/w/index.php?title=HPC&amp;action=edit&amp;redlink=1" class="new" title="HPC (page does not exist)">HPC</a> markets.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Overview"><span class="tocnumber">2</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#General_Floorplan"><span class="tocnumber">2.1</span> <span class="toctext">General Floorplan</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#Operations"><span class="tocnumber">3</span> <span class="toctext">Operations</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Example"><span class="tocnumber">3.1</span> <span class="toctext">Example</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#Cluster_Modes"><span class="tocnumber">4</span> <span class="toctext">Cluster Modes</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Implementations"><span class="tocnumber">5</span> <span class="toctext">Implementations</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Knights_Landing"><span class="tocnumber">5.1</span> <span class="toctext">Knights Landing</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Skylake_.28server.29"><span class="tocnumber">5.2</span> <span class="toctext">Skylake (server)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Since the late 2000s, Intel has used a <a href="/w/index.php?title=intel/ring_interconnect_architecture&amp;action=edit&amp;redlink=1" class="new" title="intel/ring interconnect architecture (page does not exist)">ring interconnect architecture</a> in order to interconnect multiple <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">physical cores</a> together efficiently. Throughout the 2010s as the number of cores on Intel&#39;s high-end models continue to increase, the ring reached fairly problematic scaling issues, particularly in the area of bandwidth and latency. To significantly mitigate those bottlenecks, Intel introduced a new mesh interconnect architecture which implemented a mesh networking topology in order to reduce the latency between nodes and increase the bandwidth.
</p><p>Intel has been experimenting with mesh topologies for a very long time in their research projects. For example, the 80 <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> <a href="/wiki/intel/microarchitectures/polaris" title="intel/microarchitectures/polaris">Polaris</a> processor from <a href="/wiki/2007" title="2007">2007</a> featured a mesh interconnect architecture with a 5-port router on each tile. Polaris was the very first research chip in the area of teraFLOP computing which eventually resulted in the <a href="/wiki/intel/xeon_phi" title="intel/xeon phi">Xeon Phi</a> family of commercial processors. In June <a href="/wiki/2016" title="2016">2016</a>, Intel launched new <a href="/wiki/intel/xeon_phi" title="intel/xeon phi">Xeon Phi</a> <a href="/wiki/intel/mic_architecture" title="intel/mic architecture">MIC</a> microprocessors based on <a href="/wiki/intel/microarchitectures/knights_landing" title="intel/microarchitectures/knights landing">Knights Landing</a> which was Intel&#39;s first commercialized microarchitecture to implement the new interconnect architecture. In mid-<a href="/wiki/2017" title="2017">2017</a> Intel launched the <a href="/wiki/intel/microarchitectures/skylake_(server)" title="intel/microarchitectures/skylake (server)">Skylake server microarchitecture</a> which featured also featured the mesh interconnect. This microarchitecture is found in their server (<a href="/wiki/intel/xeon_scalable" class="mw-disambig" title="intel/xeon scalable">Xeon Scalable</a>) microprocessors and the <a href="/wiki/intel/core_i7" title="intel/core i7">Core i7</a> and <a href="/wiki/intel/core_i9" title="intel/core i9">Core i9</a> HEDT parts.
</p>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=2" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel&#39;s mesh interconnect architecture consists of a number of related concepts:
</p>
<ul><li> <b>Mesh</b> - the fabric, a 2-dimensional array of half rings forming a system-wide interconnect grid</li>
<li> <b>Tile</b> - a modular <a href="/w/index.php?title=IP_block&amp;action=edit&amp;redlink=1" class="new" title="IP block (page does not exist)">IP block</a> that can be replicated multiple times across a large grid
<ul><li> <b>Core Tile</b> - a specific kind of tile that incorporates an Intel&#39;s <a href="/wiki/x86" title="x86">x86</a> core</li>
<li> <b>IMC Tile</b> - a specific kind of tile that incorporates an <a href="/w/index.php?title=integrated_memory_controller&amp;action=edit&amp;redlink=1" class="new" title="integrated memory controller (page does not exist)">integrated memory controller</a></li></ul></li>
<li> <b>Caching/Home Agent</b> (<b>CHA</b>) - a unit found inside the core tiles that maintains the cache coherency between tiles. The CHA also interfaces with the CMS</li>
<li> <b>Converged/Common Mesh Stop</b> (<b>CMS</b>) - A mesh stop station, facilitating the interface between a tile and the fabric</li></ul>
<h3><span class="mw-headline" id="General_Floorplan">General Floorplan</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=3" title="Edit section: General Floorplan">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Below is the general <a href="/w/index.php?title=floorplan&amp;action=edit&amp;redlink=1" class="new" title="floorplan (page does not exist)">floorplan</a>. 
</p>
<dl><dd><a href="/wiki/File:intel_mesh_overview.svg" class="image"><img alt="intel mesh overview.svg" src="/w/images/thumb/1/1b/intel_mesh_overview.svg/600px-intel_mesh_overview.svg.png" width="600" height="347" class="wikichip_ogimage" srcset="/w/images/thumb/1/1b/intel_mesh_overview.svg/900px-intel_mesh_overview.svg.png 1.5x, /w/images/thumb/1/1b/intel_mesh_overview.svg/1200px-intel_mesh_overview.svg.png 2x"/></a></dd></dl>
<p><br/>
Tiles are replicated in the X and Y axis as many times as desired. The type of tile depends on the design goals and target market. In theory any type of IP block can serve as a tile provided it&#39;s modified to interface with the CMS. Each tile is associated with its own CMS which allows the tile to interface with the mesh. Every mesh stop at each tile is directly connected to its immediate four neighbors – north, south, east, and west.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:intel_mesh_cms_links.svg" class="image"><img alt="intel mesh cms links.svg" src="/w/images/thumb/c/c9/intel_mesh_cms_links.svg/200px-intel_mesh_cms_links.svg.png" width="200" height="201" srcset="/w/images/thumb/c/c9/intel_mesh_cms_links.svg/300px-intel_mesh_cms_links.svg.png 1.5x, /w/images/thumb/c/c9/intel_mesh_cms_links.svg/400px-intel_mesh_cms_links.svg.png 2x"/></a></dd></dl>
<p><br/>
The mesh itself consists of a 2-dimensional array of half-rings. Every vertical column of CMSs form a bi-directional half ring. Similarly, every horizontal row forms a bi-directional half ring.
</p>
<div>
<div style="float: left; text-align: center;"><b>Horizontal bi-directional half rings</b><br/><a href="/wiki/File:intel_mesh_cms_links_(horizontal).svg" class="image"><img alt="intel mesh cms links (horizontal).svg" src="/w/images/thumb/6/69/intel_mesh_cms_links_%28horizontal%29.svg/200px-intel_mesh_cms_links_%28horizontal%29.svg.png" width="200" height="201" srcset="/w/images/thumb/6/69/intel_mesh_cms_links_%28horizontal%29.svg/300px-intel_mesh_cms_links_%28horizontal%29.svg.png 1.5x, /w/images/thumb/6/69/intel_mesh_cms_links_%28horizontal%29.svg/400px-intel_mesh_cms_links_%28horizontal%29.svg.png 2x"/></a></div>
<div style="float: left;text-align: center; margin-left: 40px;"><b>Vertical bi-directional half rings</b><br/><a href="/wiki/File:intel_mesh_cms_links_(vertical).svg" class="image"><img alt="intel mesh cms links (vertical).svg" src="/w/images/thumb/8/80/intel_mesh_cms_links_%28vertical%29.svg/200px-intel_mesh_cms_links_%28vertical%29.svg.png" width="200" height="201" srcset="/w/images/thumb/8/80/intel_mesh_cms_links_%28vertical%29.svg/300px-intel_mesh_cms_links_%28vertical%29.svg.png 1.5x, /w/images/thumb/8/80/intel_mesh_cms_links_%28vertical%29.svg/400px-intel_mesh_cms_links_%28vertical%29.svg.png 2x"/></a></div>
</div>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Operations">Operations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=4" title="Edit section: Operations">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>A packet follows a simple routing algorithm:
</p>
<ul><li> Packets are 1st routed vertically</li>
<li> Packets are then routed horizontally</li></ul>
<p>A packet originates at a tile (e.g. from the CHA) or some an I/O peripheral. It enters the fabric at its local Mesh Stop (CMS). The packet is then routed along the vertical half ring, either north or south, always taking the shortest path. Once the packet reaches its destination row, it will be taken off the vertical half ring and placed on the horizontal half ring where it will continue to the destination tile. Once the packet reaches the destination tile, it will interface back with the tile via Mesh Stop.
</p>
<h3><span class="mw-headline" id="Example">Example</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=5" title="Edit section: Example">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Consider the 5 by 6 example mesh below. For a packet to go from the tile labeled &#39;Start&#39; to the <a href="/w/index.php?title=integrated_memory_controller&amp;action=edit&amp;redlink=1" class="new" title="integrated memory controller (page does not exist)">IMC</a>, the packet will leave the core via the CHA and onto the mesh via the CMS. The packet will then be routed through three stops going north. The packet will then be taken off the vertical half ring and placed on the horizontal half ring where it will continue three additional stops going east to the IMC.
</p>
<dl><dd><a href="/wiki/File:intel_mesh_example_start.svg" class="image"><img alt="intel mesh example start.svg" src="/w/images/thumb/7/78/intel_mesh_example_start.svg/350px-intel_mesh_example_start.svg.png" width="350" height="233" srcset="/w/images/thumb/7/78/intel_mesh_example_start.svg/525px-intel_mesh_example_start.svg.png 1.5x, /w/images/thumb/7/78/intel_mesh_example_start.svg/700px-intel_mesh_example_start.svg.png 2x"/></a></dd></dl>
<p>It&#39;s important to note that the return path may not be the same route as before. For example, as in this situation, a response from the IMC will be routed via the vertical half ring first to the very south-east corner tile. The packet will then be taken off the vertical half ring and placed on the horizontal half ring where it will go west until it reaches the destination tile.
</p>
<dl><dd><a href="/wiki/File:intel_mesh_example_return.svg" class="image"><img alt="intel mesh example return.svg" src="/w/images/thumb/e/ee/intel_mesh_example_return.svg/350px-intel_mesh_example_return.svg.png" width="350" height="233" srcset="/w/images/thumb/e/ee/intel_mesh_example_return.svg/525px-intel_mesh_example_return.svg.png 1.5x, /w/images/thumb/e/ee/intel_mesh_example_return.svg/700px-intel_mesh_example_return.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Cluster_Modes">Cluster Modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=6" title="Edit section: Cluster Modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel supports a number of different cluster modes with the mesh interconnect. Note that not all modes are supported by all microarchitectures.
</p>
<ul><li> All-to-all</li>
<li> Quadrant</li>
<li> Sub-NUMA</li></ul>
<h2><span class="mw-headline" id="Implementations">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=7" title="Edit section: Implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Knights_Landing">Knights Landing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=8" title="Edit section: Knights Landing">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/wiki/intel/microarchitectures/knights_landing#Memory_Hierarchy" title="intel/microarchitectures/knights landing">Knights Landing</a></i></dd></dl>
<p>The <a href="/wiki/intel/xeon_phi" title="intel/xeon phi">Xeon Phi</a> <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> processors based on the Knights Landing microarchitecture were the first ones to utilize the mesh interconnect. In the case of Knights Landing, a tile actually consisted of a core duplex. The die was arranged as 7 rows by 6 columns for a total of 42 tiles. Two of the tiles are used for I/O while two additional tiles are for the IMC tiles, leaving a total of 38 core tiles (note that 2 tiles are disabled).
</p>
<dl><dd><a href="/wiki/File:knights_landing_cms_locations_and_die_comp.png" class="image"><img alt="knights landing cms locations and die comp.png" src="/w/images/thumb/d/d1/knights_landing_cms_locations_and_die_comp.png/600px-knights_landing_cms_locations_and_die_comp.png" width="600" height="190" srcset="/w/images/thumb/d/d1/knights_landing_cms_locations_and_die_comp.png/900px-knights_landing_cms_locations_and_die_comp.png 1.5x, /w/images/thumb/d/d1/knights_landing_cms_locations_and_die_comp.png/1200px-knights_landing_cms_locations_and_die_comp.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Skylake_.28server.29">Skylake (server)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=9" title="Edit section: Skylake (server)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/wiki/intel/microarchitectures/skylake_(server)#Memory_Hierarchy" title="intel/microarchitectures/skylake (server)">Skylake (server)</a></i></dd></dl>
<p>The first Intel server and HEDT microprocessors to implement the mesh were those based on the Skylake server configuration. Skylake came in three different die configurations.
</p>
<ul><li> 12 tiles (3x4), 10-core, Low Core Count (LCC)</li>
<li> 20 tiles (5x4), 18-core, High Core Count (HCC)</li>
<li> 30 tiles (5x6), 28-core, Extreme Core Count (XCC)</li></ul>
<p>In every configuration, there are two core tiles removed and replaced by two IMC tile on both edges of the die.
</p>
<dl><dd><a href="/wiki/File:skylake_(server)_cms_locations_and_die_comp.png" class="image"><img alt="skylake (server) cms locations and die comp.png" src="/w/images/thumb/7/76/skylake_%28server%29_cms_locations_and_die_comp.png/600px-skylake_%28server%29_cms_locations_and_die_comp.png" width="600" height="193" srcset="/w/images/thumb/7/76/skylake_%28server%29_cms_locations_and_die_comp.png/900px-skylake_%28server%29_cms_locations_and_die_comp.png 1.5x, /w/images/thumb/7/76/skylake_%28server%29_cms_locations_and_die_comp.png/1200px-skylake_%28server%29_cms_locations_and_die_comp.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/mesh_interconnect_architecture&amp;action=edit&amp;section=10" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <i>Some information was obtained directly from Intel</i></li>
<li> IEEE Hot Chips 27 Symposium (HCS) 2015.</li>
<li> IEEE ISSCC 2018</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:28498-0!*!0!!en!5!* and timestamp 20230922055740 and revision id 99419
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=intel/mesh_interconnect_architecture&amp;oldid=99419">https://en.wikichip.org/w/index.php?title=intel/mesh_interconnect_architecture&amp;oldid=99419</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:intel" title="Category:intel">intel</a></li><li><a href="/wiki/Category:interconnect_architectures" title="Category:interconnect architectures">interconnect architectures</a></li></ul></div></div>				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 2 November 2021, at 12:59.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":143});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/parsonsmaize/mulvane.js'], true, false, true, false);</script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezodn.com/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script>
<script type="text/javascript" style='display:none;'>var __ez_dims = (function() {
		var setCookie = function( name, content, expiry ) {
			return document.cookie = name+'='+content+((expiry)?';expires='+(new Date(Math.floor(new Date().getTime()+expiry*1000)).toUTCString()):'')+';path=/';
		};
		var ffid = 1;
		var oh = window.screen.height;
		var ow = window.screen.width;
		var h = ffid === 1 ? oh : (oh > ow) ? oh : ow;
		var w = ffid === 1 ? ow : (oh > ow) ? ow : oh;
		var uh = window.innerHeight || document.documentElement.clientHeight || document.getElementsByTagName('body')[0].clientHeight;
		var uw = window.innerWidth || document.documentElement.clientWidth || document.getElementsByTagName('body')[0].clientWidth;
		setCookie('ezds', encodeURIComponent('ffid='+ffid+',w='+w+',h='+h), (31536e3*7));
		setCookie('ezohw', encodeURIComponent('w='+uw+',h='+uh), (31536e3*7));
	})();</script>
<script type='text/javascript' style='display:none;' async>__ez.queue.addFile('/parsonsmaize/chanute.js', '/parsonsmaize/chanute.js?a=a&cb=4&dcb=195-3&shcb=34', true, ['/parsonsmaize/mulvane.js'], true, false, false, false);</script>
<script type='text/javascript' style='display:none;' async>__ez.queue.addFile('/porpoiseant/jellyfish.js', '/porpoiseant/jellyfish.js?a=a&cb=10&dcb=195-3&shcb=34', false, [], true, false, false, false);</script></body></html>