============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s213_1
  Generated on:           Jun 30 2014  12:03:50 AM
  Module:                 multiplier_top
  Technology library:     slow 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                           Clock    Source     No of   
 Name    Period  Rise    Fall    Domain  Pin/Port  Registers 
-------------------------------------------------------------
 clk     5600.0   0.0   2800.0   clk_dom   clk           128 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source      Setup         Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainity  Uncertainity 
 Name    Rise      Fall      Rise     Fall       Rise          Fall     
------------------------------------------------------------------------
clk         0.0       0.0      0.0      0.0          50.0          50.0 

 Clock Relationship (with uncertainity & latency)
 ----------------------------------------------- 

  From    To    R->R     R->F     F->R     F->F  
-------------------------------------------------
  clk    clk   5550.0   2750.0   2750.0   5550.0 
