GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\src\uart.v'
Compiling module 'uart'("D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\src\uart.v":1)
NOTE  (EX0101) : Current top module is "uart"
WARN  (EX0211) : The output port "uart_tx" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\src\uart.v":4)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input KEYS1 is unused("D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\src\uart.v":6)
WARN  (CV0016) : Input KEYS2 is unused("D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\src\uart.v":6)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "D:\OpenFPGAPrjs\02_1_uart_diy\gowin_prj\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
