---
layout: default
title: CV of Your Name
---

	<div class="cv">
		<a href="#" class="download" title="Download CV as PDF">Download CV</a>			
					<h1>Rahmadi Trimananda</h1>
					<address>
					<strong>Ph.D. Candidate</strong><br>
					Computer Engineering - Programming Languages Research Group<br>
					University of California, Irvine<br>
					Irvine, CA 92617<br>
					<!--abbr title="phone">P:</abbr> (123) 456-7890<br-->
					<span class="obfuscate">rahmadi.trimananda@uci.edu</span>
					</address>
					<br>
					<br>
					
		<ul>
			<p><strong>Roles</strong></p>
			<li><strong>Graduate Student Researcher <em>(2015-2020) – University of California, Irvine</em>:</strong> Working on research projects that focus on software infrastructure, systems, and compiler development for smart home devices, mobile, and cloud applications programmability, security, privacy and safety; working in both software and hardware sides of IoT devices.</li>
			<li><strong>Software Engineering Intern <em>(Summer 2017) – Xilinx Corp., San Jose</em>:</strong> Conducted research on the Xilinx FPGA tool-chain and developed a prototype of FPGA cutting edge debugging features. Developed cutting edge debugging features using compiler techniques in newly being developed SDx tool chain. This is meant to allow application developers with little or no FPGA expertise to use high level programming languages such as OpenCL, C and C++ to program FPGAs.</li>
			<li><strong>System Validation Engineer <em>(2012-2015) – Intel Corp., Penang, Malaysia</em>:</strong> Owned system validation in software and hardware for various Intel products.</li>
			<ul>
				<li><strong>PMIC Validation Engineer <em>(2015)</em>:</strong> Responsible for Power Management IC (PMIC) validation, validation strategy, integration in Systems-on-a-Chip (SoC) systems, and small research on PMIC validation software integration.</li>
				<li><strong>Full-chip System Validation Engineer <em>(2013-2014)</em>:</strong> Conducted validation on the health of latest Intel SoC products in terms of full-chip integration of IP blocks, full-chip traffic, and bandwidth; worked with debugger and simulation tool chain.</li>
				<li><strong>Random Instruction Test Software QA Engineer <em>(2012-2013)</em>:</strong> Maintained and developed a Random Test software (written in C++) for CPU system validation on various Intel SoC and mainstream products. Has successfully supported and delivered Intel products in terms of System Validation both from software and hardware perspectives. Conducted a small research of test software profiling, automation, and efficiency improvements. Worked in a team that maintained C++ codebase of over 40 modules (over 100,000 lines).</li>
				</ul>
			<li><strong>Junior Lecturer and Researcher <em>(2009-2011) – University of Pelita Harapan, Jakarta, Indonesia</em>:</strong> Taught students and conducted small-scale research (built a complete automation software/hardware system for garment printing using Gutenprint—a Linux C printer driver).</li>
			<ul class="posts"><font size="5em"><line height="1.5">
				<li><strong>Manager of Microsoft Innovation Center at UPH:</strong> Led and managed Microsoft Innovation Center at UPH that was established in a collaboration with Microsoft Corporation.</li>
				</line></font></ul>
			<li><strong>RTL/System Programmer at Megaframe Project <em>(2008-2009) – TU Delft, Netherlands</em>:</strong> Worked on <a href="http://www.megaframe.eu/">Megaframe project</a> for master’s final project in Delft Technological University with Prof. Edoardo Charbon. This project was a research initiative in low-cost techniques for single photon counting that involves a consortium of top European research universities and institutes, e.g. EPFL, University of Edinburgh, Delft University of Technology, and ST Microelectronics.</li>
			<li><strong>Graduate Intern Researcher <em>(Summer 2008) – TNO, Delft, Netherlands</em>:</strong> A short research internship program that was conducted in TNO, a Dutch research company. The research was about optimizing power management of wireless sensor network as a low-power embedded system.</li>
			<li><strong>Programmer <em>(2006-2007) – University of Pelita Harapan, Jakarta, Indonesia</em>:</strong> Developed multiple software and hardware applications mainly used in the campus library.</li>
			</ul>
		
		<ul>
			<p><strong>Awards</strong></p>
			<li>Broadcom Foundation Fellowship Award (2016)</li>
			<li>UC Irvine EECS Department Fellowship Award (2015)</li>
			<li>Top 10 National Microsoft Imagine Cup (2012)</li>
			<li>M.Sc. Honours Track (first Computer Engineering student at TU Delft to graduate with this title - 2009)</li>
			<li>Indonesian Ministry of Communication and Information Technology Scholarship Award (2007)</li>
			<li>Best Paper Award - Indonesian National Seminar of Information System (2006)</li>
			<li>UPH Undergraduate Scholarship Award (2002)</li>
			</ul>
		
		<ul>
			<p><strong>Professional References</strong></p>
			<p><strong><em>Academia</em></strong></p>
			<li><a href="http://plrg.eecs.uci.edu/" target="_blank">Dr. Brian C. Demsky</a>, <em>Ph.D. advisor</em>.</li>
			<li><a href="http://web.cs.ucla.edu/~harryxu/" target="_blank">Dr. Guoqing (Harry) Xu</a>, <em>Ph.D. co-advisor</em>.</li>
			<li><a href="https://people.epfl.ch/edoardo.charbon/bio?lang=en&cvlang=en" target="_blank">Dr. Edoardo Charbon</a>, <em>Master thesis advisor</em>.</li>
			<p><strong><em>Industry</em></strong></p>
			<li><a href="https://www.linkedin.com/in/kumar-deepak-9780731/" target="_blank">Kumar Deepak</a>, <em>Distinguished Engineer & Manager</em>, Xilinx Corp.</li>
			<li><a href="https://www.linkedin.com/in/ai-ssa-chai-85277794/" target="_blank">Ai Ssa Chain</a>, <em>Engineering Manager</em>, Intel Corp.</li>
			</ul>

	</div>
