
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035593                       # Number of seconds simulated
sim_ticks                                 35593078785                       # Number of ticks simulated
final_tick                               565157458722                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154808                       # Simulator instruction rate (inst/s)
host_op_rate                                   203396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2597902                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893380                       # Number of bytes of host memory used
host_seconds                                 13700.70                       # Real time elapsed on the host
sim_insts                                  2120980323                       # Number of instructions simulated
sim_ops                                    2786673645                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2246912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2078720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4328960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       843904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            843904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17554                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16240                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33820                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6593                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6593                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63127779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58402366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121623646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              93501                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23709778                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23709778                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23709778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63127779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58402366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145333424                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85355106                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31015270                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25445107                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017743                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12876582                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12080894                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156665                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86926                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32016496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170332045                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31015270                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15237559                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36595973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10807620                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6698039                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15659895                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804877                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84068528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47472555     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660518      4.35%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194826      3.80%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439541      4.09%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2996994      3.56%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1568136      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026358      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714844      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994756     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84068528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363367                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995569                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33682812                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6276416                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34809763                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547931                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8751597                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077207                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202005566                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50819                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8751597                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35354282                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2757951                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       815943                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33653843                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2734904                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195145957                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9721                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1717511                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       744772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271118880                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909893246                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909893246                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102859621                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33817                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17795                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7241101                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240090                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2904168                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183968677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33801                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147799511                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282105                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61095601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186585130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1757                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84068528                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29903407     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17915783     21.31%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11809367     14.05%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7611251      9.05%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7599119      9.04%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4413920      5.25%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3403603      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       753077      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659001      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84068528                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1086436     69.80%     69.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        206643     13.28%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       263302     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121576983     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016008      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15728874     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8461624      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147799511                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731584                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1556420                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010531                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381506071                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245099117                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143645922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149355931                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261777                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021314                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1063                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279875                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8751597                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2012277                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159571                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184002478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233443                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021548                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17779                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114872                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1063                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232375                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364138                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145212305                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14783573                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587202                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22995327                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20581979                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8211754                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701273                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143792652                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143645922                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93693894                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261792189                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682921                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357894                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61583835                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042437                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75316931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30014801     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452870     27.16%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380882     11.13%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293331      5.70%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3674638      4.88%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1799834      2.39%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1984539      2.63%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005951      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3710085      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75316931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3710085                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255612601                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376771397                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1286578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853551                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853551                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171576                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171576                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655605523                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197038577                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189460630                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85355106                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31095087                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27192238                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962584                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15494908                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14953455                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2232401                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61927                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36639934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173001933                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31095087                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17185856                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35610202                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9644615                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4206374                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18063429                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84127374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48517172     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763174      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3237551      3.85%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3014673      3.58%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4993674      5.94%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5189454      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231257      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924723      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15255696     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84127374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364303                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026849                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37796771                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4063495                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34464613                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137308                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7665186                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3379189                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5658                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193537960                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7665186                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39385859                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1410367                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       459501                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32999415                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2207045                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188434943                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       894233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250123943                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857662519                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857662519                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163003976                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87119931                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22214                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10851                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5900761                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29022729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6302028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103516                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1599708                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178379545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150670182                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200869                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53343875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146369411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84127374                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.843620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29059383     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15868527     18.86%     53.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13429613     15.96%     69.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8414015     10.00%     79.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8850977     10.52%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5183405      6.16%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2293097      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605987      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       422370      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84127374                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591589     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189788     21.23%     87.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112604     12.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118127237     78.40%     78.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186007      0.79%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10838      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25962066     17.23%     96.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5384034      3.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150670182                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765216                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893981                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386562583                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231745554                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145768397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151564163                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368297                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8249024                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1542454                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7665186                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         758761                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64966                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178401236                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29022729                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6302028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10851                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204486                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147859480                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24961041                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2810697                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30208092                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22352995                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5247051                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732286                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145930528                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145768397                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89550814                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218402767                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.707788                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410026                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109546445                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124415488                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53986372                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967792                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76462188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.323558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35094411     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16240047     21.24%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9099477     11.90%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3076909      4.02%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2935535      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1205760      1.58%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3276907      4.29%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       951758      1.24%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4581384      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76462188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109546445                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124415488                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25533272                       # Number of memory references committed
system.switch_cpus1.commit.loads             20773698                       # Number of loads committed
system.switch_cpus1.commit.membars              10836                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19485941                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108599421                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679421                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4581384                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250282664                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364475371                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1227732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109546445                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124415488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109546445                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779168                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779168                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283420                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283420                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684072787                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190977440                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199593789                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21672                       # number of misc regfile writes
system.l2.replacements                          33820                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           682382                       # Total number of references to valid blocks.
system.l2.sampled_refs                          50204                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.592184                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           186.515799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.029541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5702.822271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.060726                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5087.529247                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3035.982854                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2360.059562                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.348073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.310518                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.185302                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144047                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        78153                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37776                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  115929                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27105                       # number of Writeback hits
system.l2.Writeback_hits::total                 27105                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        78153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37776                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115929                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        78153                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37776                       # number of overall hits
system.l2.overall_hits::total                  115929                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17554                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16240                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33820                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16240                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33820                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17554                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16240                       # number of overall misses
system.l2.overall_misses::total                 33820                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       431694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    971478013                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       668558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    876571102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1849149367                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       431694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    971478013                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       668558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    876571102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1849149367                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       431694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    971478013                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       668558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    876571102                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1849149367                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149749                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27105                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27105                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149749                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149749                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.183414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.300652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225845                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.183414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.300652                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225845                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.183414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.300652                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225845                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39244.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55342.258915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53976.053079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54676.208368                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39244.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55342.258915                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53976.053079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54676.208368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39244.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55342.258915                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53976.053079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54676.208368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6593                       # number of writebacks
system.l2.writebacks::total                      6593                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16240                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33820                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33820                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       369259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    870782646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       582178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    782463231                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1654197314                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       369259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    870782646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       582178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    782463231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1654197314                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       369259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    870782646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       582178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    782463231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1654197314                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.183414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.300652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225845                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.183414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.300652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.183414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.300652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225845                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        33569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49605.938589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38811.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48181.233436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48911.807037                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        33569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49605.938589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38811.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48181.233436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48911.807037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        33569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49605.938589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38811.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48181.233436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48911.807037                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996606                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015667544                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843316.776770                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996606                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15659883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15659883                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15659883                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15659883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15659883                       # number of overall hits
system.cpu0.icache.overall_hits::total       15659883                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       522123                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       522123                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       522123                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       522123                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       522123                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       522123                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15659895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15659895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15659895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15659895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15659895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15659895                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43510.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43510.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43510.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43510.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43510.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43510.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       444034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       444034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       444034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       444034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       444034                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       444034                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40366.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40366.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40366.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40366.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40366.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40366.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95707                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191884400                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95963                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.566500                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.481711                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.518289                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915944                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084056                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11620107                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11620107                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16969                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19329587                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19329587                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19329587                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19329587                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357471                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357516                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357516                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357516                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357516                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10607939437                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10607939437                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2082464                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2082464                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10610021901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10610021901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10610021901                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10610021901                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11977578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11977578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19687103                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19687103                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19687103                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19687103                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029845                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018160                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018160                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018160                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018160                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29674.965066                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29674.965066                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 46276.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46276.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29677.054736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29677.054736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29677.054736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29677.054736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16875                       # number of writebacks
system.cpu0.dcache.writebacks::total            16875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261764                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261764                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261809                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261809                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95707                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95707                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95707                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95707                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1681869235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1681869235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1681869235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1681869235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1681869235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1681869235                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004861                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004861                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004861                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004861                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17573.105781                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17573.105781                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17573.105781                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17573.105781                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17573.105781                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17573.105781                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993938                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929529403                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714998.898524                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993938                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18063413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18063413                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18063413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18063413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18063413                       # number of overall hits
system.cpu1.icache.overall_hits::total       18063413                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       773294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       773294                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       773294                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       773294                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       773294                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       773294                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18063429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18063429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18063429                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18063429                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18063429                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18063429                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48330.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48330.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48330.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48330.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48330.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48330.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       700252                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       700252                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       700252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       700252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       700252                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       700252                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46683.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46683.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54016                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232394898                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54272                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4282.040426                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.323067                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.676933                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22666125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22666125                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4737882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4737882                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10851                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10851                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10836                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10836                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27404007                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27404007                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27404007                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27404007                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174324                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174324                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174324                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174324                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174324                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7279241346                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7279241346                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7279241346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7279241346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7279241346                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7279241346                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22840449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22840449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4737882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4737882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27578331                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27578331                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27578331                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27578331                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007632                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007632                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006321                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41756.966029                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41756.966029                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41756.966029                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41756.966029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41756.966029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41756.966029                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10230                       # number of writebacks
system.cpu1.dcache.writebacks::total            10230                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120308                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120308                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120308                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120308                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120308                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54016                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54016                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54016                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54016                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54016                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54016                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1188476486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1188476486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1188476486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1188476486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1188476486                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1188476486                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22002.304613                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22002.304613                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22002.304613                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22002.304613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22002.304613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22002.304613                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
