

================================================================
== Vivado HLS Report for 'im_load'
================================================================
* Date:           Wed Oct  4 15:07:57 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im_load
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.885 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   922561|   922561| 9.226 ms | 9.226 ms |  922561|  922561|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   922560|   922560|      1922|          -|          -|   480|    no    |
        | + Loop 1.1  |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    407|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      96|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      96|    467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_1_fu_248_p2      |     +    |      0|  0|  26|          19|          19|
    |add_ln31_fu_356_p2        |     +    |      0|  0|  26|          19|          19|
    |add_ln34_1_fu_284_p2      |     +    |      0|  0|  26|          19|          19|
    |add_ln34_fu_361_p2        |     +    |      0|  0|  26|          19|          19|
    |add_ln37_fu_290_p2        |     +    |      0|  0|  26|          19|          10|
    |add_ln40_fu_296_p2        |     +    |      0|  0|  26|          19|          10|
    |i_fu_218_p2               |     +    |      0|  0|  15|           9|           1|
    |j_fu_312_p2               |     +    |      0|  0|  14|          10|           1|
    |sub_ln34_fu_254_p2        |     -    |      0|  0|  15|           7|           9|
    |sub_ln37_fu_366_p2        |     -    |      0|  0|  26|          19|          19|
    |sub_ln40_fu_371_p2        |     -    |      0|  0|  26|          19|          19|
    |and_ln879_1_fu_200_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln879_fu_182_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_212_p2       |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln19_fu_306_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_1_fu_164_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_170_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln879_fu_158_p2      |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_350_p2      |   icmp   |      0|  0|  13|          10|          10|
    |tmp_user_V_fu_344_p2      |   icmp   |      0|  0|  13|          10|           1|
    |or_ln21_fu_322_p2         |    or    |      0|  0|   9|           9|           9|
    |or_ln879_1_fu_206_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln879_fu_188_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln879_1_fu_383_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln879_2_fu_390_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln879_fu_376_p3    |  select  |      0|  0|  19|           1|          19|
    |xor_ln879_1_fu_194_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_fu_176_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 407|         241|         252|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |i_0_reg_135               |   9|          2|    9|         18|
    |j_0_reg_147               |   9|          2|   10|         20|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  60|         12|   21|         46|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln31_1_reg_425   |  12|   0|   19|          7|
    |add_ln34_1_reg_430   |  12|   0|   19|          7|
    |add_ln37_reg_435     |  12|   0|   19|          7|
    |add_ln40_reg_440     |  12|   0|   19|          7|
    |and_ln879_1_reg_407  |   1|   0|    1|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_135          |   9|   0|    9|          0|
    |i_reg_420            |   9|   0|    9|          0|
    |icmp_ln879_reg_402   |   1|   0|    1|          0|
    |j_0_reg_147          |  10|   0|   10|          0|
    |j_reg_448            |  10|   0|   10|          0|
    |or_ln879_1_reg_412   |   1|   0|    1|          0|
    |tmp_last_V_reg_458   |   1|   0|    1|          0|
    |tmp_user_V_reg_453   |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  96|   0|  124|         28|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |        im_load        | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |        im_load        | return value |
|ap_start             |  in |    1| ap_ctrl_hs |        im_load        | return value |
|ap_done              | out |    1| ap_ctrl_hs |        im_load        | return value |
|ap_idle              | out |    1| ap_ctrl_hs |        im_load        | return value |
|ap_ready             | out |    1| ap_ctrl_hs |        im_load        | return value |
|mode_V               |  in |    2|   ap_none  |         mode_V        |    scalar    |
|m_axis_video_TDATA   | out |    8|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    1|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    1|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|mem_V_address0       | out |   19|  ap_memory |         mem_V         |     array    |
|mem_V_ce0            | out |    1|  ap_memory |         mem_V         |     array    |
|mem_V_q0             |  in |    8|  ap_memory |         mem_V         |     array    |
+---------------------+-----+-----+------------+-----------------------+--------------+

