Classic Timing Analyzer report for CPU
Wed Mar 24 12:05:51 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 17.076 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[31]                           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 41.05 MHz ( period = 24.360 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegBWrite             ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:A|Saida[13]                ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; 524          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 524          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 41.05 MHz ( period = 24.360 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 8.579 ns                ;
; N/A                                     ; 41.05 MHz ( period = 24.360 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 8.579 ns                ;
; N/A                                     ; 41.06 MHz ( period = 24.356 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 41.06 MHz ( period = 24.356 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 41.06 MHz ( period = 24.356 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 41.16 MHz ( period = 24.296 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 8.550 ns                ;
; N/A                                     ; 41.16 MHz ( period = 24.296 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 8.550 ns                ;
; N/A                                     ; 41.16 MHz ( period = 24.296 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 8.550 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.204 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 8.503 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.204 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 8.503 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 41.40 MHz ( period = 24.156 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.50 MHz ( period = 24.096 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.944 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.944 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.884 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.884 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.96 MHz ( period = 23.832 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.828 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.828 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.828 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.828 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.814 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.814 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.814 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.798 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.798 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.794 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.794 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.794 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 8.429 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 8.429 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.768 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.768 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.768 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.768 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.754 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.754 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.754 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.672 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.672 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.672 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.672 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 42.31 MHz ( period = 23.634 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 42.38 MHz ( period = 23.594 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.574 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 8.171 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 8.171 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 8.171 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.478 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; 42.77 MHz ( period = 23.382 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 42.77 MHz ( period = 23.382 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 42.88 MHz ( period = 23.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 8.072 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 8.213 ns                ;
; N/A                                     ; 42.98 MHz ( period = 23.266 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 42.98 MHz ( period = 23.266 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 42.98 MHz ( period = 23.266 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 42.98 MHz ( period = 23.266 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 43.01 MHz ( period = 23.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 43.01 MHz ( period = 23.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 43.01 MHz ( period = 23.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 43.05 MHz ( period = 23.228 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 43.05 MHz ( period = 23.228 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.178 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 7.996 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 7.996 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 43.26 MHz ( period = 23.118 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 43.27 MHz ( period = 23.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 8.099 ns                ;
; N/A                                     ; 43.27 MHz ( period = 23.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 8.099 ns                ;
; N/A                                     ; 43.34 MHz ( period = 23.072 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.022 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 8.124 ns                ;
; N/A                                     ; 43.48 MHz ( period = 22.998 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 8.072 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 8.072 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 8.072 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 8.072 ns                ;
; N/A                                     ; 43.52 MHz ( period = 22.980 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 7.904 ns                ;
; N/A                                     ; 43.52 MHz ( period = 22.980 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 7.904 ns                ;
; N/A                                     ; 43.52 MHz ( period = 22.980 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 7.904 ns                ;
; N/A                                     ; 43.57 MHz ( period = 22.950 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.812 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.812 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 7.813 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 7.813 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 7.813 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.738 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.738 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 44.03 MHz ( period = 22.712 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.967 ns                ;
; N/A                                     ; 44.05 MHz ( period = 22.700 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 44.15 MHz ( period = 22.652 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.940 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.626 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 7.897 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 44.22 MHz ( period = 22.616 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 7.933 ns                ;
; N/A                                     ; 44.23 MHz ( period = 22.608 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 7.727 ns                ;
; N/A                                     ; 44.23 MHz ( period = 22.608 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 7.727 ns                ;
; N/A                                     ; 44.23 MHz ( period = 22.608 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 7.727 ns                ;
; N/A                                     ; 44.27 MHz ( period = 22.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 44.33 MHz ( period = 22.556 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.891 ns                ;
; N/A                                     ; 44.44 MHz ( period = 22.502 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.657 ns                ;
; N/A                                     ; 44.59 MHz ( period = 22.428 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 44.75 MHz ( period = 22.344 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 7.794 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.264 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 7.716 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 44.92 MHz ( period = 22.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 44.95 MHz ( period = 22.246 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 44.95 MHz ( period = 22.246 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 44.95 MHz ( period = 22.246 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 45.14 MHz ( period = 22.152 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 7.490 ns                ;
; N/A                                     ; 45.14 MHz ( period = 22.152 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 7.490 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.148 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.148 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.148 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 45.32 MHz ( period = 22.066 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.454 ns                ;
; N/A                                     ; 45.36 MHz ( period = 22.046 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 45.38 MHz ( period = 22.034 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[30]        ; clock      ; clock    ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 45.38 MHz ( period = 22.034 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[31]        ; clock      ; clock    ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 45.51 MHz ( period = 21.974 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[30]        ; clock      ; clock    ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 45.51 MHz ( period = 21.974 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[31]        ; clock      ; clock    ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 45.51 MHz ( period = 21.972 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 45.56 MHz ( period = 21.948 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 45.57 MHz ( period = 21.942 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 45.57 MHz ( period = 21.942 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 45.58 MHz ( period = 21.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 45.58 MHz ( period = 21.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 45.58 MHz ( period = 21.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 45.71 MHz ( period = 21.878 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[30]        ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 45.71 MHz ( period = 21.878 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[31]        ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 45.71 MHz ( period = 21.878 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 46.00 MHz ( period = 21.738 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegWrite      ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 46.01 MHz ( period = 21.736 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 46.01 MHz ( period = 21.736 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 46.24 MHz ( period = 21.624 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 46.25 MHz ( period = 21.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 46.25 MHz ( period = 21.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 46.25 MHz ( period = 21.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 46.25 MHz ( period = 21.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 46.27 MHz ( period = 21.610 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[1]    ; clock      ; clock    ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 46.34 MHz ( period = 21.580 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 46.46 MHz ( period = 21.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcB[0]    ; clock      ; clock    ; None                        ; None                      ; 7.311 ns                ;
; N/A                                     ; 46.46 MHz ( period = 21.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcB[1]    ; clock      ; clock    ; None                        ; None                      ; 7.311 ns                ;
; N/A                                     ; 46.50 MHz ( period = 21.506 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[2]    ; clock      ; clock    ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 46.57 MHz ( period = 21.472 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:PC|Saida[30]        ; clock      ; clock    ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 46.57 MHz ( period = 21.472 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:PC|Saida[31]        ; clock      ; clock    ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 46.67 MHz ( period = 21.426 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 46.70 MHz ( period = 21.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[2]    ; clock      ; clock    ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 46.71 MHz ( period = 21.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[3]    ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 46.71 MHz ( period = 21.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[1]    ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 46.71 MHz ( period = 21.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[0]    ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 46.71 MHz ( period = 21.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegDest[0]    ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCSource[1]   ; clock      ; clock    ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCWrite       ; clock      ; clock    ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCSource[0]   ; clock      ; clock    ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 47.00 MHz ( period = 21.278 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|IRWrite       ; clock      ; clock    ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 47.00 MHz ( period = 21.278 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegBWrite     ; clock      ; clock    ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 47.01 MHz ( period = 21.274 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|ALUControl[2] ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 47.01 MHz ( period = 21.274 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|ALUControl[1] ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 47.01 MHz ( period = 21.274 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|ALUControl[0] ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 47.13 MHz ( period = 21.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcA       ; clock      ; clock    ; None                        ; None                      ; 7.024 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:PC|Saida[30]        ; clock      ; clock    ; None                        ; None                      ; 7.008 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:PC|Saida[31]        ; clock      ; clock    ; None                        ; None                      ; 7.008 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                   ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 0.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.554 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.076 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.046 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.029 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.998 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.951 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.795 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.748 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.661 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.659 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.631 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.612 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.583 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.575 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.545 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.510 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.473 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.463 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.426 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.380 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.350 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.320 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.294 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.292 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.272 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.245 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.244 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.232 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.202 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.158 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.154 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.095 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.069 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.058 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.009 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.972 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.972 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.951 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.933 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.925 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.913 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.900 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.877 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.870 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.867 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.866 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.820 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.815 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.810 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.791 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.784 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.780 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.747 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.732 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.685 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.666 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.655 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.629 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.619 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.607 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.595 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.566 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.565 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.557 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.548 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.547 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.535 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.535 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.529 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.500 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.498 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.488 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.487 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.483 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.477 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.474 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.471 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.459 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.452 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.448 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.430 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.427 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.404 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.393 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.366 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.351 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.334 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.333 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.307 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.304 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.297 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.297 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.284 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.260 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.250 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.246 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.244 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.207 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.187 ns  ; Registrador:PC|Saida[0]                 ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.180 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.148 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.141 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.132 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.128 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.120 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.119 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.116 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.094 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.077 ns  ; Registrador:A|Saida[2]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.069 ns  ; Registrador:PC|Saida[0]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.062 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.062 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.059 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.046 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.044 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.034 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.030 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.026 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.023 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.018 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.997 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.988 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.982 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.976 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.973 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.967 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.965 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.962 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.958 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.952 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.940 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.919 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.918 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.901 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.892 ns  ; Registrador:A|Saida[1]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.882 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.871 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.869 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.850 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.837 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.821 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.809 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.807 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.806 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.759 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.748 ns  ; Registrador:A|Saida[0]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.737 ns  ; Registrador:PC|Saida[0]                 ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.737 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.733 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.716 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.706 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.703 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.701 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.694 ns  ; Registrador:PC|Saida[4]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.694 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.691 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.691 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.662 ns  ; Registrador:A|Saida[2]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.654 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.647 ns  ; Registrador:PC|Saida[4]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.647 ns  ; Registrador:PC|Saida[0]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.633 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.630 ns  ; Registrador:A|Saida[0]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.629 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.625 ns  ; Registrador:PC|Saida[1]                 ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.615 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.608 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.601 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.601 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.599 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.581 ns  ; Registrador:A|Saida[1]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.581 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.580 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.576 ns  ; Registrador:A|Saida[2]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.571 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.565 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.556 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.551 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.536 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.522 ns  ; Registrador:PC|Saida[0]                 ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.507 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.503 ns  ; Registrador:PC|Saida[2]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.476 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 12:05:51 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
Info: Clock "clock" has Internal fmax of 41.05 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" and destination register "Controle:Controle|IRWrite" (period= 24.36 ns)
    Info: + Longest register to register delay is 8.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.411 ns) + CELL(0.053 ns) = 0.464 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~11DUPLICATE'
        Info: 3: + IC(0.313 ns) + CELL(0.154 ns) = 0.931 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~3'
        Info: 4: + IC(0.221 ns) + CELL(0.154 ns) = 1.306 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~7'
        Info: 5: + IC(0.235 ns) + CELL(0.228 ns) = 1.769 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.032 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.374 ns) + CELL(0.053 ns) = 2.459 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.307 ns) + CELL(0.053 ns) = 2.819 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 3.077 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.808 ns) + CELL(0.053 ns) = 3.938 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.209 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 4.483 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.370 ns) + CELL(0.053 ns) = 4.906 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.495 ns) + CELL(0.053 ns) = 5.454 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.219 ns) + CELL(0.053 ns) = 5.726 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.364 ns) + CELL(0.053 ns) = 6.143 ns; Loc. = LCCOMB_X14_Y12_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.304 ns) + CELL(0.053 ns) = 6.500 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.219 ns) + CELL(0.053 ns) = 6.772 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[30]~9'
        Info: 19: + IC(0.619 ns) + CELL(0.225 ns) = 7.616 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 2; COMB Node = 'Controle:Controle|RegBWrite~1'
        Info: 20: + IC(0.217 ns) + CELL(0.746 ns) = 8.579 ns; Loc. = LCFF_X13_Y11_N23; Fanout = 32; REG Node = 'Controle:Controle|IRWrite'
        Info: Total cell delay = 2.249 ns ( 26.22 % )
        Info: Total interconnect delay = 6.330 ns ( 73.78 % )
    Info: - Smallest clock skew is -3.511 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1302; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y11_N23; Fanout = 32; REG Node = 'Controle:Controle|IRWrite'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "clock" to source register is 5.974 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.203 ns) + CELL(0.712 ns) = 2.769 ns; Loc. = LCFF_X11_Y12_N13; Fanout = 21; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.809 ns) + CELL(0.225 ns) = 3.803 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.220 ns) + CELL(0.000 ns) = 5.023 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.898 ns) + CELL(0.053 ns) = 5.974 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
            Info: Total cell delay = 1.844 ns ( 30.87 % )
            Info: Total interconnect delay = 4.130 ns ( 69.13 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:A|Saida[13]" and destination pin or register "MuxRegData:MuxRegData|MuxRegDataOut[13]" for clock "clock" (Hold time is 2.806 ns)
    Info: + Largest clock skew is 3.922 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.381 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.156 ns) + CELL(0.712 ns) = 2.722 ns; Loc. = LCFF_X13_Y12_N23; Fanout = 13; REG Node = 'Controle:Controle|RegData[2]'
            Info: 3: + IC(0.635 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux32~0'
            Info: 4: + IC(1.732 ns) + CELL(0.000 ns) = 5.435 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxRegData:MuxRegData|Mux32~0clkctrl'
            Info: 5: + IC(0.893 ns) + CELL(0.053 ns) = 6.381 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[13]'
            Info: Total cell delay = 1.965 ns ( 30.79 % )
            Info: Total interconnect delay = 4.416 ns ( 69.21 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1302; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N1; Fanout = 3; REG Node = 'Registrador:A|Saida[13]'
            Info: Total cell delay = 1.472 ns ( 59.86 % )
            Info: Total interconnect delay = 0.987 ns ( 40.14 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y15_N1; Fanout = 3; REG Node = 'Registrador:A|Saida[13]'
        Info: 2: + IC(0.242 ns) + CELL(0.053 ns) = 0.295 ns; Loc. = LCCOMB_X13_Y15_N30; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux13~0'
        Info: 3: + IC(0.361 ns) + CELL(0.366 ns) = 1.022 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[13]'
        Info: Total cell delay = 0.419 ns ( 41.00 % )
        Info: Total interconnect delay = 0.603 ns ( 59.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 17.076 ns
    Info: + Longest clock path from clock "clock" to source register is 5.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(1.203 ns) + CELL(0.712 ns) = 2.769 ns; Loc. = LCFF_X11_Y12_N13; Fanout = 21; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.809 ns) + CELL(0.225 ns) = 3.803 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.220 ns) + CELL(0.000 ns) = 5.023 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.898 ns) + CELL(0.053 ns) = 5.974 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.844 ns ( 30.87 % )
        Info: Total interconnect delay = 4.130 ns ( 69.13 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.411 ns) + CELL(0.053 ns) = 0.464 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~11DUPLICATE'
        Info: 3: + IC(0.313 ns) + CELL(0.154 ns) = 0.931 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~3'
        Info: 4: + IC(0.221 ns) + CELL(0.154 ns) = 1.306 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~7'
        Info: 5: + IC(0.235 ns) + CELL(0.228 ns) = 1.769 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.032 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.374 ns) + CELL(0.053 ns) = 2.459 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.307 ns) + CELL(0.053 ns) = 2.819 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 3.077 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.808 ns) + CELL(0.053 ns) = 3.938 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.209 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 4.483 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.370 ns) + CELL(0.053 ns) = 4.906 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.495 ns) + CELL(0.053 ns) = 5.454 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.219 ns) + CELL(0.053 ns) = 5.726 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.364 ns) + CELL(0.053 ns) = 6.143 ns; Loc. = LCCOMB_X14_Y12_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.304 ns) + CELL(0.053 ns) = 6.500 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.605 ns) + CELL(0.154 ns) = 7.259 ns; Loc. = LCCOMB_X13_Y10_N20; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 19: + IC(1.719 ns) + CELL(2.124 ns) = 11.102 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 3.503 ns ( 31.55 % )
        Info: Total interconnect delay = 7.599 ns ( 68.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Wed Mar 24 12:05:51 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


