Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 15 10:27:35 2021
| Host         : 612-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.778        0.000                      0                   88        0.201        0.000                      0                   88        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.778        0.000                      0                   88        0.201        0.000                      0                   88        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 1.672ns (24.039%)  route 5.283ns (75.961%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.739    12.312    led[15]_i_1_n_0
    SLICE_X3Y128         FDCE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X3Y128         FDCE                                         r  led_reg[14]/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X3Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[14]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 1.672ns (24.039%)  route 5.283ns (75.961%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.739    12.312    led[15]_i_1_n_0
    SLICE_X3Y128         FDCE                                         r  led_reg[14]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X3Y128         FDCE                                         r  led_reg[14]_lopt_replica/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X3Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.238%)  route 5.226ns (75.762%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.255    led[15]_i_1_n_0
    SLICE_X0Y128         FDCE                                         r  led_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X0Y128         FDCE                                         r  led_reg[11]/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[11]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.238%)  route 5.226ns (75.762%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.255    led[15]_i_1_n_0
    SLICE_X0Y128         FDCE                                         r  led_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X0Y128         FDCE                                         r  led_reg[11]_lopt_replica/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.238%)  route 5.226ns (75.762%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.255    led[15]_i_1_n_0
    SLICE_X0Y128         FDCE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X0Y128         FDCE                                         r  led_reg[12]/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[12]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.238%)  route 5.226ns (75.762%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.255    led[15]_i_1_n_0
    SLICE_X0Y128         FDCE                                         r  led_reg[12]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X0Y128         FDCE                                         r  led_reg[12]_lopt_replica/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.239%)  route 5.226ns (75.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.254    led[15]_i_1_n_0
    SLICE_X1Y128         FDCE                                         r  led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  led_reg[10]/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X1Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[10]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.239%)  route 5.226ns (75.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.254    led[15]_i_1_n_0
    SLICE_X1Y128         FDCE                                         r  led_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  led_reg[10]_lopt_replica/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X1Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.239%)  route 5.226ns (75.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.254    led[15]_i_1_n_0
    SLICE_X1Y128         FDCE                                         r  led_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  led_reg[13]_lopt_replica/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X1Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.672ns (24.239%)  route 5.226ns (75.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.419     5.775 r  led_reg[5]/Q
                         net (fo=6, routed)           1.066     6.842    led_OBUF[5]
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.325     7.167 r  led[15]_i_36/O
                         net (fo=3, routed)           1.122     8.289    led[15]_i_36_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.326     8.615 r  led[15]_i_20/O
                         net (fo=3, routed)           1.171     9.785    led[15]_i_20_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I0_O)        0.152     9.937 r  led[15]_i_11/O
                         net (fo=1, routed)           0.781    10.718    led[15]_i_11_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.326    11.044 r  led[15]_i_4/O
                         net (fo=1, routed)           0.404    11.448    led[15]_i_4_n_0
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.572 r  led[15]_i_1/O
                         net (fo=28, routed)          0.682    12.254    led[15]_i_1_n_0
    SLICE_X1Y128         FDCE                                         r  led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.055    clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  led_reg[9]/C
                         clock pessimism              0.275    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X1Y128         FDCE (Setup_fdce_C_CE)      -0.205    15.090    led_reg[9]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.568    clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  led_reg[10]/Q
                         net (fo=5, routed)           0.119     1.828    led_OBUF[10]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  led[11]_i_1/O
                         net (fo=2, routed)           0.000     1.873    p_1_in[11]
    SLICE_X0Y128         FDCE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.085    clk_IBUF_BUFG
    SLICE_X0Y128         FDCE                                         r  led_reg[11]/C
                         clock pessimism             -0.504     1.581    
    SLICE_X0Y128         FDCE (Hold_fdce_C_D)         0.091     1.672    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.593     1.571    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.128     1.699 r  led_reg[5]/Q
                         net (fo=6, routed)           0.084     1.783    led_OBUF[5]
    SLICE_X1Y131         LUT5 (Prop_lut5_I2_O)        0.099     1.882 r  led[6]_i_1/O
                         net (fo=2, routed)           0.000     1.882    p_1_in[6]
    SLICE_X1Y131         FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[6]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X1Y131         FDCE (Hold_fdce_C_D)         0.092     1.663    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.354%)  route 0.169ns (47.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.593     1.571    clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.141     1.712 r  led_reg[6]/Q
                         net (fo=6, routed)           0.169     1.881    led_OBUF[6]
    SLICE_X0Y131         LUT6 (Prop_lut6_I3_O)        0.045     1.926 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.926    p_1_in[7]
    SLICE_X0Y131         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X0Y131         FDCE                                         r  led_reg[7]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X0Y131         FDCE (Hold_fdce_C_D)         0.091     1.675    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.359%)  route 0.185ns (46.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.185     1.919    cnt_reg_n_0_[0]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.048     1.967 r  cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.967    cnt[9]
    SLICE_X2Y131         FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.503     1.585    
    SLICE_X2Y131         FDCE (Hold_fdce_C_D)         0.131     1.716    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.185     1.919    cnt_reg_n_0_[0]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.045     1.964 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.964    cnt[6]
    SLICE_X2Y131         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.503     1.585    
    SLICE_X2Y131         FDCE (Hold_fdce_C_D)         0.121     1.706    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.211ns (48.593%)  route 0.223ns (51.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.223     1.957    cnt_reg_n_0_[0]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.047     2.004 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.004    cnt[3]
    SLICE_X2Y129         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.131     1.714    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.210ns (48.363%)  route 0.224ns (51.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.224     1.958    cnt_reg_n_0_[0]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.046     2.004 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.004    cnt[5]
    SLICE_X2Y129         FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.131     1.714    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.371%)  route 0.233ns (55.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.568    clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  flag_reg/Q
                         net (fo=17, routed)          0.233     1.942    flag
    SLICE_X3Y128         LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  led[14]_i_1/O
                         net (fo=2, routed)           0.000     1.987    p_1_in[14]
    SLICE_X3Y128         FDCE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.085    clk_IBUF_BUFG
    SLICE_X3Y128         FDCE                                         r  led_reg[14]/C
                         clock pessimism             -0.480     1.605    
    SLICE_X3Y128         FDCE (Hold_fdce_C_D)         0.091     1.696    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.356%)  route 0.223ns (51.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.223     1.957    cnt_reg_n_0_[0]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.045     2.002 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.002    cnt[2]
    SLICE_X2Y129         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.121     1.704    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.244%)  route 0.224ns (51.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.224     1.958    cnt_reg_n_0_[0]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.045     2.003 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    cnt[1]
    SLICE_X2Y129         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.120     1.703    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y130   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y132   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y131   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y131   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y132   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y132   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y132   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y130   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134   cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y130   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y130   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y131   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y131   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y131   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y131   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y135   cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y135   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y136   cnt_reg[20]/C



