// Seed: 1412299379
module module_0 ();
  initial @(*) id_1 <= -1'b0 == -1;
  assign module_2.id_0 = 0;
  parameter id_2 = -1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output logic id_3,
    output tri id_4,
    input supply1 id_5,
    input logic id_6,
    input uwire id_7
);
  assign id_3 = (id_6);
  assign id_4 = 1;
  module_0 modCall_1 ();
  initial @(posedge 1 & -1) id_3 <= -1;
endmodule
module module_2 (
    inout uwire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3
);
  assign {-1, -1'b0, id_0, id_0} = id_0;
  always id_1.id_0 = -1;
  wire id_5, id_6;
  module_0 modCall_1 ();
  assign id_1 = id_2 == -1;
endmodule
