# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/DFlipFlop.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/FullAdder.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/DFlipFlop_NEW.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_NEW1.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Register.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/comp.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/decode.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/new/CU2.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/immediate_generator.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/ALUContol.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Addernew.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/CU.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/new/Counter.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUXarr.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/new/Memory.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Registernew.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/new/forwarding_unit.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/thirtytwoshiftleft.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sources_1/imports/sources_1/imports/sources_1/new/RISC-V.v"
verilog xil_defaultlib  "../../../ms4_ALMOSTFINAL1.srcs/sim_1/imports/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
