Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Jan  7 13:01:48 2019
| Host         : 5CG64360W4 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 2          |
| DPOP-1 | Warning  | PREG Output pipelining | 1          |
| DPOP-2 | Warning  | MREG Output pipelining | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0 input design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0 input design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0 output design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0 multiplier stage design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/resultaat0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


