{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677014231716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677014231717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 13:17:09 2023 " "Processing started: Tue Feb 21 13:17:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677014231717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677014231717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677014231717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677014232313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_add_half.v 0 0 " "Found 0 design units, including 0 entities, in source file t_add_half.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_rca_32 " "Found entity 1: sub_rca_32" {  } { { "sub_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bits " "Found entity 1: reg_32_bits" {  } { { "reg_32_bits.v" "" { Text "C:/altera/Verilog Proj 374/reg_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232412 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "c_in rca_32.v(4) " "Verilog HDL error at rca_32.v(4): object c_in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "rca_32.v" "" { Text "C:/altera/Verilog Proj 374/rca_32.v" 4 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1677014232416 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "c_out rca_32.v(4) " "Verilog HDL error at rca_32.v(4): object c_out declared in a list of port declarations cannot be redeclared within the module body" {  } { { "rca_32.v" "" { Text "C:/altera/Verilog Proj 374/rca_32.v" 4 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1677014232416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Add_rca_32 rca_32.v(3) " "Ignored design unit \"Add_rca_32\" at rca_32.v(3) due to previous errors" {  } { { "rca_32.v" "" { Text "C:/altera/Verilog Proj 374/rca_32.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1677014232416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_32.v 0 0 " "Found 0 design units, including 0 entities, in source file rca_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/Verilog Proj 374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232431 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" encoder_32_to_5.v(2) " "Verilog HDL syntax error at encoder_32_to_5.v(2) near text \";\";  expecting \")\"" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677014232437 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \";\" encoder_32_to_5.v(31) " "Verilog HDL syntax error at encoder_32_to_5.v(31) near text \":\";  expecting \";\"" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677014232437 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_32_to_5.v(33) " "Verilog HDL syntax error at encoder_32_to_5.v(33) near text \"else\";  expecting \"end\"" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677014232437 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \")\" encoder_32_to_5.v(49) " "Verilog HDL syntax error at encoder_32_to_5.v(49) near text \":\";  expecting \")\"" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677014232437 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_32_to_5.v(51) " "Verilog HDL syntax error at encoder_32_to_5.v(51) near text \"else\";  expecting \"end\"" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677014232437 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "encoder_32_to_5 encoder_32_to_5.v(1) " "Ignored design unit \"encoder_32_to_5\" at encoder_32_to_5.v(1) due to previous errors" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1677014232437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 0 0 " "Found 0 design units, including 0 entities, in source file encoder_32_to_5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232438 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_8_3.v(11) " "Verilog HDL warning at encoder_8_3.v(11): extended using \"x\" or \"z\"" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677014232442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8_3.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8_3 " "Found entity 1: encoder_8_3" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232442 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit divider.v(10) " "Verilog HDL Declaration warning at divider.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "divider.v" "" { Text "C:/altera/Verilog Proj 374/divider.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1677014232446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/Verilog Proj 374/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232447 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \";\" cpu.v(20) " "Verilog HDL syntax error at cpu.v(20) near text \".\";  expecting \";\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677014232453 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu cpu.v(1) " "Ignored design unit \"cpu\" at cpu.v(1) due to previous errors" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1677014232454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_32_ca.v 0 0 " "Found 0 design units, including 0 entities, in source file compare_32_ca.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.v 0 0 " "Found 0 design units, including 0 entities, in source file cla_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Mult_32 " "Found entity 1: Booth_Mult_32" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(58) " "Verilog HDL information at and_tb.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/altera/Verilog Proj 374/and_tb.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677014232472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/altera/Verilog Proj 374/and_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232473 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(61) " "Verilog HDL Module Instantiation warning at ALU.v(61): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1677014232477 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(69) " "Verilog HDL Module Instantiation warning at ALU.v(69): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1677014232477 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(76) " "Verilog HDL Module Instantiation warning at ALU.v(76): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1677014232477 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(84) " "Verilog HDL Module Instantiation warning at ALU.v(84): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1677014232477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/Verilog Proj 374/Add_half.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/Verilog Proj 374/Add_full.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677014232502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677014232502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg " "Generated suppressed messages file C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677014232539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677014232578 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 21 13:17:12 2023 " "Processing ended: Tue Feb 21 13:17:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677014232578 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677014232578 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677014232578 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677014232578 ""}
