ARM GAS  /tmp/cccizGzN.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NVIC_SetPriorityGrouping:
  26              	.LFB106:
  27              		.file 1 "./Libraries/CMSIS/Include/core_cm4.h"
   1:./Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:./Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./Libraries/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:./Libraries/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:./Libraries/CMSIS/Include/core_cm4.h **** 
   9:./Libraries/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:./Libraries/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:./Libraries/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:./Libraries/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:./Libraries/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:./Libraries/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:./Libraries/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:./Libraries/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:./Libraries/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:./Libraries/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:./Libraries/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:./Libraries/CMSIS/Include/core_cm4.h ****    *
  21:./Libraries/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:./Libraries/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:./Libraries/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:./Libraries/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:./Libraries/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:./Libraries/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:./Libraries/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:./Libraries/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:./Libraries/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:./Libraries/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:./Libraries/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/cccizGzN.s 			page 2


  32:./Libraries/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:./Libraries/CMSIS/Include/core_cm4.h **** 
  34:./Libraries/CMSIS/Include/core_cm4.h **** 
  35:./Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:./Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:./Libraries/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:./Libraries/CMSIS/Include/core_cm4.h **** #endif
  40:./Libraries/CMSIS/Include/core_cm4.h **** 
  41:./Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:./Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:./Libraries/CMSIS/Include/core_cm4.h **** 
  44:./Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:./Libraries/CMSIS/Include/core_cm4.h **** 
  46:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:./Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:./Libraries/CMSIS/Include/core_cm4.h **** #endif
  49:./Libraries/CMSIS/Include/core_cm4.h **** 
  50:./Libraries/CMSIS/Include/core_cm4.h **** /**
  51:./Libraries/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:./Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:./Libraries/CMSIS/Include/core_cm4.h **** 
  54:./Libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:./Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:./Libraries/CMSIS/Include/core_cm4.h **** 
  57:./Libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:./Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:./Libraries/CMSIS/Include/core_cm4.h **** 
  60:./Libraries/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:./Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:./Libraries/CMSIS/Include/core_cm4.h ****  */
  63:./Libraries/CMSIS/Include/core_cm4.h **** 
  64:./Libraries/CMSIS/Include/core_cm4.h **** 
  65:./Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:./Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:./Libraries/CMSIS/Include/core_cm4.h **** /**
  69:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:./Libraries/CMSIS/Include/core_cm4.h ****   @{
  71:./Libraries/CMSIS/Include/core_cm4.h ****  */
  72:./Libraries/CMSIS/Include/core_cm4.h **** 
  73:./Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:./Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:./Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:./Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:./Libraries/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:./Libraries/CMSIS/Include/core_cm4.h **** 
  79:./Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:./Libraries/CMSIS/Include/core_cm4.h **** 
  81:./Libraries/CMSIS/Include/core_cm4.h **** 
  82:./Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:./Libraries/CMSIS/Include/core_cm4.h **** 
  87:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  /tmp/cccizGzN.s 			page 3


  89:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:./Libraries/CMSIS/Include/core_cm4.h **** 
  92:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:./Libraries/CMSIS/Include/core_cm4.h **** 
  97:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:./Libraries/CMSIS/Include/core_cm4.h **** 
 102:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:./Libraries/CMSIS/Include/core_cm4.h **** 
 106:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:./Libraries/CMSIS/Include/core_cm4.h **** 
 111:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:./Libraries/CMSIS/Include/core_cm4.h ****   #define __packed
 113:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:./Libraries/CMSIS/Include/core_cm4.h **** 
 117:./Libraries/CMSIS/Include/core_cm4.h **** #else
 118:./Libraries/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 120:./Libraries/CMSIS/Include/core_cm4.h **** 
 121:./Libraries/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:./Libraries/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:./Libraries/CMSIS/Include/core_cm4.h **** */
 124:./Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 129:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 132:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 133:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 135:./Libraries/CMSIS/Include/core_cm4.h **** 
 136:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 141:./Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 144:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 145:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/cccizGzN.s 			page 4


 146:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 147:./Libraries/CMSIS/Include/core_cm4.h **** 
 148:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 153:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 156:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 157:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 159:./Libraries/CMSIS/Include/core_cm4.h **** 
 160:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 165:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 168:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 169:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:./Libraries/CMSIS/Include/core_cm4.h **** 
 172:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 177:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 180:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 181:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 183:./Libraries/CMSIS/Include/core_cm4.h **** 
 184:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 189:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 192:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 193:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 195:./Libraries/CMSIS/Include/core_cm4.h **** 
 196:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:./Libraries/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 201:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/cccizGzN.s 			page 5


 203:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 204:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 205:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 207:./Libraries/CMSIS/Include/core_cm4.h **** 
 208:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 209:./Libraries/CMSIS/Include/core_cm4.h **** 
 210:./Libraries/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:./Libraries/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:./Libraries/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:./Libraries/CMSIS/Include/core_cm4.h **** 
 214:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:./Libraries/CMSIS/Include/core_cm4.h **** }
 216:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 217:./Libraries/CMSIS/Include/core_cm4.h **** 
 218:./Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:./Libraries/CMSIS/Include/core_cm4.h **** 
 220:./Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:./Libraries/CMSIS/Include/core_cm4.h **** 
 222:./Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:./Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:./Libraries/CMSIS/Include/core_cm4.h **** 
 225:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:./Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 228:./Libraries/CMSIS/Include/core_cm4.h **** 
 229:./Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:./Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:./Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 235:./Libraries/CMSIS/Include/core_cm4.h **** 
 236:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 240:./Libraries/CMSIS/Include/core_cm4.h **** 
 241:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:./Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 245:./Libraries/CMSIS/Include/core_cm4.h **** 
 246:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:./Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 250:./Libraries/CMSIS/Include/core_cm4.h **** 
 251:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:./Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 255:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 256:./Libraries/CMSIS/Include/core_cm4.h **** 
 257:./Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:./Libraries/CMSIS/Include/core_cm4.h **** /**
 259:./Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
ARM GAS  /tmp/cccizGzN.s 			page 6


 260:./Libraries/CMSIS/Include/core_cm4.h **** 
 261:./Libraries/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:./Libraries/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:./Libraries/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:./Libraries/CMSIS/Include/core_cm4.h **** */
 265:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:./Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:./Libraries/CMSIS/Include/core_cm4.h **** #else
 268:./Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 270:./Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:./Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:./Libraries/CMSIS/Include/core_cm4.h **** 
 273:./Libraries/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:./Libraries/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:./Libraries/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:./Libraries/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:./Libraries/CMSIS/Include/core_cm4.h **** 
 278:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:./Libraries/CMSIS/Include/core_cm4.h **** 
 280:./Libraries/CMSIS/Include/core_cm4.h **** 
 281:./Libraries/CMSIS/Include/core_cm4.h **** 
 282:./Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:./Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:./Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 286:./Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:./Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:./Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:./Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:./Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:./Libraries/CMSIS/Include/core_cm4.h **** /**
 294:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:./Libraries/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:./Libraries/CMSIS/Include/core_cm4.h **** */
 297:./Libraries/CMSIS/Include/core_cm4.h **** 
 298:./Libraries/CMSIS/Include/core_cm4.h **** /**
 299:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 303:./Libraries/CMSIS/Include/core_cm4.h ****  */
 304:./Libraries/CMSIS/Include/core_cm4.h **** 
 305:./Libraries/CMSIS/Include/core_cm4.h **** /**
 306:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:./Libraries/CMSIS/Include/core_cm4.h ****  */
 308:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 309:./Libraries/CMSIS/Include/core_cm4.h **** {
 310:./Libraries/CMSIS/Include/core_cm4.h ****   struct
 311:./Libraries/CMSIS/Include/core_cm4.h ****   {
 312:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  /tmp/cccizGzN.s 			page 7


 317:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:./Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:./Libraries/CMSIS/Include/core_cm4.h **** 
 324:./Libraries/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:./Libraries/CMSIS/Include/core_cm4.h **** 
 328:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:./Libraries/CMSIS/Include/core_cm4.h **** 
 331:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:./Libraries/CMSIS/Include/core_cm4.h **** 
 334:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:./Libraries/CMSIS/Include/core_cm4.h **** 
 337:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:./Libraries/CMSIS/Include/core_cm4.h **** 
 340:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:./Libraries/CMSIS/Include/core_cm4.h **** 
 343:./Libraries/CMSIS/Include/core_cm4.h **** 
 344:./Libraries/CMSIS/Include/core_cm4.h **** /**
 345:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:./Libraries/CMSIS/Include/core_cm4.h ****  */
 347:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 348:./Libraries/CMSIS/Include/core_cm4.h **** {
 349:./Libraries/CMSIS/Include/core_cm4.h ****   struct
 350:./Libraries/CMSIS/Include/core_cm4.h ****   {
 351:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:./Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:./Libraries/CMSIS/Include/core_cm4.h **** 
 357:./Libraries/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:./Libraries/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:./Libraries/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:./Libraries/CMSIS/Include/core_cm4.h **** 
 361:./Libraries/CMSIS/Include/core_cm4.h **** 
 362:./Libraries/CMSIS/Include/core_cm4.h **** /**
 363:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:./Libraries/CMSIS/Include/core_cm4.h ****  */
 365:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 366:./Libraries/CMSIS/Include/core_cm4.h **** {
 367:./Libraries/CMSIS/Include/core_cm4.h ****   struct
 368:./Libraries/CMSIS/Include/core_cm4.h ****   {
 369:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
ARM GAS  /tmp/cccizGzN.s 			page 8


 374:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:./Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:./Libraries/CMSIS/Include/core_cm4.h **** 
 384:./Libraries/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:./Libraries/CMSIS/Include/core_cm4.h **** 
 388:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:./Libraries/CMSIS/Include/core_cm4.h **** 
 391:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:./Libraries/CMSIS/Include/core_cm4.h **** 
 394:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:./Libraries/CMSIS/Include/core_cm4.h **** 
 397:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:./Libraries/CMSIS/Include/core_cm4.h **** 
 400:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:./Libraries/CMSIS/Include/core_cm4.h **** 
 403:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:./Libraries/CMSIS/Include/core_cm4.h **** 
 406:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:./Libraries/CMSIS/Include/core_cm4.h **** 
 409:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:./Libraries/CMSIS/Include/core_cm4.h **** 
 412:./Libraries/CMSIS/Include/core_cm4.h **** 
 413:./Libraries/CMSIS/Include/core_cm4.h **** /**
 414:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:./Libraries/CMSIS/Include/core_cm4.h ****  */
 416:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 417:./Libraries/CMSIS/Include/core_cm4.h **** {
 418:./Libraries/CMSIS/Include/core_cm4.h ****   struct
 419:./Libraries/CMSIS/Include/core_cm4.h ****   {
 420:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:./Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:./Libraries/CMSIS/Include/core_cm4.h **** 
 428:./Libraries/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
ARM GAS  /tmp/cccizGzN.s 			page 9


 431:./Libraries/CMSIS/Include/core_cm4.h **** 
 432:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:./Libraries/CMSIS/Include/core_cm4.h **** 
 435:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:./Libraries/CMSIS/Include/core_cm4.h **** 
 438:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:./Libraries/CMSIS/Include/core_cm4.h **** 
 440:./Libraries/CMSIS/Include/core_cm4.h **** 
 441:./Libraries/CMSIS/Include/core_cm4.h **** /**
 442:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 446:./Libraries/CMSIS/Include/core_cm4.h ****  */
 447:./Libraries/CMSIS/Include/core_cm4.h **** 
 448:./Libraries/CMSIS/Include/core_cm4.h **** /**
 449:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:./Libraries/CMSIS/Include/core_cm4.h ****  */
 451:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 452:./Libraries/CMSIS/Include/core_cm4.h **** {
 453:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:./Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:./Libraries/CMSIS/Include/core_cm4.h **** 
 468:./Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:./Libraries/CMSIS/Include/core_cm4.h **** 
 472:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:./Libraries/CMSIS/Include/core_cm4.h **** 
 474:./Libraries/CMSIS/Include/core_cm4.h **** 
 475:./Libraries/CMSIS/Include/core_cm4.h **** /**
 476:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 480:./Libraries/CMSIS/Include/core_cm4.h ****  */
 481:./Libraries/CMSIS/Include/core_cm4.h **** 
 482:./Libraries/CMSIS/Include/core_cm4.h **** /**
 483:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:./Libraries/CMSIS/Include/core_cm4.h ****  */
 485:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 486:./Libraries/CMSIS/Include/core_cm4.h **** {
 487:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
ARM GAS  /tmp/cccizGzN.s 			page 10


 488:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:./Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:./Libraries/CMSIS/Include/core_cm4.h **** 
 510:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:./Libraries/CMSIS/Include/core_cm4.h **** 
 514:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:./Libraries/CMSIS/Include/core_cm4.h **** 
 517:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:./Libraries/CMSIS/Include/core_cm4.h **** 
 520:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:./Libraries/CMSIS/Include/core_cm4.h **** 
 523:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:./Libraries/CMSIS/Include/core_cm4.h **** 
 526:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:./Libraries/CMSIS/Include/core_cm4.h **** 
 530:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:./Libraries/CMSIS/Include/core_cm4.h **** 
 533:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:./Libraries/CMSIS/Include/core_cm4.h **** 
 536:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:./Libraries/CMSIS/Include/core_cm4.h **** 
 539:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:./Libraries/CMSIS/Include/core_cm4.h **** 
 542:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 11


 545:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:./Libraries/CMSIS/Include/core_cm4.h **** 
 548:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:./Libraries/CMSIS/Include/core_cm4.h **** 
 551:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:./Libraries/CMSIS/Include/core_cm4.h **** 
 554:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:./Libraries/CMSIS/Include/core_cm4.h **** 
 557:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:./Libraries/CMSIS/Include/core_cm4.h **** 
 561:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:./Libraries/CMSIS/Include/core_cm4.h **** 
 565:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:./Libraries/CMSIS/Include/core_cm4.h **** 
 568:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:./Libraries/CMSIS/Include/core_cm4.h **** 
 571:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:./Libraries/CMSIS/Include/core_cm4.h **** 
 574:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:./Libraries/CMSIS/Include/core_cm4.h **** 
 577:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:./Libraries/CMSIS/Include/core_cm4.h **** 
 580:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:./Libraries/CMSIS/Include/core_cm4.h **** 
 583:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:./Libraries/CMSIS/Include/core_cm4.h **** 
 587:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:./Libraries/CMSIS/Include/core_cm4.h **** 
 590:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:./Libraries/CMSIS/Include/core_cm4.h **** 
 593:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:./Libraries/CMSIS/Include/core_cm4.h **** 
 597:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:./Libraries/CMSIS/Include/core_cm4.h **** 
 600:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
ARM GAS  /tmp/cccizGzN.s 			page 12


 602:./Libraries/CMSIS/Include/core_cm4.h **** 
 603:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:./Libraries/CMSIS/Include/core_cm4.h **** 
 606:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:./Libraries/CMSIS/Include/core_cm4.h **** 
 609:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:./Libraries/CMSIS/Include/core_cm4.h **** 
 612:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:./Libraries/CMSIS/Include/core_cm4.h **** 
 616:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:./Libraries/CMSIS/Include/core_cm4.h **** 
 619:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:./Libraries/CMSIS/Include/core_cm4.h **** 
 622:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:./Libraries/CMSIS/Include/core_cm4.h **** 
 625:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:./Libraries/CMSIS/Include/core_cm4.h **** 
 628:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:./Libraries/CMSIS/Include/core_cm4.h **** 
 631:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:./Libraries/CMSIS/Include/core_cm4.h **** 
 634:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:./Libraries/CMSIS/Include/core_cm4.h **** 
 637:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:./Libraries/CMSIS/Include/core_cm4.h **** 
 640:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:./Libraries/CMSIS/Include/core_cm4.h **** 
 643:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:./Libraries/CMSIS/Include/core_cm4.h **** 
 646:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:./Libraries/CMSIS/Include/core_cm4.h **** 
 649:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:./Libraries/CMSIS/Include/core_cm4.h **** 
 652:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:./Libraries/CMSIS/Include/core_cm4.h **** 
 655:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 13


 659:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:./Libraries/CMSIS/Include/core_cm4.h **** 
 662:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:./Libraries/CMSIS/Include/core_cm4.h **** 
 665:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:./Libraries/CMSIS/Include/core_cm4.h **** 
 669:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:./Libraries/CMSIS/Include/core_cm4.h **** 
 672:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:./Libraries/CMSIS/Include/core_cm4.h **** 
 675:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:./Libraries/CMSIS/Include/core_cm4.h **** 
 679:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:./Libraries/CMSIS/Include/core_cm4.h **** 
 682:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:./Libraries/CMSIS/Include/core_cm4.h **** 
 685:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:./Libraries/CMSIS/Include/core_cm4.h **** 
 688:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:./Libraries/CMSIS/Include/core_cm4.h **** 
 691:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:./Libraries/CMSIS/Include/core_cm4.h **** 
 693:./Libraries/CMSIS/Include/core_cm4.h **** 
 694:./Libraries/CMSIS/Include/core_cm4.h **** /**
 695:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 699:./Libraries/CMSIS/Include/core_cm4.h ****  */
 700:./Libraries/CMSIS/Include/core_cm4.h **** 
 701:./Libraries/CMSIS/Include/core_cm4.h **** /**
 702:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:./Libraries/CMSIS/Include/core_cm4.h ****  */
 704:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 705:./Libraries/CMSIS/Include/core_cm4.h **** {
 706:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:./Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:./Libraries/CMSIS/Include/core_cm4.h **** 
 711:./Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:./Libraries/CMSIS/Include/core_cm4.h **** 
 715:./Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
ARM GAS  /tmp/cccizGzN.s 			page 14


 716:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:./Libraries/CMSIS/Include/core_cm4.h **** 
 719:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:./Libraries/CMSIS/Include/core_cm4.h **** 
 722:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:./Libraries/CMSIS/Include/core_cm4.h **** 
 725:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:./Libraries/CMSIS/Include/core_cm4.h **** 
 728:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:./Libraries/CMSIS/Include/core_cm4.h **** 
 731:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:./Libraries/CMSIS/Include/core_cm4.h **** 
 733:./Libraries/CMSIS/Include/core_cm4.h **** 
 734:./Libraries/CMSIS/Include/core_cm4.h **** /**
 735:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 739:./Libraries/CMSIS/Include/core_cm4.h ****  */
 740:./Libraries/CMSIS/Include/core_cm4.h **** 
 741:./Libraries/CMSIS/Include/core_cm4.h **** /**
 742:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:./Libraries/CMSIS/Include/core_cm4.h ****  */
 744:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 745:./Libraries/CMSIS/Include/core_cm4.h **** {
 746:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:./Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:./Libraries/CMSIS/Include/core_cm4.h **** 
 752:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:./Libraries/CMSIS/Include/core_cm4.h **** 
 756:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:./Libraries/CMSIS/Include/core_cm4.h **** 
 759:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:./Libraries/CMSIS/Include/core_cm4.h **** 
 762:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:./Libraries/CMSIS/Include/core_cm4.h **** 
 765:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:./Libraries/CMSIS/Include/core_cm4.h **** 
 769:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 15


 773:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:./Libraries/CMSIS/Include/core_cm4.h **** 
 777:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:./Libraries/CMSIS/Include/core_cm4.h **** 
 780:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:./Libraries/CMSIS/Include/core_cm4.h **** 
 783:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:./Libraries/CMSIS/Include/core_cm4.h **** 
 785:./Libraries/CMSIS/Include/core_cm4.h **** 
 786:./Libraries/CMSIS/Include/core_cm4.h **** /**
 787:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 791:./Libraries/CMSIS/Include/core_cm4.h ****  */
 792:./Libraries/CMSIS/Include/core_cm4.h **** 
 793:./Libraries/CMSIS/Include/core_cm4.h **** /**
 794:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:./Libraries/CMSIS/Include/core_cm4.h ****  */
 796:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 797:./Libraries/CMSIS/Include/core_cm4.h **** {
 798:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  union
 799:./Libraries/CMSIS/Include/core_cm4.h ****   {
 800:./Libraries/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:./Libraries/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:./Libraries/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:./Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
ARM GAS  /tmp/cccizGzN.s 			page 16


 830:./Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:./Libraries/CMSIS/Include/core_cm4.h **** 
 832:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:./Libraries/CMSIS/Include/core_cm4.h **** 
 836:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:./Libraries/CMSIS/Include/core_cm4.h **** 
 840:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:./Libraries/CMSIS/Include/core_cm4.h **** 
 843:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:./Libraries/CMSIS/Include/core_cm4.h **** 
 846:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:./Libraries/CMSIS/Include/core_cm4.h **** 
 849:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:./Libraries/CMSIS/Include/core_cm4.h **** 
 852:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:./Libraries/CMSIS/Include/core_cm4.h **** 
 855:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:./Libraries/CMSIS/Include/core_cm4.h **** 
 858:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:./Libraries/CMSIS/Include/core_cm4.h **** 
 861:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:./Libraries/CMSIS/Include/core_cm4.h **** 
 864:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:./Libraries/CMSIS/Include/core_cm4.h **** 
 868:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:./Libraries/CMSIS/Include/core_cm4.h **** 
 872:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:./Libraries/CMSIS/Include/core_cm4.h **** 
 876:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:./Libraries/CMSIS/Include/core_cm4.h **** 
 880:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:./Libraries/CMSIS/Include/core_cm4.h **** 
 883:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:./Libraries/CMSIS/Include/core_cm4.h **** 
 886:./Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
ARM GAS  /tmp/cccizGzN.s 			page 17


 887:./Libraries/CMSIS/Include/core_cm4.h **** 
 888:./Libraries/CMSIS/Include/core_cm4.h **** 
 889:./Libraries/CMSIS/Include/core_cm4.h **** /**
 890:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 894:./Libraries/CMSIS/Include/core_cm4.h ****  */
 895:./Libraries/CMSIS/Include/core_cm4.h **** 
 896:./Libraries/CMSIS/Include/core_cm4.h **** /**
 897:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:./Libraries/CMSIS/Include/core_cm4.h ****  */
 899:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 900:./Libraries/CMSIS/Include/core_cm4.h **** {
 901:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:./Libraries/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:./Libraries/CMSIS/Include/core_cm4.h **** 
 926:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:./Libraries/CMSIS/Include/core_cm4.h **** 
 930:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:./Libraries/CMSIS/Include/core_cm4.h **** 
 933:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:./Libraries/CMSIS/Include/core_cm4.h **** 
 936:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:./Libraries/CMSIS/Include/core_cm4.h **** 
 939:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:./Libraries/CMSIS/Include/core_cm4.h **** 
 942:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  /tmp/cccizGzN.s 			page 18


 944:./Libraries/CMSIS/Include/core_cm4.h **** 
 945:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:./Libraries/CMSIS/Include/core_cm4.h **** 
 948:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:./Libraries/CMSIS/Include/core_cm4.h **** 
 951:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:./Libraries/CMSIS/Include/core_cm4.h **** 
 954:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:./Libraries/CMSIS/Include/core_cm4.h **** 
 957:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:./Libraries/CMSIS/Include/core_cm4.h **** 
 960:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:./Libraries/CMSIS/Include/core_cm4.h **** 
 963:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:./Libraries/CMSIS/Include/core_cm4.h **** 
 966:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:./Libraries/CMSIS/Include/core_cm4.h **** 
 969:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:./Libraries/CMSIS/Include/core_cm4.h **** 
 972:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:./Libraries/CMSIS/Include/core_cm4.h **** 
 975:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:./Libraries/CMSIS/Include/core_cm4.h **** 
 978:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:./Libraries/CMSIS/Include/core_cm4.h **** 
 981:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:./Libraries/CMSIS/Include/core_cm4.h **** 
 985:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:./Libraries/CMSIS/Include/core_cm4.h **** 
 989:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:./Libraries/CMSIS/Include/core_cm4.h **** 
 993:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:./Libraries/CMSIS/Include/core_cm4.h **** 
 997:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 19


1001:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:./Libraries/CMSIS/Include/core_cm4.h **** 
1005:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:./Libraries/CMSIS/Include/core_cm4.h **** 
1009:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:./Libraries/CMSIS/Include/core_cm4.h **** 
1012:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:./Libraries/CMSIS/Include/core_cm4.h **** 
1015:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:./Libraries/CMSIS/Include/core_cm4.h **** 
1018:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:./Libraries/CMSIS/Include/core_cm4.h **** 
1021:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:./Libraries/CMSIS/Include/core_cm4.h **** 
1024:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:./Libraries/CMSIS/Include/core_cm4.h **** 
1027:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:./Libraries/CMSIS/Include/core_cm4.h **** 
1030:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:./Libraries/CMSIS/Include/core_cm4.h **** 
1033:./Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:./Libraries/CMSIS/Include/core_cm4.h **** 
1035:./Libraries/CMSIS/Include/core_cm4.h **** 
1036:./Libraries/CMSIS/Include/core_cm4.h **** /**
1037:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1041:./Libraries/CMSIS/Include/core_cm4.h ****  */
1042:./Libraries/CMSIS/Include/core_cm4.h **** 
1043:./Libraries/CMSIS/Include/core_cm4.h **** /**
1044:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:./Libraries/CMSIS/Include/core_cm4.h ****  */
1046:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1047:./Libraries/CMSIS/Include/core_cm4.h **** {
1048:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
ARM GAS  /tmp/cccizGzN.s 			page 20


1058:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:./Libraries/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:./Libraries/CMSIS/Include/core_cm4.h **** 
1074:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:./Libraries/CMSIS/Include/core_cm4.h **** 
1078:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:./Libraries/CMSIS/Include/core_cm4.h **** 
1082:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:./Libraries/CMSIS/Include/core_cm4.h **** 
1086:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:./Libraries/CMSIS/Include/core_cm4.h **** 
1089:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:./Libraries/CMSIS/Include/core_cm4.h **** 
1092:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:./Libraries/CMSIS/Include/core_cm4.h **** 
1095:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:./Libraries/CMSIS/Include/core_cm4.h **** 
1099:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:./Libraries/CMSIS/Include/core_cm4.h **** 
1102:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:./Libraries/CMSIS/Include/core_cm4.h **** 
1106:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:./Libraries/CMSIS/Include/core_cm4.h **** 
1110:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:./Libraries/CMSIS/Include/core_cm4.h **** 
1113:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/cccizGzN.s 			page 21


1115:./Libraries/CMSIS/Include/core_cm4.h **** 
1116:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:./Libraries/CMSIS/Include/core_cm4.h **** 
1119:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:./Libraries/CMSIS/Include/core_cm4.h **** 
1122:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:./Libraries/CMSIS/Include/core_cm4.h **** 
1125:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:./Libraries/CMSIS/Include/core_cm4.h **** 
1128:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:./Libraries/CMSIS/Include/core_cm4.h **** 
1132:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:./Libraries/CMSIS/Include/core_cm4.h **** 
1136:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:./Libraries/CMSIS/Include/core_cm4.h **** 
1139:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:./Libraries/CMSIS/Include/core_cm4.h **** 
1142:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:./Libraries/CMSIS/Include/core_cm4.h **** 
1145:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:./Libraries/CMSIS/Include/core_cm4.h **** 
1148:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:./Libraries/CMSIS/Include/core_cm4.h **** 
1151:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:./Libraries/CMSIS/Include/core_cm4.h **** 
1154:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:./Libraries/CMSIS/Include/core_cm4.h **** 
1158:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:./Libraries/CMSIS/Include/core_cm4.h **** 
1162:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:./Libraries/CMSIS/Include/core_cm4.h **** 
1166:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:./Libraries/CMSIS/Include/core_cm4.h **** 
1169:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 22


1172:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:./Libraries/CMSIS/Include/core_cm4.h **** 
1175:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:./Libraries/CMSIS/Include/core_cm4.h **** 
1178:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:./Libraries/CMSIS/Include/core_cm4.h **** 
1181:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:./Libraries/CMSIS/Include/core_cm4.h **** 
1185:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:./Libraries/CMSIS/Include/core_cm4.h **** 
1188:./Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:./Libraries/CMSIS/Include/core_cm4.h **** 
1190:./Libraries/CMSIS/Include/core_cm4.h **** 
1191:./Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:./Libraries/CMSIS/Include/core_cm4.h **** /**
1193:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1197:./Libraries/CMSIS/Include/core_cm4.h ****  */
1198:./Libraries/CMSIS/Include/core_cm4.h **** 
1199:./Libraries/CMSIS/Include/core_cm4.h **** /**
1200:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:./Libraries/CMSIS/Include/core_cm4.h ****  */
1202:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1203:./Libraries/CMSIS/Include/core_cm4.h **** {
1204:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:./Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:./Libraries/CMSIS/Include/core_cm4.h **** 
1217:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:./Libraries/CMSIS/Include/core_cm4.h **** 
1221:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:./Libraries/CMSIS/Include/core_cm4.h **** 
1224:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:./Libraries/CMSIS/Include/core_cm4.h **** 
1227:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
ARM GAS  /tmp/cccizGzN.s 			page 23


1229:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:./Libraries/CMSIS/Include/core_cm4.h **** 
1231:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:./Libraries/CMSIS/Include/core_cm4.h **** 
1234:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:./Libraries/CMSIS/Include/core_cm4.h **** 
1237:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:./Libraries/CMSIS/Include/core_cm4.h **** 
1241:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:./Libraries/CMSIS/Include/core_cm4.h **** 
1245:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:./Libraries/CMSIS/Include/core_cm4.h **** 
1248:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:./Libraries/CMSIS/Include/core_cm4.h **** 
1251:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:./Libraries/CMSIS/Include/core_cm4.h **** 
1255:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:./Libraries/CMSIS/Include/core_cm4.h **** 
1258:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:./Libraries/CMSIS/Include/core_cm4.h **** 
1261:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:./Libraries/CMSIS/Include/core_cm4.h **** 
1264:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:./Libraries/CMSIS/Include/core_cm4.h **** 
1267:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:./Libraries/CMSIS/Include/core_cm4.h **** 
1270:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:./Libraries/CMSIS/Include/core_cm4.h **** 
1273:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:./Libraries/CMSIS/Include/core_cm4.h **** 
1276:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:./Libraries/CMSIS/Include/core_cm4.h **** 
1279:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:./Libraries/CMSIS/Include/core_cm4.h **** 
1282:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1284:./Libraries/CMSIS/Include/core_cm4.h **** 
1285:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 24


1286:./Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:./Libraries/CMSIS/Include/core_cm4.h **** /**
1288:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1292:./Libraries/CMSIS/Include/core_cm4.h ****  */
1293:./Libraries/CMSIS/Include/core_cm4.h **** 
1294:./Libraries/CMSIS/Include/core_cm4.h **** /**
1295:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:./Libraries/CMSIS/Include/core_cm4.h ****  */
1297:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1298:./Libraries/CMSIS/Include/core_cm4.h **** {
1299:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:./Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:./Libraries/CMSIS/Include/core_cm4.h **** 
1307:./Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:./Libraries/CMSIS/Include/core_cm4.h **** 
1311:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:./Libraries/CMSIS/Include/core_cm4.h **** 
1314:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:./Libraries/CMSIS/Include/core_cm4.h **** 
1317:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:./Libraries/CMSIS/Include/core_cm4.h **** 
1320:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:./Libraries/CMSIS/Include/core_cm4.h **** 
1323:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:./Libraries/CMSIS/Include/core_cm4.h **** 
1326:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:./Libraries/CMSIS/Include/core_cm4.h **** 
1329:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:./Libraries/CMSIS/Include/core_cm4.h **** 
1332:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:./Libraries/CMSIS/Include/core_cm4.h **** 
1335:./Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:./Libraries/CMSIS/Include/core_cm4.h **** 
1339:./Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 25


1343:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:./Libraries/CMSIS/Include/core_cm4.h **** 
1346:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:./Libraries/CMSIS/Include/core_cm4.h **** 
1349:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:./Libraries/CMSIS/Include/core_cm4.h **** 
1352:./Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:./Libraries/CMSIS/Include/core_cm4.h **** 
1356:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:./Libraries/CMSIS/Include/core_cm4.h **** 
1359:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:./Libraries/CMSIS/Include/core_cm4.h **** 
1362:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:./Libraries/CMSIS/Include/core_cm4.h **** 
1365:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:./Libraries/CMSIS/Include/core_cm4.h **** 
1368:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:./Libraries/CMSIS/Include/core_cm4.h **** 
1371:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:./Libraries/CMSIS/Include/core_cm4.h **** 
1374:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:./Libraries/CMSIS/Include/core_cm4.h **** 
1377:./Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:./Libraries/CMSIS/Include/core_cm4.h **** 
1381:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:./Libraries/CMSIS/Include/core_cm4.h **** 
1384:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:./Libraries/CMSIS/Include/core_cm4.h **** 
1387:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:./Libraries/CMSIS/Include/core_cm4.h **** 
1390:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1392:./Libraries/CMSIS/Include/core_cm4.h **** 
1393:./Libraries/CMSIS/Include/core_cm4.h **** 
1394:./Libraries/CMSIS/Include/core_cm4.h **** /**
1395:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1399:./Libraries/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/cccizGzN.s 			page 26


1400:./Libraries/CMSIS/Include/core_cm4.h **** 
1401:./Libraries/CMSIS/Include/core_cm4.h **** /**
1402:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:./Libraries/CMSIS/Include/core_cm4.h ****  */
1404:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1405:./Libraries/CMSIS/Include/core_cm4.h **** {
1406:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:./Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:./Libraries/CMSIS/Include/core_cm4.h **** 
1412:./Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:./Libraries/CMSIS/Include/core_cm4.h **** 
1416:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:./Libraries/CMSIS/Include/core_cm4.h **** 
1419:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:./Libraries/CMSIS/Include/core_cm4.h **** 
1422:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:./Libraries/CMSIS/Include/core_cm4.h **** 
1425:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:./Libraries/CMSIS/Include/core_cm4.h **** 
1428:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:./Libraries/CMSIS/Include/core_cm4.h **** 
1431:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:./Libraries/CMSIS/Include/core_cm4.h **** 
1434:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:./Libraries/CMSIS/Include/core_cm4.h **** 
1437:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:./Libraries/CMSIS/Include/core_cm4.h **** 
1440:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:./Libraries/CMSIS/Include/core_cm4.h **** 
1443:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:./Libraries/CMSIS/Include/core_cm4.h **** 
1446:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:./Libraries/CMSIS/Include/core_cm4.h **** 
1449:./Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:./Libraries/CMSIS/Include/core_cm4.h **** 
1453:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:./Libraries/CMSIS/Include/core_cm4.h **** 
1456:./Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
ARM GAS  /tmp/cccizGzN.s 			page 27


1457:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:./Libraries/CMSIS/Include/core_cm4.h **** 
1460:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:./Libraries/CMSIS/Include/core_cm4.h **** 
1463:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:./Libraries/CMSIS/Include/core_cm4.h **** 
1466:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:./Libraries/CMSIS/Include/core_cm4.h **** 
1469:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:./Libraries/CMSIS/Include/core_cm4.h **** 
1472:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:./Libraries/CMSIS/Include/core_cm4.h **** 
1475:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:./Libraries/CMSIS/Include/core_cm4.h **** 
1478:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:./Libraries/CMSIS/Include/core_cm4.h **** 
1481:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:./Libraries/CMSIS/Include/core_cm4.h **** 
1484:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:./Libraries/CMSIS/Include/core_cm4.h **** 
1487:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:./Libraries/CMSIS/Include/core_cm4.h **** 
1490:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:./Libraries/CMSIS/Include/core_cm4.h **** 
1493:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:./Libraries/CMSIS/Include/core_cm4.h **** 
1496:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:./Libraries/CMSIS/Include/core_cm4.h **** 
1498:./Libraries/CMSIS/Include/core_cm4.h **** 
1499:./Libraries/CMSIS/Include/core_cm4.h **** /**
1500:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1504:./Libraries/CMSIS/Include/core_cm4.h ****  */
1505:./Libraries/CMSIS/Include/core_cm4.h **** 
1506:./Libraries/CMSIS/Include/core_cm4.h **** /**
1507:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:./Libraries/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:./Libraries/CMSIS/Include/core_cm4.h **** */
1512:./Libraries/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 28


1514:./Libraries/CMSIS/Include/core_cm4.h **** /**
1515:./Libraries/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:./Libraries/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:./Libraries/CMSIS/Include/core_cm4.h **** */
1520:./Libraries/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:./Libraries/CMSIS/Include/core_cm4.h **** 
1522:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:./Libraries/CMSIS/Include/core_cm4.h **** 
1524:./Libraries/CMSIS/Include/core_cm4.h **** 
1525:./Libraries/CMSIS/Include/core_cm4.h **** /**
1526:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1530:./Libraries/CMSIS/Include/core_cm4.h ****  */
1531:./Libraries/CMSIS/Include/core_cm4.h **** 
1532:./Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:./Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:./Libraries/CMSIS/Include/core_cm4.h **** 
1542:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:./Libraries/CMSIS/Include/core_cm4.h **** 
1551:./Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:./Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:./Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1555:./Libraries/CMSIS/Include/core_cm4.h **** 
1556:./Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:./Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:./Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1560:./Libraries/CMSIS/Include/core_cm4.h **** 
1561:./Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1562:./Libraries/CMSIS/Include/core_cm4.h **** 
1563:./Libraries/CMSIS/Include/core_cm4.h **** 
1564:./Libraries/CMSIS/Include/core_cm4.h **** 
1565:./Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:./Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:./Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:./Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:./Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
ARM GAS  /tmp/cccizGzN.s 			page 29


1571:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:./Libraries/CMSIS/Include/core_cm4.h **** /**
1574:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:./Libraries/CMSIS/Include/core_cm4.h **** */
1576:./Libraries/CMSIS/Include/core_cm4.h **** 
1577:./Libraries/CMSIS/Include/core_cm4.h **** 
1578:./Libraries/CMSIS/Include/core_cm4.h **** 
1579:./Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:./Libraries/CMSIS/Include/core_cm4.h **** /**
1581:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1585:./Libraries/CMSIS/Include/core_cm4.h ****  */
1586:./Libraries/CMSIS/Include/core_cm4.h **** 
1587:./Libraries/CMSIS/Include/core_cm4.h **** /**
1588:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:./Libraries/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:./Libraries/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:./Libraries/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:./Libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:./Libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:./Libraries/CMSIS/Include/core_cm4.h ****  */
1596:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:./Libraries/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1597 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
1598:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1599:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  44              		.loc 1 1599 12
  45 0008 7B68     		ldr	r3, [r7, #4]
  46 000a 03F00703 		and	r3, r3, #7
  47 000e FB60     		str	r3, [r7, #12]
1600:./Libraries/CMSIS/Include/core_cm4.h **** 
1601:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  48              		.loc 1 1601 20
  49 0010 0C4B     		ldr	r3, .L2
  50              		.loc 1 1601 14
  51 0012 DB68     		ldr	r3, [r3, #12]
  52 0014 BB60     		str	r3, [r7, #8]
1602:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
ARM GAS  /tmp/cccizGzN.s 			page 30


  53              		.loc 1 1602 13
  54 0016 BA68     		ldr	r2, [r7, #8]
  55 0018 4FF6FF03 		movw	r3, #63743
  56 001c 1340     		ands	r3, r3, r2
  57 001e BB60     		str	r3, [r7, #8]
1603:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:./Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:./Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  58              		.loc 1 1605 35
  59 0020 FB68     		ldr	r3, [r7, #12]
  60 0022 1A02     		lsls	r2, r3, #8
1604:./Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  61              		.loc 1 1604 62
  62 0024 BB68     		ldr	r3, [r7, #8]
  63 0026 1343     		orrs	r3, r3, r2
1603:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  64              		.loc 1 1603 14
  65 0028 43F0BF63 		orr	r3, r3, #100139008
  66 002c 43F40033 		orr	r3, r3, #131072
  67 0030 BB60     		str	r3, [r7, #8]
1606:./Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  68              		.loc 1 1606 6
  69 0032 044A     		ldr	r2, .L2
  70              		.loc 1 1606 14
  71 0034 BB68     		ldr	r3, [r7, #8]
  72 0036 D360     		str	r3, [r2, #12]
1607:./Libraries/CMSIS/Include/core_cm4.h **** }
  73              		.loc 1 1607 1
  74 0038 00BF     		nop
  75 003a 1437     		adds	r7, r7, #20
  76              	.LCFI3:
  77              		.cfi_def_cfa_offset 4
  78 003c BD46     		mov	sp, r7
  79              	.LCFI4:
  80              		.cfi_def_cfa_register 13
  81              		@ sp needed
  82 003e 5DF8047B 		ldr	r7, [sp], #4
  83              	.LCFI5:
  84              		.cfi_restore 7
  85              		.cfi_def_cfa_offset 0
  86 0042 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 0044 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE106:
  94              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	NVIC_GetPriorityGrouping:
 102              	.LFB107:
1608:./Libraries/CMSIS/Include/core_cm4.h **** 
1609:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 31


1610:./Libraries/CMSIS/Include/core_cm4.h **** /**
1611:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:./Libraries/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:./Libraries/CMSIS/Include/core_cm4.h ****  */
1615:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:./Libraries/CMSIS/Include/core_cm4.h **** {
 103              		.loc 1 1616 1
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108 0000 80B4     		push	{r7}
 109              	.LCFI6:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 0002 00AF     		add	r7, sp, #0
 113              	.LCFI7:
 114              		.cfi_def_cfa_register 7
1617:./Libraries/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 115              		.loc 1 1617 26
 116 0004 044B     		ldr	r3, .L6
 117 0006 DB68     		ldr	r3, [r3, #12]
 118              		.loc 1 1617 11
 119 0008 1B0A     		lsrs	r3, r3, #8
 120 000a 03F00703 		and	r3, r3, #7
1618:./Libraries/CMSIS/Include/core_cm4.h **** }
 121              		.loc 1 1618 1
 122 000e 1846     		mov	r0, r3
 123 0010 BD46     		mov	sp, r7
 124              	.LCFI8:
 125              		.cfi_def_cfa_register 13
 126              		@ sp needed
 127 0012 5DF8047B 		ldr	r7, [sp], #4
 128              	.LCFI9:
 129              		.cfi_restore 7
 130              		.cfi_def_cfa_offset 0
 131 0016 7047     		bx	lr
 132              	.L7:
 133              		.align	2
 134              	.L6:
 135 0018 00ED00E0 		.word	-536810240
 136              		.cfi_endproc
 137              	.LFE107:
 139              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
 140              		.align	1
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	NVIC_EnableIRQ:
 147              	.LFB108:
1619:./Libraries/CMSIS/Include/core_cm4.h **** 
1620:./Libraries/CMSIS/Include/core_cm4.h **** 
1621:./Libraries/CMSIS/Include/core_cm4.h **** /**
1622:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
1623:./Libraries/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
ARM GAS  /tmp/cccizGzN.s 			page 32


1624:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:./Libraries/CMSIS/Include/core_cm4.h ****  */
1626:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:./Libraries/CMSIS/Include/core_cm4.h **** {
 148              		.loc 1 1627 1
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 1, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 153 0000 80B4     		push	{r7}
 154              	.LCFI10:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 7, -4
 157 0002 83B0     		sub	sp, sp, #12
 158              	.LCFI11:
 159              		.cfi_def_cfa_offset 16
 160 0004 00AF     		add	r7, sp, #0
 161              	.LCFI12:
 162              		.cfi_def_cfa_register 7
 163 0006 0346     		mov	r3, r0
 164 0008 FB71     		strb	r3, [r7, #7]
1628:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 165              		.loc 1 1628 97
 166 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 167 000c 03F01F02 		and	r2, r3, #31
 168              		.loc 1 1628 7
 169 0010 0749     		ldr	r1, .L9
 170              		.loc 1 1628 16
 171 0012 97F90730 		ldrsb	r3, [r7, #7]
 172              		.loc 1 1628 41
 173 0016 5B09     		lsrs	r3, r3, #5
 174              		.loc 1 1628 52
 175 0018 0120     		movs	r0, #1
 176 001a 00FA02F2 		lsl	r2, r0, r2
 177              		.loc 1 1628 50
 178 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:./Libraries/CMSIS/Include/core_cm4.h **** }
 179              		.loc 1 1629 1
 180 0022 00BF     		nop
 181 0024 0C37     		adds	r7, r7, #12
 182              	.LCFI13:
 183              		.cfi_def_cfa_offset 4
 184 0026 BD46     		mov	sp, r7
 185              	.LCFI14:
 186              		.cfi_def_cfa_register 13
 187              		@ sp needed
 188 0028 5DF8047B 		ldr	r7, [sp], #4
 189              	.LCFI15:
 190              		.cfi_restore 7
 191              		.cfi_def_cfa_offset 0
 192 002c 7047     		bx	lr
 193              	.L10:
 194 002e 00BF     		.align	2
 195              	.L9:
 196 0030 00E100E0 		.word	-536813312
 197              		.cfi_endproc
 198              	.LFE108:
ARM GAS  /tmp/cccizGzN.s 			page 33


 200              		.section	.text.NVIC_DisableIRQ,"ax",%progbits
 201              		.align	1
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	NVIC_DisableIRQ:
 208              	.LFB109:
1630:./Libraries/CMSIS/Include/core_cm4.h **** 
1631:./Libraries/CMSIS/Include/core_cm4.h **** 
1632:./Libraries/CMSIS/Include/core_cm4.h **** /**
1633:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
1634:./Libraries/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:./Libraries/CMSIS/Include/core_cm4.h ****  */
1637:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:./Libraries/CMSIS/Include/core_cm4.h **** {
 209              		.loc 1 1638 1
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 8
 212              		@ frame_needed = 1, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214 0000 80B4     		push	{r7}
 215              	.LCFI16:
 216              		.cfi_def_cfa_offset 4
 217              		.cfi_offset 7, -4
 218 0002 83B0     		sub	sp, sp, #12
 219              	.LCFI17:
 220              		.cfi_def_cfa_offset 16
 221 0004 00AF     		add	r7, sp, #0
 222              	.LCFI18:
 223              		.cfi_def_cfa_register 7
 224 0006 0346     		mov	r3, r0
 225 0008 FB71     		strb	r3, [r7, #7]
1639:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 226              		.loc 1 1639 97
 227 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 228 000c 03F01F02 		and	r2, r3, #31
 229              		.loc 1 1639 7
 230 0010 0749     		ldr	r1, .L12
 231              		.loc 1 1639 16
 232 0012 97F90730 		ldrsb	r3, [r7, #7]
 233              		.loc 1 1639 41
 234 0016 5B09     		lsrs	r3, r3, #5
 235              		.loc 1 1639 52
 236 0018 0120     		movs	r0, #1
 237 001a 00FA02F2 		lsl	r2, r0, r2
 238              		.loc 1 1639 50
 239 001e 2033     		adds	r3, r3, #32
 240 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1640:./Libraries/CMSIS/Include/core_cm4.h **** }
 241              		.loc 1 1640 1
 242 0024 00BF     		nop
 243 0026 0C37     		adds	r7, r7, #12
 244              	.LCFI19:
 245              		.cfi_def_cfa_offset 4
 246 0028 BD46     		mov	sp, r7
ARM GAS  /tmp/cccizGzN.s 			page 34


 247              	.LCFI20:
 248              		.cfi_def_cfa_register 13
 249              		@ sp needed
 250 002a 5DF8047B 		ldr	r7, [sp], #4
 251              	.LCFI21:
 252              		.cfi_restore 7
 253              		.cfi_def_cfa_offset 0
 254 002e 7047     		bx	lr
 255              	.L13:
 256              		.align	2
 257              	.L12:
 258 0030 00E100E0 		.word	-536813312
 259              		.cfi_endproc
 260              	.LFE109:
 262              		.section	.text.NVIC_GetPendingIRQ,"ax",%progbits
 263              		.align	1
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
 269              	NVIC_GetPendingIRQ:
 270              	.LFB110:
1641:./Libraries/CMSIS/Include/core_cm4.h **** 
1642:./Libraries/CMSIS/Include/core_cm4.h **** 
1643:./Libraries/CMSIS/Include/core_cm4.h **** /**
1644:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:./Libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:./Libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:./Libraries/CMSIS/Include/core_cm4.h ****  */
1650:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:./Libraries/CMSIS/Include/core_cm4.h **** {
 271              		.loc 1 1651 1
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 8
 274              		@ frame_needed = 1, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276 0000 80B4     		push	{r7}
 277              	.LCFI22:
 278              		.cfi_def_cfa_offset 4
 279              		.cfi_offset 7, -4
 280 0002 83B0     		sub	sp, sp, #12
 281              	.LCFI23:
 282              		.cfi_def_cfa_offset 16
 283 0004 00AF     		add	r7, sp, #0
 284              	.LCFI24:
 285              		.cfi_def_cfa_register 7
 286 0006 0346     		mov	r3, r0
 287 0008 FB71     		strb	r3, [r7, #7]
1652:./Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
 288              		.loc 1 1652 27
 289 000a 0A4A     		ldr	r2, .L16
 290              		.loc 1 1652 36
 291 000c 97F90730 		ldrsb	r3, [r7, #7]
 292              		.loc 1 1652 61
 293 0010 5B09     		lsrs	r3, r3, #5
ARM GAS  /tmp/cccizGzN.s 			page 35


 294              		.loc 1 1652 33
 295 0012 4033     		adds	r3, r3, #64
 296 0014 52F82320 		ldr	r2, [r2, r3, lsl #2]
 297              		.loc 1 1652 107
 298 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 299 001a 03F01F03 		and	r3, r3, #31
 300              		.loc 1 1652 119
 301 001e 22FA03F3 		lsr	r3, r2, r3
 302              		.loc 1 1652 10
 303 0022 03F00103 		and	r3, r3, #1
1653:./Libraries/CMSIS/Include/core_cm4.h **** }
 304              		.loc 1 1653 1
 305 0026 1846     		mov	r0, r3
 306 0028 0C37     		adds	r7, r7, #12
 307              	.LCFI25:
 308              		.cfi_def_cfa_offset 4
 309 002a BD46     		mov	sp, r7
 310              	.LCFI26:
 311              		.cfi_def_cfa_register 13
 312              		@ sp needed
 313 002c 5DF8047B 		ldr	r7, [sp], #4
 314              	.LCFI27:
 315              		.cfi_restore 7
 316              		.cfi_def_cfa_offset 0
 317 0030 7047     		bx	lr
 318              	.L17:
 319 0032 00BF     		.align	2
 320              	.L16:
 321 0034 00E100E0 		.word	-536813312
 322              		.cfi_endproc
 323              	.LFE110:
 325              		.section	.text.NVIC_SetPendingIRQ,"ax",%progbits
 326              		.align	1
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	NVIC_SetPendingIRQ:
 333              	.LFB111:
1654:./Libraries/CMSIS/Include/core_cm4.h **** 
1655:./Libraries/CMSIS/Include/core_cm4.h **** 
1656:./Libraries/CMSIS/Include/core_cm4.h **** /**
1657:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:./Libraries/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:./Libraries/CMSIS/Include/core_cm4.h ****  */
1661:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:./Libraries/CMSIS/Include/core_cm4.h **** {
 334              		.loc 1 1662 1
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 8
 337              		@ frame_needed = 1, uses_anonymous_args = 0
 338              		@ link register save eliminated.
 339 0000 80B4     		push	{r7}
 340              	.LCFI28:
 341              		.cfi_def_cfa_offset 4
 342              		.cfi_offset 7, -4
ARM GAS  /tmp/cccizGzN.s 			page 36


 343 0002 83B0     		sub	sp, sp, #12
 344              	.LCFI29:
 345              		.cfi_def_cfa_offset 16
 346 0004 00AF     		add	r7, sp, #0
 347              	.LCFI30:
 348              		.cfi_def_cfa_register 7
 349 0006 0346     		mov	r3, r0
 350 0008 FB71     		strb	r3, [r7, #7]
1663:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 351              		.loc 1 1663 97
 352 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 353 000c 03F01F02 		and	r2, r3, #31
 354              		.loc 1 1663 7
 355 0010 0749     		ldr	r1, .L19
 356              		.loc 1 1663 16
 357 0012 97F90730 		ldrsb	r3, [r7, #7]
 358              		.loc 1 1663 41
 359 0016 5B09     		lsrs	r3, r3, #5
 360              		.loc 1 1663 52
 361 0018 0120     		movs	r0, #1
 362 001a 00FA02F2 		lsl	r2, r0, r2
 363              		.loc 1 1663 50
 364 001e 4033     		adds	r3, r3, #64
 365 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1664:./Libraries/CMSIS/Include/core_cm4.h **** }
 366              		.loc 1 1664 1
 367 0024 00BF     		nop
 368 0026 0C37     		adds	r7, r7, #12
 369              	.LCFI31:
 370              		.cfi_def_cfa_offset 4
 371 0028 BD46     		mov	sp, r7
 372              	.LCFI32:
 373              		.cfi_def_cfa_register 13
 374              		@ sp needed
 375 002a 5DF8047B 		ldr	r7, [sp], #4
 376              	.LCFI33:
 377              		.cfi_restore 7
 378              		.cfi_def_cfa_offset 0
 379 002e 7047     		bx	lr
 380              	.L20:
 381              		.align	2
 382              	.L19:
 383 0030 00E100E0 		.word	-536813312
 384              		.cfi_endproc
 385              	.LFE111:
 387              		.section	.text.NVIC_ClearPendingIRQ,"ax",%progbits
 388              		.align	1
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 392              		.fpu fpv4-sp-d16
 394              	NVIC_ClearPendingIRQ:
 395              	.LFB112:
1665:./Libraries/CMSIS/Include/core_cm4.h **** 
1666:./Libraries/CMSIS/Include/core_cm4.h **** 
1667:./Libraries/CMSIS/Include/core_cm4.h **** /**
1668:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
ARM GAS  /tmp/cccizGzN.s 			page 37


1669:./Libraries/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:./Libraries/CMSIS/Include/core_cm4.h ****  */
1672:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:./Libraries/CMSIS/Include/core_cm4.h **** {
 396              		.loc 1 1673 1
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 8
 399              		@ frame_needed = 1, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 401 0000 80B4     		push	{r7}
 402              	.LCFI34:
 403              		.cfi_def_cfa_offset 4
 404              		.cfi_offset 7, -4
 405 0002 83B0     		sub	sp, sp, #12
 406              	.LCFI35:
 407              		.cfi_def_cfa_offset 16
 408 0004 00AF     		add	r7, sp, #0
 409              	.LCFI36:
 410              		.cfi_def_cfa_register 7
 411 0006 0346     		mov	r3, r0
 412 0008 FB71     		strb	r3, [r7, #7]
1674:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 413              		.loc 1 1674 97
 414 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 415 000c 03F01F02 		and	r2, r3, #31
 416              		.loc 1 1674 7
 417 0010 0749     		ldr	r1, .L22
 418              		.loc 1 1674 16
 419 0012 97F90730 		ldrsb	r3, [r7, #7]
 420              		.loc 1 1674 41
 421 0016 5B09     		lsrs	r3, r3, #5
 422              		.loc 1 1674 52
 423 0018 0120     		movs	r0, #1
 424 001a 00FA02F2 		lsl	r2, r0, r2
 425              		.loc 1 1674 50
 426 001e 6033     		adds	r3, r3, #96
 427 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1675:./Libraries/CMSIS/Include/core_cm4.h **** }
 428              		.loc 1 1675 1
 429 0024 00BF     		nop
 430 0026 0C37     		adds	r7, r7, #12
 431              	.LCFI37:
 432              		.cfi_def_cfa_offset 4
 433 0028 BD46     		mov	sp, r7
 434              	.LCFI38:
 435              		.cfi_def_cfa_register 13
 436              		@ sp needed
 437 002a 5DF8047B 		ldr	r7, [sp], #4
 438              	.LCFI39:
 439              		.cfi_restore 7
 440              		.cfi_def_cfa_offset 0
 441 002e 7047     		bx	lr
 442              	.L23:
 443              		.align	2
 444              	.L22:
 445 0030 00E100E0 		.word	-536813312
ARM GAS  /tmp/cccizGzN.s 			page 38


 446              		.cfi_endproc
 447              	.LFE112:
 449              		.section	.text.NVIC_GetActive,"ax",%progbits
 450              		.align	1
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 454              		.fpu fpv4-sp-d16
 456              	NVIC_GetActive:
 457              	.LFB113:
1676:./Libraries/CMSIS/Include/core_cm4.h **** 
1677:./Libraries/CMSIS/Include/core_cm4.h **** 
1678:./Libraries/CMSIS/Include/core_cm4.h **** /**
1679:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1680:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:./Libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:./Libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:./Libraries/CMSIS/Include/core_cm4.h ****  */
1685:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:./Libraries/CMSIS/Include/core_cm4.h **** {
 458              		.loc 1 1686 1
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 8
 461              		@ frame_needed = 1, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 463 0000 80B4     		push	{r7}
 464              	.LCFI40:
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 7, -4
 467 0002 83B0     		sub	sp, sp, #12
 468              	.LCFI41:
 469              		.cfi_def_cfa_offset 16
 470 0004 00AF     		add	r7, sp, #0
 471              	.LCFI42:
 472              		.cfi_def_cfa_register 7
 473 0006 0346     		mov	r3, r0
 474 0008 FB71     		strb	r3, [r7, #7]
1687:./Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
 475              		.loc 1 1687 27
 476 000a 0A4A     		ldr	r2, .L26
 477              		.loc 1 1687 36
 478 000c 97F90730 		ldrsb	r3, [r7, #7]
 479              		.loc 1 1687 61
 480 0010 5B09     		lsrs	r3, r3, #5
 481              		.loc 1 1687 33
 482 0012 8033     		adds	r3, r3, #128
 483 0014 52F82320 		ldr	r2, [r2, r3, lsl #2]
 484              		.loc 1 1687 107
 485 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 486 001a 03F01F03 		and	r3, r3, #31
 487              		.loc 1 1687 119
 488 001e 22FA03F3 		lsr	r3, r2, r3
 489              		.loc 1 1687 10
 490 0022 03F00103 		and	r3, r3, #1
1688:./Libraries/CMSIS/Include/core_cm4.h **** }
 491              		.loc 1 1688 1
ARM GAS  /tmp/cccizGzN.s 			page 39


 492 0026 1846     		mov	r0, r3
 493 0028 0C37     		adds	r7, r7, #12
 494              	.LCFI43:
 495              		.cfi_def_cfa_offset 4
 496 002a BD46     		mov	sp, r7
 497              	.LCFI44:
 498              		.cfi_def_cfa_register 13
 499              		@ sp needed
 500 002c 5DF8047B 		ldr	r7, [sp], #4
 501              	.LCFI45:
 502              		.cfi_restore 7
 503              		.cfi_def_cfa_offset 0
 504 0030 7047     		bx	lr
 505              	.L27:
 506 0032 00BF     		.align	2
 507              	.L26:
 508 0034 00E100E0 		.word	-536813312
 509              		.cfi_endproc
 510              	.LFE113:
 512              		.section	.text.NVIC_SetPriority,"ax",%progbits
 513              		.align	1
 514              		.syntax unified
 515              		.thumb
 516              		.thumb_func
 517              		.fpu fpv4-sp-d16
 519              	NVIC_SetPriority:
 520              	.LFB114:
1689:./Libraries/CMSIS/Include/core_cm4.h **** 
1690:./Libraries/CMSIS/Include/core_cm4.h **** 
1691:./Libraries/CMSIS/Include/core_cm4.h **** /**
1692:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:./Libraries/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:./Libraries/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:./Libraries/CMSIS/Include/core_cm4.h ****  */
1698:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:./Libraries/CMSIS/Include/core_cm4.h **** {
 521              		.loc 1 1699 1
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 8
 524              		@ frame_needed = 1, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 526 0000 80B4     		push	{r7}
 527              	.LCFI46:
 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 7, -4
 530 0002 83B0     		sub	sp, sp, #12
 531              	.LCFI47:
 532              		.cfi_def_cfa_offset 16
 533 0004 00AF     		add	r7, sp, #0
 534              	.LCFI48:
 535              		.cfi_def_cfa_register 7
 536 0006 0346     		mov	r3, r0
 537 0008 3960     		str	r1, [r7]
 538 000a FB71     		strb	r3, [r7, #7]
1700:./Libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
ARM GAS  /tmp/cccizGzN.s 			page 40


 539              		.loc 1 1700 6
 540 000c 97F90730 		ldrsb	r3, [r7, #7]
 541 0010 002B     		cmp	r3, #0
 542 0012 0BDA     		bge	.L29
1701:./Libraries/CMSIS/Include/core_cm4.h ****   {
1702:./Libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 543              		.loc 1 1702 57
 544 0014 3B68     		ldr	r3, [r7]
 545 0016 DAB2     		uxtb	r2, r3
 546              		.loc 1 1702 8
 547 0018 0C49     		ldr	r1, .L32
 548              		.loc 1 1702 41
 549 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 550 001c 03F00F03 		and	r3, r3, #15
 551              		.loc 1 1702 49
 552 0020 043B     		subs	r3, r3, #4
 553              		.loc 1 1702 57
 554 0022 1201     		lsls	r2, r2, #4
 555 0024 D2B2     		uxtb	r2, r2
 556              		.loc 1 1702 55
 557 0026 0B44     		add	r3, r3, r1
 558 0028 1A76     		strb	r2, [r3, #24]
1703:./Libraries/CMSIS/Include/core_cm4.h ****   }
1704:./Libraries/CMSIS/Include/core_cm4.h ****   else
1705:./Libraries/CMSIS/Include/core_cm4.h ****   {
1706:./Libraries/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:./Libraries/CMSIS/Include/core_cm4.h ****   }
1708:./Libraries/CMSIS/Include/core_cm4.h **** }
 559              		.loc 1 1708 1
 560 002a 09E0     		b	.L31
 561              	.L29:
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 562              		.loc 1 1706 57
 563 002c 3B68     		ldr	r3, [r7]
 564 002e DAB2     		uxtb	r2, r3
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 565              		.loc 1 1706 9
 566 0030 0749     		ldr	r1, .L32+4
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 567              		.loc 1 1706 15
 568 0032 97F90730 		ldrsb	r3, [r7, #7]
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 569              		.loc 1 1706 57
 570 0036 1201     		lsls	r2, r2, #4
 571 0038 D2B2     		uxtb	r2, r2
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 572              		.loc 1 1706 55
 573 003a 0B44     		add	r3, r3, r1
 574 003c 83F80023 		strb	r2, [r3, #768]
 575              	.L31:
 576              		.loc 1 1708 1
 577 0040 00BF     		nop
 578 0042 0C37     		adds	r7, r7, #12
 579              	.LCFI49:
 580              		.cfi_def_cfa_offset 4
 581 0044 BD46     		mov	sp, r7
 582              	.LCFI50:
ARM GAS  /tmp/cccizGzN.s 			page 41


 583              		.cfi_def_cfa_register 13
 584              		@ sp needed
 585 0046 5DF8047B 		ldr	r7, [sp], #4
 586              	.LCFI51:
 587              		.cfi_restore 7
 588              		.cfi_def_cfa_offset 0
 589 004a 7047     		bx	lr
 590              	.L33:
 591              		.align	2
 592              	.L32:
 593 004c 00ED00E0 		.word	-536810240
 594 0050 00E100E0 		.word	-536813312
 595              		.cfi_endproc
 596              	.LFE114:
 598              		.section	.text.NVIC_GetPriority,"ax",%progbits
 599              		.align	1
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu fpv4-sp-d16
 605              	NVIC_GetPriority:
 606              	.LFB115:
1709:./Libraries/CMSIS/Include/core_cm4.h **** 
1710:./Libraries/CMSIS/Include/core_cm4.h **** 
1711:./Libraries/CMSIS/Include/core_cm4.h **** /**
1712:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1713:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:./Libraries/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:./Libraries/CMSIS/Include/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:./Libraries/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1718:./Libraries/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:./Libraries/CMSIS/Include/core_cm4.h ****  */
1720:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:./Libraries/CMSIS/Include/core_cm4.h **** {
 607              		.loc 1 1721 1
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 8
 610              		@ frame_needed = 1, uses_anonymous_args = 0
 611              		@ link register save eliminated.
 612 0000 80B4     		push	{r7}
 613              	.LCFI52:
 614              		.cfi_def_cfa_offset 4
 615              		.cfi_offset 7, -4
 616 0002 83B0     		sub	sp, sp, #12
 617              	.LCFI53:
 618              		.cfi_def_cfa_offset 16
 619 0004 00AF     		add	r7, sp, #0
 620              	.LCFI54:
 621              		.cfi_def_cfa_register 7
 622 0006 0346     		mov	r3, r0
 623 0008 FB71     		strb	r3, [r7, #7]
1722:./Libraries/CMSIS/Include/core_cm4.h **** 
1723:./Libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
 624              		.loc 1 1723 6
 625 000a 97F90730 		ldrsb	r3, [r7, #7]
 626 000e 002B     		cmp	r3, #0
ARM GAS  /tmp/cccizGzN.s 			page 42


 627 0010 0ADA     		bge	.L35
1724:./Libraries/CMSIS/Include/core_cm4.h ****   {
1725:./Libraries/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
 628              		.loc 1 1725 26
 629 0012 0D4A     		ldr	r2, .L37
 630              		.loc 1 1725 59
 631 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 632 0016 03F00F03 		and	r3, r3, #15
 633              		.loc 1 1725 67
 634 001a 043B     		subs	r3, r3, #4
 635              		.loc 1 1725 31
 636 001c 1344     		add	r3, r3, r2
 637 001e 1B7E     		ldrb	r3, [r3, #24]
 638 0020 DBB2     		uxtb	r3, r3
 639              		.loc 1 1725 73
 640 0022 1B09     		lsrs	r3, r3, #4
 641 0024 DBB2     		uxtb	r3, r3
 642 0026 08E0     		b	.L36
 643              	.L35:
1726:./Libraries/CMSIS/Include/core_cm4.h ****   }
1727:./Libraries/CMSIS/Include/core_cm4.h ****   else
1728:./Libraries/CMSIS/Include/core_cm4.h ****   {
1729:./Libraries/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
 644              		.loc 1 1729 27
 645 0028 084A     		ldr	r2, .L37+4
 646              		.loc 1 1729 33
 647 002a 97F90730 		ldrsb	r3, [r7, #7]
 648              		.loc 1 1729 31
 649 002e 1344     		add	r3, r3, r2
 650 0030 93F80033 		ldrb	r3, [r3, #768]
 651 0034 DBB2     		uxtb	r3, r3
 652              		.loc 1 1729 73
 653 0036 1B09     		lsrs	r3, r3, #4
 654 0038 DBB2     		uxtb	r3, r3
 655              	.L36:
1730:./Libraries/CMSIS/Include/core_cm4.h ****   }
1731:./Libraries/CMSIS/Include/core_cm4.h **** }
 656              		.loc 1 1731 1
 657 003a 1846     		mov	r0, r3
 658 003c 0C37     		adds	r7, r7, #12
 659              	.LCFI55:
 660              		.cfi_def_cfa_offset 4
 661 003e BD46     		mov	sp, r7
 662              	.LCFI56:
 663              		.cfi_def_cfa_register 13
 664              		@ sp needed
 665 0040 5DF8047B 		ldr	r7, [sp], #4
 666              	.LCFI57:
 667              		.cfi_restore 7
 668              		.cfi_def_cfa_offset 0
 669 0044 7047     		bx	lr
 670              	.L38:
 671 0046 00BF     		.align	2
 672              	.L37:
 673 0048 00ED00E0 		.word	-536810240
 674 004c 00E100E0 		.word	-536813312
 675              		.cfi_endproc
ARM GAS  /tmp/cccizGzN.s 			page 43


 676              	.LFE115:
 678              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 679              		.align	1
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu fpv4-sp-d16
 685              	NVIC_EncodePriority:
 686              	.LFB116:
1732:./Libraries/CMSIS/Include/core_cm4.h **** 
1733:./Libraries/CMSIS/Include/core_cm4.h **** 
1734:./Libraries/CMSIS/Include/core_cm4.h **** /**
1735:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1736:./Libraries/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:./Libraries/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:./Libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:./Libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:./Libraries/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:./Libraries/CMSIS/Include/core_cm4.h ****  */
1745:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:./Libraries/CMSIS/Include/core_cm4.h **** {
 687              		.loc 1 1746 1
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 32
 690              		@ frame_needed = 1, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 692 0000 80B4     		push	{r7}
 693              	.LCFI58:
 694              		.cfi_def_cfa_offset 4
 695              		.cfi_offset 7, -4
 696 0002 89B0     		sub	sp, sp, #36
 697              	.LCFI59:
 698              		.cfi_def_cfa_offset 40
 699 0004 00AF     		add	r7, sp, #0
 700              	.LCFI60:
 701              		.cfi_def_cfa_register 7
 702 0006 F860     		str	r0, [r7, #12]
 703 0008 B960     		str	r1, [r7, #8]
 704 000a 7A60     		str	r2, [r7, #4]
1747:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 705              		.loc 1 1747 12
 706 000c FB68     		ldr	r3, [r7, #12]
 707 000e 03F00703 		and	r3, r3, #7
 708 0012 FB61     		str	r3, [r7, #28]
1748:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1750:./Libraries/CMSIS/Include/core_cm4.h **** 
1751:./Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 709              		.loc 1 1751 31
 710 0014 FB69     		ldr	r3, [r7, #28]
 711 0016 C3F10703 		rsb	r3, r3, #7
 712              		.loc 1 1751 23
 713 001a 042B     		cmp	r3, #4
 714 001c 28BF     		it	cs
ARM GAS  /tmp/cccizGzN.s 			page 44


 715 001e 0423     		movcs	r3, #4
 716 0020 BB61     		str	r3, [r7, #24]
1752:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 717              		.loc 1 1752 44
 718 0022 FB69     		ldr	r3, [r7, #28]
 719 0024 0433     		adds	r3, r3, #4
 720              		.loc 1 1752 109
 721 0026 062B     		cmp	r3, #6
 722 0028 02D9     		bls	.L40
 723              		.loc 1 1752 109 is_stmt 0 discriminator 1
 724 002a FB69     		ldr	r3, [r7, #28]
 725 002c 033B     		subs	r3, r3, #3
 726 002e 00E0     		b	.L41
 727              	.L40:
 728              		.loc 1 1752 109 discriminator 2
 729 0030 0023     		movs	r3, #0
 730              	.L41:
 731              		.loc 1 1752 23 is_stmt 1 discriminator 4
 732 0032 7B61     		str	r3, [r7, #20]
1753:./Libraries/CMSIS/Include/core_cm4.h **** 
1754:./Libraries/CMSIS/Include/core_cm4.h ****   return (
1755:./Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 733              		.loc 1 1755 30 discriminator 4
 734 0034 4FF0FF32 		mov	r2, #-1
 735 0038 BB69     		ldr	r3, [r7, #24]
 736 003a 02FA03F3 		lsl	r3, r2, r3
 737 003e DA43     		mvns	r2, r3
 738 0040 BB68     		ldr	r3, [r7, #8]
 739 0042 1A40     		ands	r2, r2, r3
 740              		.loc 1 1755 82 discriminator 4
 741 0044 7B69     		ldr	r3, [r7, #20]
 742 0046 9A40     		lsls	r2, r2, r3
1756:./Libraries/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 743              		.loc 1 1756 30 discriminator 4
 744 0048 4FF0FF31 		mov	r1, #-1
 745 004c 7B69     		ldr	r3, [r7, #20]
 746 004e 01FA03F3 		lsl	r3, r1, r3
 747 0052 D943     		mvns	r1, r3
 748 0054 7B68     		ldr	r3, [r7, #4]
 749 0056 0B40     		ands	r3, r3, r1
1755:./Libraries/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 750              		.loc 1 1755 102 discriminator 4
 751 0058 1343     		orrs	r3, r3, r2
1757:./Libraries/CMSIS/Include/core_cm4.h ****          );
1758:./Libraries/CMSIS/Include/core_cm4.h **** }
 752              		.loc 1 1758 1 discriminator 4
 753 005a 1846     		mov	r0, r3
 754 005c 2437     		adds	r7, r7, #36
 755              	.LCFI61:
 756              		.cfi_def_cfa_offset 4
 757 005e BD46     		mov	sp, r7
 758              	.LCFI62:
 759              		.cfi_def_cfa_register 13
 760              		@ sp needed
 761 0060 5DF8047B 		ldr	r7, [sp], #4
 762              	.LCFI63:
 763              		.cfi_restore 7
ARM GAS  /tmp/cccizGzN.s 			page 45


 764              		.cfi_def_cfa_offset 0
 765 0064 7047     		bx	lr
 766              		.cfi_endproc
 767              	.LFE116:
 769              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 770              		.align	1
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu fpv4-sp-d16
 776              	NVIC_DecodePriority:
 777              	.LFB117:
1759:./Libraries/CMSIS/Include/core_cm4.h **** 
1760:./Libraries/CMSIS/Include/core_cm4.h **** 
1761:./Libraries/CMSIS/Include/core_cm4.h **** /**
1762:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1763:./Libraries/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:./Libraries/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1765:./Libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1766:./Libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:./Libraries/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:./Libraries/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:./Libraries/CMSIS/Include/core_cm4.h ****  */
1772:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:./Libraries/CMSIS/Include/core_cm4.h **** {
 778              		.loc 1 1773 1
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 32
 781              		@ frame_needed = 1, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 783 0000 80B4     		push	{r7}
 784              	.LCFI64:
 785              		.cfi_def_cfa_offset 4
 786              		.cfi_offset 7, -4
 787 0002 89B0     		sub	sp, sp, #36
 788              	.LCFI65:
 789              		.cfi_def_cfa_offset 40
 790 0004 00AF     		add	r7, sp, #0
 791              	.LCFI66:
 792              		.cfi_def_cfa_register 7
 793 0006 F860     		str	r0, [r7, #12]
 794 0008 B960     		str	r1, [r7, #8]
 795 000a 7A60     		str	r2, [r7, #4]
 796 000c 3B60     		str	r3, [r7]
1774:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 797              		.loc 1 1774 12
 798 000e BB68     		ldr	r3, [r7, #8]
 799 0010 03F00703 		and	r3, r3, #7
 800 0014 FB61     		str	r3, [r7, #28]
1775:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1777:./Libraries/CMSIS/Include/core_cm4.h **** 
1778:./Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 801              		.loc 1 1778 31
 802 0016 FB69     		ldr	r3, [r7, #28]
ARM GAS  /tmp/cccizGzN.s 			page 46


 803 0018 C3F10703 		rsb	r3, r3, #7
 804              		.loc 1 1778 23
 805 001c 042B     		cmp	r3, #4
 806 001e 28BF     		it	cs
 807 0020 0423     		movcs	r3, #4
 808 0022 BB61     		str	r3, [r7, #24]
1779:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 809              		.loc 1 1779 44
 810 0024 FB69     		ldr	r3, [r7, #28]
 811 0026 0433     		adds	r3, r3, #4
 812              		.loc 1 1779 109
 813 0028 062B     		cmp	r3, #6
 814 002a 02D9     		bls	.L44
 815              		.loc 1 1779 109 is_stmt 0 discriminator 1
 816 002c FB69     		ldr	r3, [r7, #28]
 817 002e 033B     		subs	r3, r3, #3
 818 0030 00E0     		b	.L45
 819              	.L44:
 820              		.loc 1 1779 109 discriminator 2
 821 0032 0023     		movs	r3, #0
 822              	.L45:
 823              		.loc 1 1779 23 is_stmt 1 discriminator 4
 824 0034 7B61     		str	r3, [r7, #20]
1780:./Libraries/CMSIS/Include/core_cm4.h **** 
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 825              		.loc 1 1781 33 discriminator 4
 826 0036 FA68     		ldr	r2, [r7, #12]
 827 0038 7B69     		ldr	r3, [r7, #20]
 828 003a DA40     		lsrs	r2, r2, r3
 829              		.loc 1 1781 53 discriminator 4
 830 003c 4FF0FF31 		mov	r1, #-1
 831 0040 BB69     		ldr	r3, [r7, #24]
 832 0042 01FA03F3 		lsl	r3, r1, r3
 833 0046 DB43     		mvns	r3, r3
 834 0048 1A40     		ands	r2, r2, r3
 835              		.loc 1 1781 21 discriminator 4
 836 004a 7B68     		ldr	r3, [r7, #4]
 837 004c 1A60     		str	r2, [r3]
1782:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 838              		.loc 1 1782 53 discriminator 4
 839 004e 4FF0FF32 		mov	r2, #-1
 840 0052 7B69     		ldr	r3, [r7, #20]
 841 0054 02FA03F3 		lsl	r3, r2, r3
 842 0058 DA43     		mvns	r2, r3
 843 005a FB68     		ldr	r3, [r7, #12]
 844 005c 1A40     		ands	r2, r2, r3
 845              		.loc 1 1782 21 discriminator 4
 846 005e 3B68     		ldr	r3, [r7]
 847 0060 1A60     		str	r2, [r3]
1783:./Libraries/CMSIS/Include/core_cm4.h **** }
 848              		.loc 1 1783 1 discriminator 4
 849 0062 00BF     		nop
 850 0064 2437     		adds	r7, r7, #36
 851              	.LCFI67:
 852              		.cfi_def_cfa_offset 4
 853 0066 BD46     		mov	sp, r7
 854              	.LCFI68:
ARM GAS  /tmp/cccizGzN.s 			page 47


 855              		.cfi_def_cfa_register 13
 856              		@ sp needed
 857 0068 5DF8047B 		ldr	r7, [sp], #4
 858              	.LCFI69:
 859              		.cfi_restore 7
 860              		.cfi_def_cfa_offset 0
 861 006c 7047     		bx	lr
 862              		.cfi_endproc
 863              	.LFE117:
 865              		.section	.text.NVIC_SystemReset,"ax",%progbits
 866              		.align	1
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 870              		.fpu fpv4-sp-d16
 872              	NVIC_SystemReset:
 873              	.LFB118:
1784:./Libraries/CMSIS/Include/core_cm4.h **** 
1785:./Libraries/CMSIS/Include/core_cm4.h **** 
1786:./Libraries/CMSIS/Include/core_cm4.h **** /**
1787:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1788:./Libraries/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:./Libraries/CMSIS/Include/core_cm4.h ****  */
1790:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:./Libraries/CMSIS/Include/core_cm4.h **** {
 874              		.loc 1 1791 1
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 0
 877              		@ frame_needed = 1, uses_anonymous_args = 0
 878              		@ link register save eliminated.
 879 0000 80B4     		push	{r7}
 880              	.LCFI70:
 881              		.cfi_def_cfa_offset 4
 882              		.cfi_offset 7, -4
 883 0002 00AF     		add	r7, sp, #0
 884              	.LCFI71:
 885              		.cfi_def_cfa_register 7
 886              	.LBB14:
 887              	.LBB15:
 888              		.file 2 "./Libraries/CMSIS/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:./Libraries/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
   9:./Libraries/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:./Libraries/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:./Libraries/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:./Libraries/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:./Libraries/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:./Libraries/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:./Libraries/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:./Libraries/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:./Libraries/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
ARM GAS  /tmp/cccizGzN.s 			page 48


  18:./Libraries/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:./Libraries/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:./Libraries/CMSIS/Include/cmsis_gcc.h ****    *
  21:./Libraries/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:./Libraries/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:./Libraries/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:./Libraries/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:./Libraries/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:./Libraries/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:./Libraries/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:./Libraries/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:./Libraries/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:./Libraries/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:./Libraries/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:./Libraries/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  35:./Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  38:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  45:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  46:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  47:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:./Libraries/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:./Libraries/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:./Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
  51:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  52:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  53:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  54:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:./Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  58:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  60:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  62:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  63:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  64:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  65:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:./Libraries/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  69:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  71:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  73:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  74:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 49


  75:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  76:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  80:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  82:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  84:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  87:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  88:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  89:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  90:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  94:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  96:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  98:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  99:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 100:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 101:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 105:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 107:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 109:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 112:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 113:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 114:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 115:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 119:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 121:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 123:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 126:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 127:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 128:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 129:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 50


 132:./Libraries/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 134:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 136:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 138:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 141:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 142:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 143:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 144:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 148:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 150:./Libraries/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 152:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 155:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 156:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 157:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 158:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 162:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 164:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 166:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 167:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 168:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 169:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 173:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 175:./Libraries/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 180:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 182:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 183:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 186:./Libraries/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 188:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
ARM GAS  /tmp/cccizGzN.s 			page 51


 189:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 190:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 192:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 193:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 194:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 195:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 199:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 201:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 203:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 206:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 207:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 208:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 209:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 213:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 215:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 217:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 218:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 219:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 221:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 222:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:./Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 226:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 228:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 230:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 231:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 232:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 233:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:./Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 237:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 239:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 241:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
ARM GAS  /tmp/cccizGzN.s 			page 52


 246:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 252:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 255:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 256:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 257:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 258:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 262:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 264:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 266:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 268:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 269:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:./Libraries/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 274:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 276:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 278:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 279:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 281:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 285:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 287:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 289:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 292:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 293:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 295:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 299:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 301:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cccizGzN.s 			page 53


 303:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 306:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 307:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 319:./Libraries/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:./Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 325:./Libraries/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 327:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 328:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 329:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 330:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 331:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 335:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 337:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:./Libraries/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 343:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 344:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 345:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 347:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 348:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 351:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 352:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:./Libraries/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:./Libraries/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:./Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 356:./Libraries/CMSIS/Include/cmsis_gcc.h **** */
 357:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 358:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
ARM GAS  /tmp/cccizGzN.s 			page 54


 360:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:./Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 365:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 368:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 369:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 370:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 373:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 375:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 377:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 378:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 379:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 380:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 387:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 388:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 389:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 390:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:./Libraries/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 394:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 396:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 398:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 399:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 400:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 401:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 404:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 406:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 408:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 409:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 410:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 411:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:./Libraries/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:./Libraries/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 416:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
ARM GAS  /tmp/cccizGzN.s 			page 55


 417:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 418:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 420:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 421:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 422:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 423:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:./Libraries/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 427:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 429:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 889              		.loc 2 429 3
 890              		.syntax unified
 891              	@ 429 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 892 0004 BFF34F8F 		dsb 0xF
 893              	@ 0 "" 2
 430:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 894              		.loc 2 430 1
 895              		.thumb
 896              		.syntax unified
 897 0008 00BF     		nop
 898              	.LBE15:
 899              	.LBE14:
1792:./Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:./Libraries/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1794:./Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1795:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 900              		.loc 1 1795 32
 901 000a 074B     		ldr	r3, .L48
 902 000c DB68     		ldr	r3, [r3, #12]
 903              		.loc 1 1795 40
 904 000e 03F4E062 		and	r2, r3, #1792
1794:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 905              		.loc 1 1794 6
 906 0012 0549     		ldr	r1, .L48
1794:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 907              		.loc 1 1794 17
 908 0014 054B     		ldr	r3, .L48+4
 909 0016 1343     		orrs	r3, r3, r2
1794:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 910              		.loc 1 1794 15
 911 0018 CB60     		str	r3, [r1, #12]
 912              	.LBB16:
 913              	.LBB17:
 429:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 914              		.loc 2 429 3
 915              		.syntax unified
 916              	@ 429 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 917 001a BFF34F8F 		dsb 0xF
 918              	@ 0 "" 2
 919              		.loc 2 430 1
 920              		.thumb
 921              		.syntax unified
 922 001e 00BF     		nop
 923              	.L47:
ARM GAS  /tmp/cccizGzN.s 			page 56


 924              	.LBE17:
 925              	.LBE16:
 926              	.LBB18:
 927              	.LBB19:
 375:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 928              		.loc 2 375 3 discriminator 1
 929              		.syntax unified
 930              	@ 375 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 931 0020 00BF     		nop
 932              	@ 0 "" 2
 376:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 933              		.loc 2 376 1 discriminator 1
 934              		.thumb
 935              		.syntax unified
 936 0022 00BF     		nop
 937              	.LBE19:
 938              	.LBE18:
1796:./Libraries/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:./Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1798:./Libraries/CMSIS/Include/core_cm4.h **** 
1799:./Libraries/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1800:./Libraries/CMSIS/Include/core_cm4.h ****   {
1801:./Libraries/CMSIS/Include/core_cm4.h ****     __NOP();
 939              		.loc 1 1801 5 discriminator 1
 940 0024 FCE7     		b	.L47
 941              	.L49:
 942 0026 00BF     		.align	2
 943              	.L48:
 944 0028 00ED00E0 		.word	-536810240
 945 002c 0400FA05 		.word	100270084
 946              		.cfi_endproc
 947              	.LFE118:
 949              		.section	.text.SysTick_Config,"ax",%progbits
 950              		.align	1
 951              		.syntax unified
 952              		.thumb
 953              		.thumb_func
 954              		.fpu fpv4-sp-d16
 956              	SysTick_Config:
 957              	.LFB119:
1802:./Libraries/CMSIS/Include/core_cm4.h ****   }
1803:./Libraries/CMSIS/Include/core_cm4.h **** }
1804:./Libraries/CMSIS/Include/core_cm4.h **** 
1805:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1806:./Libraries/CMSIS/Include/core_cm4.h **** 
1807:./Libraries/CMSIS/Include/core_cm4.h **** 
1808:./Libraries/CMSIS/Include/core_cm4.h **** 
1809:./Libraries/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1810:./Libraries/CMSIS/Include/core_cm4.h **** /**
1811:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1812:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1813:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1814:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1815:./Libraries/CMSIS/Include/core_cm4.h ****  */
1816:./Libraries/CMSIS/Include/core_cm4.h **** 
1817:./Libraries/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1818:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cccizGzN.s 			page 57


1819:./Libraries/CMSIS/Include/core_cm4.h **** /**
1820:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1821:./Libraries/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1822:./Libraries/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1823:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1824:./Libraries/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1825:./Libraries/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1826:./Libraries/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1827:./Libraries/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1828:./Libraries/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1829:./Libraries/CMSIS/Include/core_cm4.h ****  */
1830:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1831:./Libraries/CMSIS/Include/core_cm4.h **** {
 958              		.loc 1 1831 1
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 8
 961              		@ frame_needed = 1, uses_anonymous_args = 0
 962 0000 80B5     		push	{r7, lr}
 963              	.LCFI72:
 964              		.cfi_def_cfa_offset 8
 965              		.cfi_offset 7, -8
 966              		.cfi_offset 14, -4
 967 0002 82B0     		sub	sp, sp, #8
 968              	.LCFI73:
 969              		.cfi_def_cfa_offset 16
 970 0004 00AF     		add	r7, sp, #0
 971              	.LCFI74:
 972              		.cfi_def_cfa_register 7
 973 0006 7860     		str	r0, [r7, #4]
1832:./Libraries/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 974              		.loc 1 1832 14
 975 0008 7B68     		ldr	r3, [r7, #4]
 976 000a 013B     		subs	r3, r3, #1
 977              		.loc 1 1832 6
 978 000c B3F1807F 		cmp	r3, #16777216
 979 0010 01D3     		bcc	.L51
1833:./Libraries/CMSIS/Include/core_cm4.h ****   {
1834:./Libraries/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 980              		.loc 1 1834 12
 981 0012 0123     		movs	r3, #1
 982 0014 0FE0     		b	.L52
 983              	.L51:
1835:./Libraries/CMSIS/Include/core_cm4.h ****   }
1836:./Libraries/CMSIS/Include/core_cm4.h **** 
1837:./Libraries/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 984              		.loc 1 1837 10
 985 0016 0A4A     		ldr	r2, .L53
 986              		.loc 1 1837 20
 987 0018 7B68     		ldr	r3, [r7, #4]
 988 001a 013B     		subs	r3, r3, #1
 989              		.loc 1 1837 18
 990 001c 5360     		str	r3, [r2, #4]
1838:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 991              		.loc 1 1838 3
 992 001e 0F21     		movs	r1, #15
 993 0020 4FF0FF30 		mov	r0, #-1
 994 0024 FFF7FEFF 		bl	NVIC_SetPriority
ARM GAS  /tmp/cccizGzN.s 			page 58


1839:./Libraries/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 995              		.loc 1 1839 10
 996 0028 054B     		ldr	r3, .L53
 997              		.loc 1 1839 18
 998 002a 0022     		movs	r2, #0
 999 002c 9A60     		str	r2, [r3, #8]
1840:./Libraries/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1000              		.loc 1 1840 10
 1001 002e 044B     		ldr	r3, .L53
 1002              		.loc 1 1840 18
 1003 0030 0722     		movs	r2, #7
 1004 0032 1A60     		str	r2, [r3]
1841:./Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1842:./Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1843:./Libraries/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 1005              		.loc 1 1843 10
 1006 0034 0023     		movs	r3, #0
 1007              	.L52:
1844:./Libraries/CMSIS/Include/core_cm4.h **** }
 1008              		.loc 1 1844 1
 1009 0036 1846     		mov	r0, r3
 1010 0038 0837     		adds	r7, r7, #8
 1011              	.LCFI75:
 1012              		.cfi_def_cfa_offset 8
 1013 003a BD46     		mov	sp, r7
 1014              	.LCFI76:
 1015              		.cfi_def_cfa_register 13
 1016              		@ sp needed
 1017 003c 80BD     		pop	{r7, pc}
 1018              	.L54:
 1019 003e 00BF     		.align	2
 1020              	.L53:
 1021 0040 10E000E0 		.word	-536813552
 1022              		.cfi_endproc
 1023              	.LFE119:
 1025              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 1026              		.align	1
 1027              		.global	HAL_NVIC_SetPriorityGrouping
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv4-sp-d16
 1033              	HAL_NVIC_SetPriorityGrouping:
 1034              	.LFB126:
 1035              		.file 3 "./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c"
   1:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
   2:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  11:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
ARM GAS  /tmp/cccizGzN.s 			page 59


  13:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  16:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  17:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]     
  20:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  23:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
  29:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  30:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  32:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
  37:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  38:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ========================================================
  40:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
  41:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****            
  43:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
  52:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  57:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  61:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                             
  63:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  67:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @attention
ARM GAS  /tmp/cccizGzN.s 			page 60


  70:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  71:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  72:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  73:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  74:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  75:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  76:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  77:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  78:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
  79:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
  80:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  81:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
  82:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      without specific prior written permission.
  83:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  84:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  85:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  86:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  87:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  88:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  89:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  90:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  91:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  92:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  93:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  94:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  95:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  96:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  97:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  98:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  99:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
 100:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 101:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
 102:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 103:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 104:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 105:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
 106:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 107:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 108:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 109:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 110:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 111:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 112:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 113:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 114:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 115:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 116:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 117:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 118:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 119:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 120:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 121:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 122:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 123:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 124:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 125:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 126:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
ARM GAS  /tmp/cccizGzN.s 			page 61


 127:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim    
 128:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 129:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 130:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 131:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 132:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 133:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 134:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 135:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 136:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 137:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 138:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 139:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 140:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 141:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 142:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
 143:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
 144:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 145:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 146:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 147:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 148:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 149:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 150:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 151:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 152:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 153:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 154:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 155:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 156:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 157:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 158:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 159:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 160:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1036              		.loc 3 160 1
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 8
 1039              		@ frame_needed = 1, uses_anonymous_args = 0
 1040 0000 80B5     		push	{r7, lr}
 1041              	.LCFI77:
 1042              		.cfi_def_cfa_offset 8
 1043              		.cfi_offset 7, -8
 1044              		.cfi_offset 14, -4
 1045 0002 82B0     		sub	sp, sp, #8
 1046              	.LCFI78:
 1047              		.cfi_def_cfa_offset 16
 1048 0004 00AF     		add	r7, sp, #0
 1049              	.LCFI79:
 1050              		.cfi_def_cfa_register 7
 1051 0006 7860     		str	r0, [r7, #4]
 161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 162:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 163:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 164:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 165:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 1052              		.loc 3 165 3
 1053 0008 7868     		ldr	r0, [r7, #4]
ARM GAS  /tmp/cccizGzN.s 			page 62


 1054 000a FFF7FEFF 		bl	NVIC_SetPriorityGrouping
 166:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1055              		.loc 3 166 1
 1056 000e 00BF     		nop
 1057 0010 0837     		adds	r7, r7, #8
 1058              	.LCFI80:
 1059              		.cfi_def_cfa_offset 8
 1060 0012 BD46     		mov	sp, r7
 1061              	.LCFI81:
 1062              		.cfi_def_cfa_register 13
 1063              		@ sp needed
 1064 0014 80BD     		pop	{r7, pc}
 1065              		.cfi_endproc
 1066              	.LFE126:
 1068              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 1069              		.align	1
 1070              		.global	HAL_NVIC_SetPriority
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1074              		.fpu fpv4-sp-d16
 1076              	HAL_NVIC_SetPriority:
 1077              	.LFB127:
 167:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 168:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 169:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 170:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 171:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 172:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 173:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 174:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 175:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 176:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 177:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 178:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 179:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 180:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 181:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 182:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** { 
 1078              		.loc 3 182 1
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 24
 1081              		@ frame_needed = 1, uses_anonymous_args = 0
 1082 0000 80B5     		push	{r7, lr}
 1083              	.LCFI82:
 1084              		.cfi_def_cfa_offset 8
 1085              		.cfi_offset 7, -8
 1086              		.cfi_offset 14, -4
 1087 0002 86B0     		sub	sp, sp, #24
 1088              	.LCFI83:
 1089              		.cfi_def_cfa_offset 32
 1090 0004 00AF     		add	r7, sp, #0
 1091              	.LCFI84:
 1092              		.cfi_def_cfa_register 7
 1093 0006 0346     		mov	r3, r0
 1094 0008 B960     		str	r1, [r7, #8]
 1095 000a 7A60     		str	r2, [r7, #4]
ARM GAS  /tmp/cccizGzN.s 			page 63


 1096 000c FB73     		strb	r3, [r7, #15]
 183:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 1097              		.loc 3 183 12
 1098 000e 0023     		movs	r3, #0
 1099 0010 7B61     		str	r3, [r7, #20]
 184:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 185:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 186:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 187:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 188:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 189:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 1100              		.loc 3 189 19
 1101 0012 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 1102 0016 7861     		str	r0, [r7, #20]
 190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 191:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 1103              		.loc 3 191 3
 1104 0018 7A68     		ldr	r2, [r7, #4]
 1105 001a B968     		ldr	r1, [r7, #8]
 1106 001c 7869     		ldr	r0, [r7, #20]
 1107 001e FFF7FEFF 		bl	NVIC_EncodePriority
 1108 0022 0246     		mov	r2, r0
 1109 0024 97F90F30 		ldrsb	r3, [r7, #15]
 1110 0028 1146     		mov	r1, r2
 1111 002a 1846     		mov	r0, r3
 1112 002c FFF7FEFF 		bl	NVIC_SetPriority
 192:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1113              		.loc 3 192 1
 1114 0030 00BF     		nop
 1115 0032 1837     		adds	r7, r7, #24
 1116              	.LCFI85:
 1117              		.cfi_def_cfa_offset 8
 1118 0034 BD46     		mov	sp, r7
 1119              	.LCFI86:
 1120              		.cfi_def_cfa_register 13
 1121              		@ sp needed
 1122 0036 80BD     		pop	{r7, pc}
 1123              		.cfi_endproc
 1124              	.LFE127:
 1126              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 1127              		.align	1
 1128              		.global	HAL_NVIC_EnableIRQ
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1132              		.fpu fpv4-sp-d16
 1134              	HAL_NVIC_EnableIRQ:
 1135              	.LFB128:
 193:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 194:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 195:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
ARM GAS  /tmp/cccizGzN.s 			page 64


 202:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 203:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 204:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1136              		.loc 3 204 1
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 8
 1139              		@ frame_needed = 1, uses_anonymous_args = 0
 1140 0000 80B5     		push	{r7, lr}
 1141              	.LCFI87:
 1142              		.cfi_def_cfa_offset 8
 1143              		.cfi_offset 7, -8
 1144              		.cfi_offset 14, -4
 1145 0002 82B0     		sub	sp, sp, #8
 1146              	.LCFI88:
 1147              		.cfi_def_cfa_offset 16
 1148 0004 00AF     		add	r7, sp, #0
 1149              	.LCFI89:
 1150              		.cfi_def_cfa_register 7
 1151 0006 0346     		mov	r3, r0
 1152 0008 FB71     		strb	r3, [r7, #7]
 205:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 207:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 208:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 209:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 1153              		.loc 3 209 3
 1154 000a 97F90730 		ldrsb	r3, [r7, #7]
 1155 000e 1846     		mov	r0, r3
 1156 0010 FFF7FEFF 		bl	NVIC_EnableIRQ
 210:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1157              		.loc 3 210 1
 1158 0014 00BF     		nop
 1159 0016 0837     		adds	r7, r7, #8
 1160              	.LCFI90:
 1161              		.cfi_def_cfa_offset 8
 1162 0018 BD46     		mov	sp, r7
 1163              	.LCFI91:
 1164              		.cfi_def_cfa_register 13
 1165              		@ sp needed
 1166 001a 80BD     		pop	{r7, pc}
 1167              		.cfi_endproc
 1168              	.LFE128:
 1170              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 1171              		.align	1
 1172              		.global	HAL_NVIC_DisableIRQ
 1173              		.syntax unified
 1174              		.thumb
 1175              		.thumb_func
 1176              		.fpu fpv4-sp-d16
 1178              	HAL_NVIC_DisableIRQ:
 1179              	.LFB129:
 211:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 212:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 213:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 214:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 215:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 216:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
ARM GAS  /tmp/cccizGzN.s 			page 65


 217:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 218:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 219:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 220:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1180              		.loc 3 220 1
 1181              		.cfi_startproc
 1182              		@ args = 0, pretend = 0, frame = 8
 1183              		@ frame_needed = 1, uses_anonymous_args = 0
 1184 0000 80B5     		push	{r7, lr}
 1185              	.LCFI92:
 1186              		.cfi_def_cfa_offset 8
 1187              		.cfi_offset 7, -8
 1188              		.cfi_offset 14, -4
 1189 0002 82B0     		sub	sp, sp, #8
 1190              	.LCFI93:
 1191              		.cfi_def_cfa_offset 16
 1192 0004 00AF     		add	r7, sp, #0
 1193              	.LCFI94:
 1194              		.cfi_def_cfa_register 7
 1195 0006 0346     		mov	r3, r0
 1196 0008 FB71     		strb	r3, [r7, #7]
 221:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 222:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 223:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 224:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
 225:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 1197              		.loc 3 225 3
 1198 000a 97F90730 		ldrsb	r3, [r7, #7]
 1199 000e 1846     		mov	r0, r3
 1200 0010 FFF7FEFF 		bl	NVIC_DisableIRQ
 226:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1201              		.loc 3 226 1
 1202 0014 00BF     		nop
 1203 0016 0837     		adds	r7, r7, #8
 1204              	.LCFI95:
 1205              		.cfi_def_cfa_offset 8
 1206 0018 BD46     		mov	sp, r7
 1207              	.LCFI96:
 1208              		.cfi_def_cfa_register 13
 1209              		@ sp needed
 1210 001a 80BD     		pop	{r7, pc}
 1211              		.cfi_endproc
 1212              	.LFE129:
 1214              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 1215              		.align	1
 1216              		.global	HAL_NVIC_SystemReset
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1220              		.fpu fpv4-sp-d16
 1222              	HAL_NVIC_SystemReset:
 1223              	.LFB130:
 227:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 228:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 229:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 230:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 231:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/cccizGzN.s 			page 66


 232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 233:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1224              		.loc 3 233 1
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 1, uses_anonymous_args = 0
 1228 0000 80B5     		push	{r7, lr}
 1229              	.LCFI97:
 1230              		.cfi_def_cfa_offset 8
 1231              		.cfi_offset 7, -8
 1232              		.cfi_offset 14, -4
 1233 0002 00AF     		add	r7, sp, #0
 1234              	.LCFI98:
 1235              		.cfi_def_cfa_register 7
 234:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* System Reset */
 235:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 1236              		.loc 3 235 3
 1237 0004 FFF7FEFF 		bl	NVIC_SystemReset
 236:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1238              		.loc 3 236 1
 1239 0008 00BF     		nop
 1240 000a 80BD     		pop	{r7, pc}
 1241              		.cfi_endproc
 1242              	.LFE130:
 1244              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 1245              		.align	1
 1246              		.global	HAL_SYSTICK_Config
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1250              		.fpu fpv4-sp-d16
 1252              	HAL_SYSTICK_Config:
 1253              	.LFB131:
 237:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 238:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 239:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 240:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 241:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 242:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 243:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 244:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 245:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 246:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1254              		.loc 3 246 1
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 8
 1257              		@ frame_needed = 1, uses_anonymous_args = 0
 1258 0000 80B5     		push	{r7, lr}
 1259              	.LCFI99:
 1260              		.cfi_def_cfa_offset 8
 1261              		.cfi_offset 7, -8
 1262              		.cfi_offset 14, -4
 1263 0002 82B0     		sub	sp, sp, #8
 1264              	.LCFI100:
 1265              		.cfi_def_cfa_offset 16
 1266 0004 00AF     		add	r7, sp, #0
 1267              	.LCFI101:
ARM GAS  /tmp/cccizGzN.s 			page 67


 1268              		.cfi_def_cfa_register 7
 1269 0006 7860     		str	r0, [r7, #4]
 247:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 1270              		.loc 3 247 11
 1271 0008 7868     		ldr	r0, [r7, #4]
 1272 000a FFF7FEFF 		bl	SysTick_Config
 1273 000e 0346     		mov	r3, r0
 248:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1274              		.loc 3 248 1
 1275 0010 1846     		mov	r0, r3
 1276 0012 0837     		adds	r7, r7, #8
 1277              	.LCFI102:
 1278              		.cfi_def_cfa_offset 8
 1279 0014 BD46     		mov	sp, r7
 1280              	.LCFI103:
 1281              		.cfi_def_cfa_register 13
 1282              		@ sp needed
 1283 0016 80BD     		pop	{r7, pc}
 1284              		.cfi_endproc
 1285              	.LFE131:
 1287              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1288              		.align	1
 1289              		.global	HAL_MPU_Disable
 1290              		.syntax unified
 1291              		.thumb
 1292              		.thumb_func
 1293              		.fpu fpv4-sp-d16
 1295              	HAL_MPU_Disable:
 1296              	.LFB132:
 249:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 250:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @}
 251:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 252:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 253:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 254:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
 255:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 256:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim   
 257:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 258:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 259:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 260:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 261:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 262:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 263:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
 264:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
 265:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 266:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 268:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 269:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 270:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 271:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 272:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 273:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 274:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 275:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1297              		.loc 3 275 1
ARM GAS  /tmp/cccizGzN.s 			page 68


 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 0
 1300              		@ frame_needed = 1, uses_anonymous_args = 0
 1301              		@ link register save eliminated.
 1302 0000 80B4     		push	{r7}
 1303              	.LCFI104:
 1304              		.cfi_def_cfa_offset 4
 1305              		.cfi_offset 7, -4
 1306 0002 00AF     		add	r7, sp, #0
 1307              	.LCFI105:
 1308              		.cfi_def_cfa_register 7
 1309              	.LBB20:
 1310              	.LBB21:
 431:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 433:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 434:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:./Libraries/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 438:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 440:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1311              		.loc 2 440 3
 1312              		.syntax unified
 1313              	@ 440 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 1314 0004 BFF35F8F 		dmb 0xF
 1315              	@ 0 "" 2
 441:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 1316              		.loc 2 441 1
 1317              		.thumb
 1318              		.syntax unified
 1319 0008 00BF     		nop
 1320              	.LBE21:
 1321              	.LBE20:
 276:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 277:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DMB();
 278:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 279:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
 280:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 1322              		.loc 3 280 14
 1323 000a 074B     		ldr	r3, .L63
 1324 000c 5B6A     		ldr	r3, [r3, #36]
 1325 000e 064A     		ldr	r2, .L63
 1326 0010 23F48033 		bic	r3, r3, #65536
 1327 0014 5362     		str	r3, [r2, #36]
 281:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 282:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 283:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 1328              		.loc 3 283 6
 1329 0016 054B     		ldr	r3, .L63+4
 1330              		.loc 3 283 13
 1331 0018 0022     		movs	r2, #0
 1332 001a 5A60     		str	r2, [r3, #4]
 284:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1333              		.loc 3 284 1
 1334 001c 00BF     		nop
ARM GAS  /tmp/cccizGzN.s 			page 69


 1335 001e BD46     		mov	sp, r7
 1336              	.LCFI106:
 1337              		.cfi_def_cfa_register 13
 1338              		@ sp needed
 1339 0020 5DF8047B 		ldr	r7, [sp], #4
 1340              	.LCFI107:
 1341              		.cfi_restore 7
 1342              		.cfi_def_cfa_offset 0
 1343 0024 7047     		bx	lr
 1344              	.L64:
 1345 0026 00BF     		.align	2
 1346              	.L63:
 1347 0028 00ED00E0 		.word	-536810240
 1348 002c 90ED00E0 		.word	-536810096
 1349              		.cfi_endproc
 1350              	.LFE132:
 1352              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1353              		.align	1
 1354              		.global	HAL_MPU_Enable
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1358              		.fpu fpv4-sp-d16
 1360              	HAL_MPU_Enable:
 1361              	.LFB133:
 285:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 286:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 287:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 288:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 289:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 290:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 291:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 292:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 293:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 294:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 295:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 296:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 297:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 298:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1362              		.loc 3 298 1
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 8
 1365              		@ frame_needed = 1, uses_anonymous_args = 0
 1366              		@ link register save eliminated.
 1367 0000 80B4     		push	{r7}
 1368              	.LCFI108:
 1369              		.cfi_def_cfa_offset 4
 1370              		.cfi_offset 7, -4
 1371 0002 83B0     		sub	sp, sp, #12
 1372              	.LCFI109:
 1373              		.cfi_def_cfa_offset 16
 1374 0004 00AF     		add	r7, sp, #0
 1375              	.LCFI110:
 1376              		.cfi_def_cfa_register 7
 1377 0006 7860     		str	r0, [r7, #4]
 299:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 300:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
ARM GAS  /tmp/cccizGzN.s 			page 70


 1378              		.loc 3 300 6
 1379 0008 0B4A     		ldr	r2, .L66
 1380              		.loc 3 300 27
 1381 000a 7B68     		ldr	r3, [r7, #4]
 1382 000c 43F00103 		orr	r3, r3, #1
 1383              		.loc 3 300 13
 1384 0010 5360     		str	r3, [r2, #4]
 301:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 302:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 303:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 1385              		.loc 3 303 14
 1386 0012 0A4B     		ldr	r3, .L66+4
 1387 0014 5B6A     		ldr	r3, [r3, #36]
 1388 0016 094A     		ldr	r2, .L66+4
 1389 0018 43F48033 		orr	r3, r3, #65536
 1390 001c 5362     		str	r3, [r2, #36]
 1391              	.LBB22:
 1392              	.LBB23:
 429:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 1393              		.loc 2 429 3
 1394              		.syntax unified
 1395              	@ 429 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 1396 001e BFF34F8F 		dsb 0xF
 1397              	@ 0 "" 2
 430:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 1398              		.loc 2 430 1
 1399              		.thumb
 1400              		.syntax unified
 1401 0022 00BF     		nop
 1402              	.LBE23:
 1403              	.LBE22:
 1404              	.LBB24:
 1405              	.LBB25:
 418:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 1406              		.loc 2 418 3
 1407              		.syntax unified
 1408              	@ 418 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 1409 0024 BFF36F8F 		isb 0xF
 1410              	@ 0 "" 2
 419:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 1411              		.loc 2 419 1
 1412              		.thumb
 1413              		.syntax unified
 1414 0028 00BF     		nop
 1415              	.LBE25:
 1416              	.LBE24:
 304:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 305:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 306:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DSB();
 307:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __ISB();
 308:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1417              		.loc 3 308 1
 1418 002a 00BF     		nop
 1419 002c 0C37     		adds	r7, r7, #12
 1420              	.LCFI111:
 1421              		.cfi_def_cfa_offset 4
 1422 002e BD46     		mov	sp, r7
ARM GAS  /tmp/cccizGzN.s 			page 71


 1423              	.LCFI112:
 1424              		.cfi_def_cfa_register 13
 1425              		@ sp needed
 1426 0030 5DF8047B 		ldr	r7, [sp], #4
 1427              	.LCFI113:
 1428              		.cfi_restore 7
 1429              		.cfi_def_cfa_offset 0
 1430 0034 7047     		bx	lr
 1431              	.L67:
 1432 0036 00BF     		.align	2
 1433              	.L66:
 1434 0038 90ED00E0 		.word	-536810096
 1435 003c 00ED00E0 		.word	-536810240
 1436              		.cfi_endproc
 1437              	.LFE133:
 1439              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1440              		.align	1
 1441              		.global	HAL_MPU_ConfigRegion
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	HAL_MPU_ConfigRegion:
 1448              	.LFB134:
 309:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 310:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 311:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 312:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 313:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 314:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 315:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 316:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 317:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1449              		.loc 3 317 1
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 8
 1452              		@ frame_needed = 1, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 1454 0000 80B4     		push	{r7}
 1455              	.LCFI114:
 1456              		.cfi_def_cfa_offset 4
 1457              		.cfi_offset 7, -4
 1458 0002 83B0     		sub	sp, sp, #12
 1459              	.LCFI115:
 1460              		.cfi_def_cfa_offset 16
 1461 0004 00AF     		add	r7, sp, #0
 1462              	.LCFI116:
 1463              		.cfi_def_cfa_register 7
 1464 0006 7860     		str	r0, [r7, #4]
 318:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 319:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 320:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 322:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 323:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1465              		.loc 3 323 22
 1466 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cccizGzN.s 			page 72


 1467 000a 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1468              		.loc 3 323 6
 1469 000c 1D4B     		ldr	r3, .L72
 1470              		.loc 3 323 12
 1471 000e 9A60     		str	r2, [r3, #8]
 324:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 325:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1472              		.loc 3 325 16
 1473 0010 7B68     		ldr	r3, [r7, #4]
 1474 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1475              		.loc 3 325 6
 1476 0014 002B     		cmp	r3, #0
 1477 0016 29D0     		beq	.L69
 326:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 327:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 328:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 330:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 331:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 332:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 333:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 334:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 335:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 336:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
 337:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1478              		.loc 3 337 8
 1479 0018 1A4A     		ldr	r2, .L72
 1480              		.loc 3 337 25
 1481 001a 7B68     		ldr	r3, [r7, #4]
 1482 001c 5B68     		ldr	r3, [r3, #4]
 1483              		.loc 3 337 15
 1484 001e D360     		str	r3, [r2, #12]
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1485              		.loc 3 338 36
 1486 0020 7B68     		ldr	r3, [r7, #4]
 1487 0022 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1488              		.loc 3 338 62
 1489 0024 1A07     		lsls	r2, r3, #28
 339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1490              		.loc 3 339 36
 1491 0026 7B68     		ldr	r3, [r7, #4]
 1492 0028 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1493              		.loc 3 339 62
 1494 002a 1B06     		lsls	r3, r3, #24
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1495              		.loc 3 338 84
 1496 002c 1A43     		orrs	r2, r2, r3
 340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1497              		.loc 3 340 36
 1498 002e 7B68     		ldr	r3, [r7, #4]
 1499 0030 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1500              		.loc 3 340 62
 1501 0032 DB04     		lsls	r3, r3, #19
 339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1502              		.loc 3 339 84
 1503 0034 1A43     		orrs	r2, r2, r3
 341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
ARM GAS  /tmp/cccizGzN.s 			page 73


 1504              		.loc 3 341 36
 1505 0036 7B68     		ldr	r3, [r7, #4]
 1506 0038 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1507              		.loc 3 341 62
 1508 003a 9B04     		lsls	r3, r3, #18
 340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1509              		.loc 3 340 84
 1510 003c 1A43     		orrs	r2, r2, r3
 342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1511              		.loc 3 342 36
 1512 003e 7B68     		ldr	r3, [r7, #4]
 1513 0040 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 1514              		.loc 3 342 62
 1515 0042 5B04     		lsls	r3, r3, #17
 341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1516              		.loc 3 341 84
 1517 0044 1A43     		orrs	r2, r2, r3
 343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1518              		.loc 3 343 36
 1519 0046 7B68     		ldr	r3, [r7, #4]
 1520 0048 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 1521              		.loc 3 343 62
 1522 004a 1B04     		lsls	r3, r3, #16
 342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1523              		.loc 3 342 84
 1524 004c 1A43     		orrs	r2, r2, r3
 344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1525              		.loc 3 344 36
 1526 004e 7B68     		ldr	r3, [r7, #4]
 1527 0050 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1528              		.loc 3 344 62
 1529 0052 1B02     		lsls	r3, r3, #8
 343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1530              		.loc 3 343 84
 1531 0054 1A43     		orrs	r2, r2, r3
 345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1532              		.loc 3 345 36
 1533 0056 7B68     		ldr	r3, [r7, #4]
 1534 0058 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1535              		.loc 3 345 62
 1536 005a 5B00     		lsls	r3, r3, #1
 344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1537              		.loc 3 344 84
 1538 005c 1343     		orrs	r3, r3, r2
 346:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1539              		.loc 3 346 36
 1540 005e 7A68     		ldr	r2, [r7, #4]
 1541 0060 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1542              		.loc 3 346 62
 1543 0062 1146     		mov	r1, r2
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1544              		.loc 3 338 8
 1545 0064 074A     		ldr	r2, .L72
 345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1546              		.loc 3 345 84
 1547 0066 0B43     		orrs	r3, r3, r1
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
ARM GAS  /tmp/cccizGzN.s 			page 74


 1548              		.loc 3 338 15
 1549 0068 1361     		str	r3, [r2, #16]
 347:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 348:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 349:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 352:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 353:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1550              		.loc 3 353 1
 1551 006a 05E0     		b	.L71
 1552              	.L69:
 350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 1553              		.loc 3 350 8
 1554 006c 054B     		ldr	r3, .L72
 350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 1555              		.loc 3 350 15
 1556 006e 0022     		movs	r2, #0
 1557 0070 DA60     		str	r2, [r3, #12]
 351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1558              		.loc 3 351 8
 1559 0072 044B     		ldr	r3, .L72
 351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1560              		.loc 3 351 15
 1561 0074 0022     		movs	r2, #0
 1562 0076 1A61     		str	r2, [r3, #16]
 1563              	.L71:
 1564              		.loc 3 353 1
 1565 0078 00BF     		nop
 1566 007a 0C37     		adds	r7, r7, #12
 1567              	.LCFI117:
 1568              		.cfi_def_cfa_offset 4
 1569 007c BD46     		mov	sp, r7
 1570              	.LCFI118:
 1571              		.cfi_def_cfa_register 13
 1572              		@ sp needed
 1573 007e 5DF8047B 		ldr	r7, [sp], #4
 1574              	.LCFI119:
 1575              		.cfi_restore 7
 1576              		.cfi_def_cfa_offset 0
 1577 0082 7047     		bx	lr
 1578              	.L73:
 1579              		.align	2
 1580              	.L72:
 1581 0084 90ED00E0 		.word	-536810096
 1582              		.cfi_endproc
 1583              	.LFE134:
 1585              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 1586              		.align	1
 1587              		.global	HAL_NVIC_GetPriorityGrouping
 1588              		.syntax unified
 1589              		.thumb
 1590              		.thumb_func
 1591              		.fpu fpv4-sp-d16
 1593              	HAL_NVIC_GetPriorityGrouping:
 1594              	.LFB135:
 354:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
ARM GAS  /tmp/cccizGzN.s 			page 75


 355:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 356:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 357:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 358:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 359:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 360:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 361:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1595              		.loc 3 361 1
 1596              		.cfi_startproc
 1597              		@ args = 0, pretend = 0, frame = 0
 1598              		@ frame_needed = 1, uses_anonymous_args = 0
 1599 0000 80B5     		push	{r7, lr}
 1600              	.LCFI120:
 1601              		.cfi_def_cfa_offset 8
 1602              		.cfi_offset 7, -8
 1603              		.cfi_offset 14, -4
 1604 0002 00AF     		add	r7, sp, #0
 1605              	.LCFI121:
 1606              		.cfi_def_cfa_register 7
 362:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 363:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 1607              		.loc 3 363 10
 1608 0004 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 1609 0008 0346     		mov	r3, r0
 364:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1610              		.loc 3 364 1
 1611 000a 1846     		mov	r0, r3
 1612 000c 80BD     		pop	{r7, pc}
 1613              		.cfi_endproc
 1614              	.LFE135:
 1616              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 1617              		.align	1
 1618              		.global	HAL_NVIC_GetPriority
 1619              		.syntax unified
 1620              		.thumb
 1621              		.thumb_func
 1622              		.fpu fpv4-sp-d16
 1624              	HAL_NVIC_GetPriority:
 1625              	.LFB136:
 365:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 366:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 367:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 368:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 369:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 370:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 371:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 373:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 374:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 375:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 377:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 378:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 379:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 380:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 382:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
ARM GAS  /tmp/cccizGzN.s 			page 76


 383:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 384:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 385:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 386:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 387:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 388:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1626              		.loc 3 388 1
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 16
 1629              		@ frame_needed = 1, uses_anonymous_args = 0
 1630 0000 80B5     		push	{r7, lr}
 1631              	.LCFI122:
 1632              		.cfi_def_cfa_offset 8
 1633              		.cfi_offset 7, -8
 1634              		.cfi_offset 14, -4
 1635 0002 84B0     		sub	sp, sp, #16
 1636              	.LCFI123:
 1637              		.cfi_def_cfa_offset 24
 1638 0004 00AF     		add	r7, sp, #0
 1639              	.LCFI124:
 1640              		.cfi_def_cfa_register 7
 1641 0006 B960     		str	r1, [r7, #8]
 1642 0008 7A60     		str	r2, [r7, #4]
 1643 000a 3B60     		str	r3, [r7]
 1644 000c 0346     		mov	r3, r0
 1645 000e FB73     		strb	r3, [r7, #15]
 389:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 390:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 391:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 392:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 1646              		.loc 3 392 3
 1647 0010 97F90F30 		ldrsb	r3, [r7, #15]
 1648 0014 1846     		mov	r0, r3
 1649 0016 FFF7FEFF 		bl	NVIC_GetPriority
 1650 001a 3B68     		ldr	r3, [r7]
 1651 001c 7A68     		ldr	r2, [r7, #4]
 1652 001e B968     		ldr	r1, [r7, #8]
 1653 0020 FFF7FEFF 		bl	NVIC_DecodePriority
 393:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1654              		.loc 3 393 1
 1655 0024 00BF     		nop
 1656 0026 1037     		adds	r7, r7, #16
 1657              	.LCFI125:
 1658              		.cfi_def_cfa_offset 8
 1659 0028 BD46     		mov	sp, r7
 1660              	.LCFI126:
 1661              		.cfi_def_cfa_register 13
 1662              		@ sp needed
 1663 002a 80BD     		pop	{r7, pc}
 1664              		.cfi_endproc
 1665              	.LFE136:
 1667              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 1668              		.align	1
 1669              		.global	HAL_NVIC_SetPendingIRQ
 1670              		.syntax unified
 1671              		.thumb
 1672              		.thumb_func
ARM GAS  /tmp/cccizGzN.s 			page 77


 1673              		.fpu fpv4-sp-d16
 1675              	HAL_NVIC_SetPendingIRQ:
 1676              	.LFB137:
 394:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 395:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 396:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 397:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 398:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 399:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 401:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 402:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 403:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1677              		.loc 3 403 1
 1678              		.cfi_startproc
 1679              		@ args = 0, pretend = 0, frame = 8
 1680              		@ frame_needed = 1, uses_anonymous_args = 0
 1681 0000 80B5     		push	{r7, lr}
 1682              	.LCFI127:
 1683              		.cfi_def_cfa_offset 8
 1684              		.cfi_offset 7, -8
 1685              		.cfi_offset 14, -4
 1686 0002 82B0     		sub	sp, sp, #8
 1687              	.LCFI128:
 1688              		.cfi_def_cfa_offset 16
 1689 0004 00AF     		add	r7, sp, #0
 1690              	.LCFI129:
 1691              		.cfi_def_cfa_register 7
 1692 0006 0346     		mov	r3, r0
 1693 0008 FB71     		strb	r3, [r7, #7]
 404:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 405:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 406:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 407:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 408:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 1694              		.loc 3 408 3
 1695 000a 97F90730 		ldrsb	r3, [r7, #7]
 1696 000e 1846     		mov	r0, r3
 1697 0010 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 409:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1698              		.loc 3 409 1
 1699 0014 00BF     		nop
 1700 0016 0837     		adds	r7, r7, #8
 1701              	.LCFI130:
 1702              		.cfi_def_cfa_offset 8
 1703 0018 BD46     		mov	sp, r7
 1704              	.LCFI131:
 1705              		.cfi_def_cfa_register 13
 1706              		@ sp needed
 1707 001a 80BD     		pop	{r7, pc}
 1708              		.cfi_endproc
 1709              	.LFE137:
 1711              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1712              		.align	1
 1713              		.global	HAL_NVIC_GetPendingIRQ
 1714              		.syntax unified
 1715              		.thumb
ARM GAS  /tmp/cccizGzN.s 			page 78


 1716              		.thumb_func
 1717              		.fpu fpv4-sp-d16
 1719              	HAL_NVIC_GetPendingIRQ:
 1720              	.LFB138:
 410:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 413:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 414:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 415:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 416:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 417:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 418:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 419:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 420:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 421:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1721              		.loc 3 421 1
 1722              		.cfi_startproc
 1723              		@ args = 0, pretend = 0, frame = 8
 1724              		@ frame_needed = 1, uses_anonymous_args = 0
 1725 0000 80B5     		push	{r7, lr}
 1726              	.LCFI132:
 1727              		.cfi_def_cfa_offset 8
 1728              		.cfi_offset 7, -8
 1729              		.cfi_offset 14, -4
 1730 0002 82B0     		sub	sp, sp, #8
 1731              	.LCFI133:
 1732              		.cfi_def_cfa_offset 16
 1733 0004 00AF     		add	r7, sp, #0
 1734              	.LCFI134:
 1735              		.cfi_def_cfa_register 7
 1736 0006 0346     		mov	r3, r0
 1737 0008 FB71     		strb	r3, [r7, #7]
 422:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 423:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 424:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 425:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 426:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 1738              		.loc 3 426 10
 1739 000a 97F90730 		ldrsb	r3, [r7, #7]
 1740 000e 1846     		mov	r0, r3
 1741 0010 FFF7FEFF 		bl	NVIC_GetPendingIRQ
 1742 0014 0346     		mov	r3, r0
 427:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1743              		.loc 3 427 1
 1744 0016 1846     		mov	r0, r3
 1745 0018 0837     		adds	r7, r7, #8
 1746              	.LCFI135:
 1747              		.cfi_def_cfa_offset 8
 1748 001a BD46     		mov	sp, r7
 1749              	.LCFI136:
 1750              		.cfi_def_cfa_register 13
 1751              		@ sp needed
 1752 001c 80BD     		pop	{r7, pc}
 1753              		.cfi_endproc
 1754              	.LFE138:
 1756              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
ARM GAS  /tmp/cccizGzN.s 			page 79


 1757              		.align	1
 1758              		.global	HAL_NVIC_ClearPendingIRQ
 1759              		.syntax unified
 1760              		.thumb
 1761              		.thumb_func
 1762              		.fpu fpv4-sp-d16
 1764              	HAL_NVIC_ClearPendingIRQ:
 1765              	.LFB139:
 428:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 429:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 430:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 431:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 432:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 435:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 436:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 437:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1766              		.loc 3 437 1
 1767              		.cfi_startproc
 1768              		@ args = 0, pretend = 0, frame = 8
 1769              		@ frame_needed = 1, uses_anonymous_args = 0
 1770 0000 80B5     		push	{r7, lr}
 1771              	.LCFI137:
 1772              		.cfi_def_cfa_offset 8
 1773              		.cfi_offset 7, -8
 1774              		.cfi_offset 14, -4
 1775 0002 82B0     		sub	sp, sp, #8
 1776              	.LCFI138:
 1777              		.cfi_def_cfa_offset 16
 1778 0004 00AF     		add	r7, sp, #0
 1779              	.LCFI139:
 1780              		.cfi_def_cfa_register 7
 1781 0006 0346     		mov	r3, r0
 1782 0008 FB71     		strb	r3, [r7, #7]
 438:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 439:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 440:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 441:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 442:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 1783              		.loc 3 442 3
 1784 000a 97F90730 		ldrsb	r3, [r7, #7]
 1785 000e 1846     		mov	r0, r3
 1786 0010 FFF7FEFF 		bl	NVIC_ClearPendingIRQ
 443:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1787              		.loc 3 443 1
 1788 0014 00BF     		nop
 1789 0016 0837     		adds	r7, r7, #8
 1790              	.LCFI140:
 1791              		.cfi_def_cfa_offset 8
 1792 0018 BD46     		mov	sp, r7
 1793              	.LCFI141:
 1794              		.cfi_def_cfa_register 13
 1795              		@ sp needed
 1796 001a 80BD     		pop	{r7, pc}
 1797              		.cfi_endproc
 1798              	.LFE139:
ARM GAS  /tmp/cccizGzN.s 			page 80


 1800              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1801              		.align	1
 1802              		.global	HAL_NVIC_GetActive
 1803              		.syntax unified
 1804              		.thumb
 1805              		.thumb_func
 1806              		.fpu fpv4-sp-d16
 1808              	HAL_NVIC_GetActive:
 1809              	.LFB140:
 444:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 445:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 446:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 447:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 448:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 449:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 450:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 451:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 452:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 453:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 454:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1810              		.loc 3 454 1
 1811              		.cfi_startproc
 1812              		@ args = 0, pretend = 0, frame = 8
 1813              		@ frame_needed = 1, uses_anonymous_args = 0
 1814 0000 80B5     		push	{r7, lr}
 1815              	.LCFI142:
 1816              		.cfi_def_cfa_offset 8
 1817              		.cfi_offset 7, -8
 1818              		.cfi_offset 14, -4
 1819 0002 82B0     		sub	sp, sp, #8
 1820              	.LCFI143:
 1821              		.cfi_def_cfa_offset 16
 1822 0004 00AF     		add	r7, sp, #0
 1823              	.LCFI144:
 1824              		.cfi_def_cfa_register 7
 1825 0006 0346     		mov	r3, r0
 1826 0008 FB71     		strb	r3, [r7, #7]
 455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 456:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 457:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 458:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1827              		.loc 3 459 10
 1828 000a 97F90730 		ldrsb	r3, [r7, #7]
 1829 000e 1846     		mov	r0, r3
 1830 0010 FFF7FEFF 		bl	NVIC_GetActive
 1831 0014 0346     		mov	r3, r0
 460:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1832              		.loc 3 460 1
 1833 0016 1846     		mov	r0, r3
 1834 0018 0837     		adds	r7, r7, #8
 1835              	.LCFI145:
 1836              		.cfi_def_cfa_offset 8
 1837 001a BD46     		mov	sp, r7
 1838              	.LCFI146:
 1839              		.cfi_def_cfa_register 13
 1840              		@ sp needed
ARM GAS  /tmp/cccizGzN.s 			page 81


 1841 001c 80BD     		pop	{r7, pc}
 1842              		.cfi_endproc
 1843              	.LFE140:
 1845              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1846              		.align	1
 1847              		.global	HAL_SYSTICK_CLKSourceConfig
 1848              		.syntax unified
 1849              		.thumb
 1850              		.thumb_func
 1851              		.fpu fpv4-sp-d16
 1853              	HAL_SYSTICK_CLKSourceConfig:
 1854              	.LFB141:
 461:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 462:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 463:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 464:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 465:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 466:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 467:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 468:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 469:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 470:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 471:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1855              		.loc 3 471 1
 1856              		.cfi_startproc
 1857              		@ args = 0, pretend = 0, frame = 8
 1858              		@ frame_needed = 1, uses_anonymous_args = 0
 1859              		@ link register save eliminated.
 1860 0000 80B4     		push	{r7}
 1861              	.LCFI147:
 1862              		.cfi_def_cfa_offset 4
 1863              		.cfi_offset 7, -4
 1864 0002 83B0     		sub	sp, sp, #12
 1865              	.LCFI148:
 1866              		.cfi_def_cfa_offset 16
 1867 0004 00AF     		add	r7, sp, #0
 1868              	.LCFI149:
 1869              		.cfi_def_cfa_register 7
 1870 0006 7860     		str	r0, [r7, #4]
 472:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 473:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 474:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1871              		.loc 3 474 6
 1872 0008 7B68     		ldr	r3, [r7, #4]
 1873 000a 042B     		cmp	r3, #4
 1874 000c 06D1     		bne	.L84
 475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 1875              		.loc 3 476 19
 1876 000e 094B     		ldr	r3, .L87
 1877 0010 1B68     		ldr	r3, [r3]
 1878 0012 084A     		ldr	r2, .L87
 1879 0014 43F00403 		orr	r3, r3, #4
 1880 0018 1360     		str	r3, [r2]
 477:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 478:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 479:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
ARM GAS  /tmp/cccizGzN.s 			page 82


 480:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 481:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 482:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1881              		.loc 3 482 1
 1882 001a 05E0     		b	.L86
 1883              	.L84:
 480:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1884              		.loc 3 480 19
 1885 001c 054B     		ldr	r3, .L87
 1886 001e 1B68     		ldr	r3, [r3]
 1887 0020 044A     		ldr	r2, .L87
 1888 0022 23F00403 		bic	r3, r3, #4
 1889 0026 1360     		str	r3, [r2]
 1890              	.L86:
 1891              		.loc 3 482 1
 1892 0028 00BF     		nop
 1893 002a 0C37     		adds	r7, r7, #12
 1894              	.LCFI150:
 1895              		.cfi_def_cfa_offset 4
 1896 002c BD46     		mov	sp, r7
 1897              	.LCFI151:
 1898              		.cfi_def_cfa_register 13
 1899              		@ sp needed
 1900 002e 5DF8047B 		ldr	r7, [sp], #4
 1901              	.LCFI152:
 1902              		.cfi_restore 7
 1903              		.cfi_def_cfa_offset 0
 1904 0032 7047     		bx	lr
 1905              	.L88:
 1906              		.align	2
 1907              	.L87:
 1908 0034 10E000E0 		.word	-536813552
 1909              		.cfi_endproc
 1910              	.LFE141:
 1912              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1913              		.align	1
 1914              		.global	HAL_SYSTICK_IRQHandler
 1915              		.syntax unified
 1916              		.thumb
 1917              		.thumb_func
 1918              		.fpu fpv4-sp-d16
 1920              	HAL_SYSTICK_IRQHandler:
 1921              	.LFB142:
 483:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 484:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 486:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 487:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 488:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 489:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1922              		.loc 3 489 1
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 1, uses_anonymous_args = 0
 1926 0000 80B5     		push	{r7, lr}
 1927              	.LCFI153:
 1928              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cccizGzN.s 			page 83


 1929              		.cfi_offset 7, -8
 1930              		.cfi_offset 14, -4
 1931 0002 00AF     		add	r7, sp, #0
 1932              	.LCFI154:
 1933              		.cfi_def_cfa_register 7
 490:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1934              		.loc 3 490 3
 1935 0004 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 491:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1936              		.loc 3 491 1
 1937 0008 00BF     		nop
 1938 000a 80BD     		pop	{r7, pc}
 1939              		.cfi_endproc
 1940              	.LFE142:
 1942              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1943              		.align	1
 1944              		.weak	HAL_SYSTICK_Callback
 1945              		.syntax unified
 1946              		.thumb
 1947              		.thumb_func
 1948              		.fpu fpv4-sp-d16
 1950              	HAL_SYSTICK_Callback:
 1951              	.LFB143:
 492:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 493:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 494:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 496:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 497:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 498:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1952              		.loc 3 498 1
 1953              		.cfi_startproc
 1954              		@ args = 0, pretend = 0, frame = 0
 1955              		@ frame_needed = 1, uses_anonymous_args = 0
 1956              		@ link register save eliminated.
 1957 0000 80B4     		push	{r7}
 1958              	.LCFI155:
 1959              		.cfi_def_cfa_offset 4
 1960              		.cfi_offset 7, -4
 1961 0002 00AF     		add	r7, sp, #0
 1962              	.LCFI156:
 1963              		.cfi_def_cfa_register 7
 499:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 500:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 501:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    */
 502:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1964              		.loc 3 502 1
 1965 0004 00BF     		nop
 1966 0006 BD46     		mov	sp, r7
 1967              	.LCFI157:
 1968              		.cfi_def_cfa_register 13
 1969              		@ sp needed
 1970 0008 5DF8047B 		ldr	r7, [sp], #4
 1971              	.LCFI158:
 1972              		.cfi_restore 7
 1973              		.cfi_def_cfa_offset 0
 1974 000c 7047     		bx	lr
ARM GAS  /tmp/cccizGzN.s 			page 84


 1975              		.cfi_endproc
 1976              	.LFE143:
 1978              		.text
 1979              	.Letext0:
 1980              		.file 4 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1981              		.file 5 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1982              		.file 6 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1983              		.file 7 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1984              		.file 8 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cccizGzN.s 			page 85


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
     /tmp/cccizGzN.s:18     .text.NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/cccizGzN.s:25     .text.NVIC_SetPriorityGrouping:0000000000000000 NVIC_SetPriorityGrouping
     /tmp/cccizGzN.s:90     .text.NVIC_SetPriorityGrouping:0000000000000044 $d
     /tmp/cccizGzN.s:95     .text.NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/cccizGzN.s:101    .text.NVIC_GetPriorityGrouping:0000000000000000 NVIC_GetPriorityGrouping
     /tmp/cccizGzN.s:135    .text.NVIC_GetPriorityGrouping:0000000000000018 $d
     /tmp/cccizGzN.s:140    .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:146    .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/cccizGzN.s:196    .text.NVIC_EnableIRQ:0000000000000030 $d
     /tmp/cccizGzN.s:201    .text.NVIC_DisableIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:207    .text.NVIC_DisableIRQ:0000000000000000 NVIC_DisableIRQ
     /tmp/cccizGzN.s:258    .text.NVIC_DisableIRQ:0000000000000030 $d
     /tmp/cccizGzN.s:263    .text.NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:269    .text.NVIC_GetPendingIRQ:0000000000000000 NVIC_GetPendingIRQ
     /tmp/cccizGzN.s:321    .text.NVIC_GetPendingIRQ:0000000000000034 $d
     /tmp/cccizGzN.s:326    .text.NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:332    .text.NVIC_SetPendingIRQ:0000000000000000 NVIC_SetPendingIRQ
     /tmp/cccizGzN.s:383    .text.NVIC_SetPendingIRQ:0000000000000030 $d
     /tmp/cccizGzN.s:388    .text.NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:394    .text.NVIC_ClearPendingIRQ:0000000000000000 NVIC_ClearPendingIRQ
     /tmp/cccizGzN.s:445    .text.NVIC_ClearPendingIRQ:0000000000000030 $d
     /tmp/cccizGzN.s:450    .text.NVIC_GetActive:0000000000000000 $t
     /tmp/cccizGzN.s:456    .text.NVIC_GetActive:0000000000000000 NVIC_GetActive
     /tmp/cccizGzN.s:508    .text.NVIC_GetActive:0000000000000034 $d
     /tmp/cccizGzN.s:513    .text.NVIC_SetPriority:0000000000000000 $t
     /tmp/cccizGzN.s:519    .text.NVIC_SetPriority:0000000000000000 NVIC_SetPriority
     /tmp/cccizGzN.s:593    .text.NVIC_SetPriority:000000000000004c $d
     /tmp/cccizGzN.s:599    .text.NVIC_GetPriority:0000000000000000 $t
     /tmp/cccizGzN.s:605    .text.NVIC_GetPriority:0000000000000000 NVIC_GetPriority
     /tmp/cccizGzN.s:673    .text.NVIC_GetPriority:0000000000000048 $d
     /tmp/cccizGzN.s:679    .text.NVIC_EncodePriority:0000000000000000 $t
     /tmp/cccizGzN.s:685    .text.NVIC_EncodePriority:0000000000000000 NVIC_EncodePriority
     /tmp/cccizGzN.s:770    .text.NVIC_DecodePriority:0000000000000000 $t
     /tmp/cccizGzN.s:776    .text.NVIC_DecodePriority:0000000000000000 NVIC_DecodePriority
     /tmp/cccizGzN.s:866    .text.NVIC_SystemReset:0000000000000000 $t
     /tmp/cccizGzN.s:872    .text.NVIC_SystemReset:0000000000000000 NVIC_SystemReset
     /tmp/cccizGzN.s:944    .text.NVIC_SystemReset:0000000000000028 $d
     /tmp/cccizGzN.s:950    .text.SysTick_Config:0000000000000000 $t
     /tmp/cccizGzN.s:956    .text.SysTick_Config:0000000000000000 SysTick_Config
     /tmp/cccizGzN.s:1021   .text.SysTick_Config:0000000000000040 $d
     /tmp/cccizGzN.s:1026   .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/cccizGzN.s:1033   .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/cccizGzN.s:1069   .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/cccizGzN.s:1076   .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/cccizGzN.s:1127   .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:1134   .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/cccizGzN.s:1171   .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:1178   .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/cccizGzN.s:1215   .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/cccizGzN.s:1222   .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/cccizGzN.s:1245   .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/cccizGzN.s:1252   .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/cccizGzN.s:1288   .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/cccizGzN.s:1295   .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/cccizGzN.s:1347   .text.HAL_MPU_Disable:0000000000000028 $d
ARM GAS  /tmp/cccizGzN.s 			page 86


     /tmp/cccizGzN.s:1353   .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/cccizGzN.s:1360   .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/cccizGzN.s:1434   .text.HAL_MPU_Enable:0000000000000038 $d
     /tmp/cccizGzN.s:1440   .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/cccizGzN.s:1447   .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/cccizGzN.s:1581   .text.HAL_MPU_ConfigRegion:0000000000000084 $d
     /tmp/cccizGzN.s:1586   .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/cccizGzN.s:1593   .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/cccizGzN.s:1617   .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/cccizGzN.s:1624   .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/cccizGzN.s:1668   .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:1675   .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/cccizGzN.s:1712   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:1719   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/cccizGzN.s:1757   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/cccizGzN.s:1764   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/cccizGzN.s:1801   .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/cccizGzN.s:1808   .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/cccizGzN.s:1846   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/cccizGzN.s:1853   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/cccizGzN.s:1908   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000034 $d
     /tmp/cccizGzN.s:1913   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/cccizGzN.s:1920   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
     /tmp/cccizGzN.s:1950   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/cccizGzN.s:1943   .text.HAL_SYSTICK_Callback:0000000000000000 $t

NO UNDEFINED SYMBOLS
