// Seed: 1550118145
module module_0 #(
    parameter id_1 = 32'd33
);
  wire _id_1;
  ;
  wire  [  1  :  id_1  ]  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd91
) (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 _id_5
    , id_7
);
  wire [id_5  ==  id_5 : id_5] id_8;
  module_0 modCall_1 ();
endmodule
