#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 20 20:49:16 2025
# Process ID: 15896
# Current directory: C:/Verilog work/Watch_Project/Watch_Project.runs/synth_1
# Command line: vivado.exe -log Top_Watch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Watch.tcl
# Log file: C:/Verilog work/Watch_Project/Watch_Project.runs/synth_1/Top_Watch.vds
# Journal file: C:/Verilog work/Watch_Project/Watch_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Watch.tcl -notrace
Command: synth_design -top Top_Watch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12932
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Watch' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/btn_debounce.v:3]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_demux_1x2' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:151]
INFO: [Synth 8-6155] done synthesizing module 'btn_demux_1x2' (2#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:151]
WARNING: [Synth 8-689] width (3) of port connection 'led' does not match port width (4) of module 'btn_demux_1x2' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:55]
INFO: [Synth 8-6157] synthesizing module 'stop_watch' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'stop_watch_cu' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_cu.v:2]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b10 
	Parameter CLEAR bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'stop_watch_cu' (3#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_cu.v:2]
INFO: [Synth 8-6157] synthesizing module 'stop_watch_dp' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:58]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz' (4#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:58]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:83]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (5#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:83]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (5#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:83]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (5#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stop_watch_dp' (6#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch_dp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stop_watch' (7#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/stop_watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/new/watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_dp' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_tick_gen_100hz' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:67]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_tick_gen_100hz' (8#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:67]
INFO: [Synth 8-6157] synthesizing module 'watch_time_counter' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:92]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_time_counter' (9#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:92]
INFO: [Synth 8-6157] synthesizing module 'watch_time_counter__parameterized0' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:92]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_time_counter__parameterized0' (9#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:92]
INFO: [Synth 8-6157] synthesizing module 'watch_time_counter__parameterized1' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:92]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'watch_time_counter__parameterized1' (9#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:92]
INFO: [Synth 8-6155] done synthesizing module 'watch_dp' (10#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/watch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/new/watch_cu.v:3]
	Parameter MSEC bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (11#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/new/watch_cu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'watch' (12#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/new/watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_mode_mux' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:111]
INFO: [Synth 8-226] default block is never used [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:128]
INFO: [Synth 8-6155] done synthesizing module 'watch_mode_mux' (13#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:111]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:124]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (14#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:124]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:99]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (15#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:99]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:240]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (16#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:240]
INFO: [Synth 8-6157] synthesizing module 'decorder_2x4' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:142]
INFO: [Synth 8-226] default block is never used [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:147]
INFO: [Synth 8-6155] done synthesizing module 'decorder_2x4' (17#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:142]
WARNING: [Synth 8-689] width (3) of port connection 'fnd_sel' does not match port width (2) of module 'decorder_2x4' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:40]
INFO: [Synth 8-6157] synthesizing module 'msec_compare' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:158]
INFO: [Synth 8-6155] done synthesizing module 'msec_compare' (18#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:158]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:165]
INFO: [Synth 8-226] default block is never used [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (19#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:165]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:207]
INFO: [Synth 8-226] default block is never used [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (20#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:207]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:228]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (21#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:228]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:228]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (21#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:228]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:228]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (21#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:228]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (22#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Watch' (23#1) [C:/Verilog work/Watch_Project/Watch_Project.srcs/sources_1/imports/sources_1/new/Top_Watch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.547 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1105.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Verilog work/Watch_Project/Watch_Project.srcs/constrs_1/imports/Verilog work/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Verilog work/Watch_Project/Watch_Project.srcs/constrs_1/imports/Verilog work/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Verilog work/Watch_Project/Watch_Project.srcs/constrs_1/imports/Verilog work/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Watch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Watch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1172.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1172.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.906 ; gain = 67.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.906 ; gain = 67.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.906 ; gain = 67.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'stop_watch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                   CLEAR |                              010 |                               01
                     RUN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'stop_watch_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.906 ; gain = 67.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.906 ; gain = 67.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.906 ; gain = 67.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1177.777 ; gain = 72.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.590 ; gain = 73.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |    19|
|4     |LUT2   |    91|
|5     |LUT3   |    46|
|6     |LUT4   |    38|
|7     |LUT5   |    46|
|8     |LUT6   |    93|
|9     |FDCE   |   201|
|10    |FDPE   |     1|
|11    |FDRE   |     2|
|12    |IBUF   |     8|
|13    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1190.559 ; gain = 17.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.559 ; gain = 85.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1202.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1202.660 ; gain = 97.113
INFO: [Common 17-1381] The checkpoint 'C:/Verilog work/Watch_Project/Watch_Project.runs/synth_1/Top_Watch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Watch_utilization_synth.rpt -pb Top_Watch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 20:49:40 2025...
