--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_down  |    3.983(R)|   -1.037(R)|clk               |   0.000|
button_enter |    3.430(R)|   -1.923(R)|clock_65mhz       |   0.000|
button_up    |    0.633(R)|    0.357(R)|clk               |   0.000|
ram0_data<0> |   -0.741(R)|    1.013(R)|clk               |   0.000|
ram0_data<1> |   -1.028(R)|    1.300(R)|clk               |   0.000|
ram0_data<2> |   -0.711(R)|    0.983(R)|clk               |   0.000|
ram0_data<3> |   -1.432(R)|    1.704(R)|clk               |   0.000|
ram0_data<4> |   -0.930(R)|    1.202(R)|clk               |   0.000|
ram0_data<5> |   -2.585(R)|    2.857(R)|clk               |   0.000|
ram0_data<6> |   -1.735(R)|    2.007(R)|clk               |   0.000|
ram0_data<7> |   -2.189(R)|    2.461(R)|clk               |   0.000|
ram0_data<8> |   -1.731(R)|    2.003(R)|clk               |   0.000|
ram0_data<9> |   -1.441(R)|    1.713(R)|clk               |   0.000|
ram0_data<10>|   -1.681(R)|    1.953(R)|clk               |   0.000|
ram0_data<11>|   -0.391(R)|    0.663(R)|clk               |   0.000|
ram0_data<12>|   -2.450(R)|    2.722(R)|clk               |   0.000|
ram0_data<13>|   -0.657(R)|    0.929(R)|clk               |   0.000|
ram0_data<14>|   -0.799(R)|    1.071(R)|clk               |   0.000|
ram0_data<15>|   -2.118(R)|    2.390(R)|clk               |   0.000|
ram0_data<16>|   -1.384(R)|    1.656(R)|clk               |   0.000|
ram0_data<17>|   -1.944(R)|    2.216(R)|clk               |   0.000|
ram0_data<18>|   -0.855(R)|    1.127(R)|clk               |   0.000|
ram0_data<19>|   -1.396(R)|    1.668(R)|clk               |   0.000|
ram0_data<20>|   -1.932(R)|    2.204(R)|clk               |   0.000|
ram0_data<21>|   -1.592(R)|    1.864(R)|clk               |   0.000|
ram0_data<22>|   -0.093(R)|    0.365(R)|clk               |   0.000|
ram0_data<23>|   -0.137(R)|    0.409(R)|clk               |   0.000|
ram0_data<24>|   -0.712(R)|    0.984(R)|clk               |   0.000|
ram0_data<25>|   -1.200(R)|    1.472(R)|clk               |   0.000|
ram0_data<26>|   -1.796(R)|    2.068(R)|clk               |   0.000|
ram0_data<27>|   -1.195(R)|    1.467(R)|clk               |   0.000|
ram0_data<28>|   -0.760(R)|    1.032(R)|clk               |   0.000|
ram0_data<29>|   -0.284(R)|    0.556(R)|clk               |   0.000|
ram0_data<30>|   -0.916(R)|    1.188(R)|clk               |   0.000|
ram0_data<31>|    0.032(R)|    0.240(R)|clk               |   0.000|
switch<0>    |    7.369(R)|   -1.300(R)|clk               |   0.000|
switch<1>    |   10.692(R)|   -4.854(R)|clk               |   0.000|
switch<3>    |    6.306(R)|   -3.288(R)|clk               |   0.000|
switch<4>    |   10.570(R)|   -7.195(R)|clk               |   0.000|
switch<5>    |   10.875(R)|   -7.951(R)|clk               |   0.000|
switch<6>    |    5.254(R)|   -1.619(R)|clk               |   0.000|
switch<7>    |    1.204(R)|    0.539(R)|clk               |   0.000|
user1<0>     |    3.658(R)|   -2.486(R)|clk               |   0.000|
user1<2>     |    2.070(R)|   -1.798(R)|clk               |   0.000|
user1<3>     |    1.309(R)|   -1.037(R)|clk               |   0.000|
user1<4>     |    0.973(R)|   -0.701(R)|clk               |   0.000|
user1<5>     |    0.903(R)|   -0.631(R)|clk               |   0.000|
user1<6>     |    0.174(R)|    0.098(R)|clk               |   0.000|
user1<7>     |    0.153(R)|    0.119(R)|clk               |   0.000|
user1<8>     |    2.407(R)|   -2.135(R)|clk               |   0.000|
user1<9>     |    1.718(R)|   -1.446(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.378(R)|rc/ram_clock      |   0.000|
                  |   14.378(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_clock        |   12.402(R)|clk               |   0.000|
led<2>            |   18.583(R)|clk               |   0.000|
                  |   19.033(R)|clock_65mhz       |   0.000|
led<3>            |   15.482(R)|clk               |   0.000|
led<4>            |   14.772(R)|clk               |   0.000|
led<5>            |   14.678(R)|clk               |   0.000|
ram0_address<0>   |   19.521(R)|clk               |   0.000|
ram0_address<1>   |   12.897(R)|clk               |   0.000|
ram0_address<2>   |   19.662(R)|clk               |   0.000|
ram0_address<3>   |   13.608(R)|clk               |   0.000|
ram0_address<4>   |   18.604(R)|clk               |   0.000|
ram0_address<5>   |   16.086(R)|clk               |   0.000|
ram0_address<6>   |   16.837(R)|clk               |   0.000|
ram0_address<7>   |   18.266(R)|clk               |   0.000|
ram0_address<8>   |   17.512(R)|clk               |   0.000|
ram0_address<9>   |   16.333(R)|clk               |   0.000|
ram0_address<10>  |   17.831(R)|clk               |   0.000|
ram0_address<11>  |   17.631(R)|clk               |   0.000|
ram0_address<12>  |   16.741(R)|clk               |   0.000|
ram0_address<13>  |   18.341(R)|clk               |   0.000|
ram0_address<14>  |   19.752(R)|clk               |   0.000|
ram0_address<15>  |   18.193(R)|clk               |   0.000|
ram0_address<16>  |   18.767(R)|clk               |   0.000|
ram0_address<17>  |   17.546(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.065(R)|clk               |   0.000|
ram0_data<1>      |   10.973(R)|clk               |   0.000|
ram0_data<2>      |   10.968(R)|clk               |   0.000|
ram0_data<3>      |   10.979(R)|clk               |   0.000|
ram0_data<4>      |   10.970(R)|clk               |   0.000|
ram0_data<5>      |   10.879(R)|clk               |   0.000|
ram0_data<6>      |   10.937(R)|clk               |   0.000|
ram0_data<7>      |   10.599(R)|clk               |   0.000|
ram0_data<8>      |   11.665(R)|clk               |   0.000|
ram0_data<9>      |   12.557(R)|clk               |   0.000|
ram0_data<10>     |   11.380(R)|clk               |   0.000|
ram0_data<11>     |   12.569(R)|clk               |   0.000|
ram0_data<12>     |   11.355(R)|clk               |   0.000|
ram0_data<13>     |   11.382(R)|clk               |   0.000|
ram0_data<14>     |   11.358(R)|clk               |   0.000|
ram0_data<15>     |   10.659(R)|clk               |   0.000|
ram0_data<16>     |   11.223(R)|clk               |   0.000|
ram0_data<17>     |   10.699(R)|clk               |   0.000|
ram0_data<18>     |   10.955(R)|clk               |   0.000|
ram0_data<19>     |   10.314(R)|clk               |   0.000|
ram0_data<20>     |   10.592(R)|clk               |   0.000|
ram0_data<21>     |   11.298(R)|clk               |   0.000|
ram0_data<22>     |   11.324(R)|clk               |   0.000|
ram0_data<23>     |   10.686(R)|clk               |   0.000|
ram0_data<24>     |   11.193(R)|clk               |   0.000|
ram0_data<25>     |   11.330(R)|clk               |   0.000|
ram0_data<26>     |    9.766(R)|clk               |   0.000|
ram0_data<27>     |   11.025(R)|clk               |   0.000|
ram0_data<28>     |   10.864(R)|clk               |   0.000|
ram0_data<29>     |   11.504(R)|clk               |   0.000|
ram0_data<30>     |   10.900(R)|clk               |   0.000|
ram0_data<31>     |   11.310(R)|clk               |   0.000|
ram0_data<32>     |   11.174(R)|clk               |   0.000|
ram0_data<33>     |   11.161(R)|clk               |   0.000|
ram0_data<34>     |   11.172(R)|clk               |   0.000|
ram0_data<35>     |   10.113(R)|clk               |   0.000|
ram0_we_b         |   12.314(R)|clk               |   0.000|
user1<1>          |   15.682(R)|clk               |   0.000|
vga_out_blank_b   |   13.478(R)|clk               |   0.000|
vga_out_blue<0>   |   13.325(R)|clk               |   0.000|
vga_out_blue<1>   |   14.269(R)|clk               |   0.000|
vga_out_blue<2>   |   13.812(R)|clk               |   0.000|
vga_out_blue<3>   |   12.473(R)|clk               |   0.000|
vga_out_blue<4>   |   13.080(R)|clk               |   0.000|
vga_out_blue<5>   |   13.139(R)|clk               |   0.000|
vga_out_blue<6>   |   12.421(R)|clk               |   0.000|
vga_out_blue<7>   |   11.582(R)|clk               |   0.000|
vga_out_green<0>  |   12.761(R)|clk               |   0.000|
vga_out_green<1>  |   14.065(R)|clk               |   0.000|
vga_out_green<2>  |   12.450(R)|clk               |   0.000|
vga_out_green<3>  |   12.027(R)|clk               |   0.000|
vga_out_green<4>  |   14.263(R)|clk               |   0.000|
vga_out_green<5>  |   14.010(R)|clk               |   0.000|
vga_out_green<6>  |   14.841(R)|clk               |   0.000|
vga_out_green<7>  |   13.641(R)|clk               |   0.000|
vga_out_hsync     |   12.342(R)|clk               |   0.000|
vga_out_red<0>    |   13.988(R)|clk               |   0.000|
vga_out_red<1>    |   13.560(R)|clk               |   0.000|
vga_out_red<2>    |   14.252(R)|clk               |   0.000|
vga_out_red<3>    |   14.006(R)|clk               |   0.000|
vga_out_red<4>    |   14.692(R)|clk               |   0.000|
vga_out_red<5>    |   13.604(R)|clk               |   0.000|
vga_out_red<6>    |   14.384(R)|clk               |   0.000|
vga_out_red<7>    |   14.137(R)|clk               |   0.000|
vga_out_vsync     |   13.678(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   16.653|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.840|
---------------+-------------------+---------+


Analysis completed Sat Dec  8 17:20:44 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



