
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007775                       # Number of seconds simulated (Second)
simTicks                                   7774522000                       # Number of ticks simulated (Tick)
finalTick                                  7774522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     83.56                       # Real time elapsed on the host (Second)
hostTickRate                                 93045600                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     25568517                       # Number of instructions simulated (Count)
simOps                                       31933691                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   306004                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     382182                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         15549045                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        32536085                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      411                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       32345635                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2164                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               602804                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            506478                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 138                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15410657                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.098913                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.699879                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8024277     52.07%     52.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1294430      8.40%     60.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    426264      2.77%     63.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    952448      6.18%     69.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    967418      6.28%     75.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1577856     10.24%     85.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    698966      4.54%     90.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    363399      2.36%     92.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1105599      7.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15410657                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48210      6.23%      6.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1225      0.16%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 251992     32.55%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     38.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 457748     59.13%     98.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14952      1.93%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2440058      7.54%      7.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14437303     44.63%     52.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7637      0.02%     52.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2705      0.01%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     52.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      2438303      7.54%     59.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      4876620     15.08%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      2438323      7.54%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5456565     16.87%     99.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       248002      0.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       32345635                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.080233                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              774142                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023933                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 46023942                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16011347                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15167222                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 34854291                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                17128041                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        17073914                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15348673                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    15331046                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          32321299                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       5444835                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     24336                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 920                       # Number of nop insts executed (Count)
system.cpu.numRefs                            5691286                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2132059                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       246451                       # Number of stores executed (Count)
system.cpu.numRate                           2.078668                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1451                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          138388                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25568517                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      31933691                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.608132                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.608132                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.644379                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.644379                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   25840370                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  12664819                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   41463179                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     7960650                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    7955697                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  30197639                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        5433368                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        253682                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9882                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13404                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2257666                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2182615                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16249                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               954869                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8684                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  951998                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996993                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17520                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6753                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1345                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5408                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          665                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          595578                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16146                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     15318642                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.084667                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.166817                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8930806     58.30%     58.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1977430     12.91%     71.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           84930      0.55%     71.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           40242      0.26%     72.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          867562      5.66%     77.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          325885      2.13%     79.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           66335      0.43%     80.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           35042      0.23%     80.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2990410     19.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     15318642                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25569099                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               31934273                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     5533157                       # Number of memory references committed (Count)
system.cpu.commit.loads                       5316679                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2081491                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         17066431                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    20317436                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2437761      7.63%      7.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     14202771     44.48%     52.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7069      0.02%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.01%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     52.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      2437707      7.63%     59.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      4875415     15.27%     75.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     75.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      2437731      7.63%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5316679     16.65%     99.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       216478      0.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     31934273                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2990410                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5233194                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5233194                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5233194                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5233194                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       355381                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          355381                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       355381                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         355381                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  26232073037                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  26232073037                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  26232073037                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  26232073037                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5588575                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5588575                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5588575                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5588575                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.063591                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.063591                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.063591                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.063591                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 73813.943449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 73813.943449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 73813.943449                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 73813.943449                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       205252                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          418                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         3901                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      52.615227                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    41.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29668                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29668                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       209295                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        209295                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       209295                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       209295                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       146086                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       146086                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       146086                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       146086                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  11133537753                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  11133537753                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  11133537753                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  11133537753                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76212.215770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76212.215770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76212.215770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76212.215770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 145068                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5049426                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5049426                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       322763                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        322763                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  23780987000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  23780987000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5372189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5372189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.060080                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.060080                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 73679.408730                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 73679.408730                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       205845                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       205845                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       116918                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       116918                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8913570000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8913570000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.021764                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.021764                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76237.790588                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76237.790588                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       371000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       371000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 61833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 61833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       365000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       365000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 60833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 60833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       183768                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         183768                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        32487                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        32487                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2446911129                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2446911129                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       216255                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       216255                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.150225                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.150225                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 75319.701080                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 75319.701080                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        29037                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        29037                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2215923845                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2215923845                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.134272                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.134272                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 76313.801185                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 76313.801185                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1019.183568                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5379386                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             146092                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              36.821907                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1019.183568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          901                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           22500816                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          22500816                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1943882                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8548633                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4297205                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                604107                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16830                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               928210                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   837                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               32687904                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2816                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2411185                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       26410665                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2257666                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             970863                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12976192                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35280                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  743                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4852                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2364295                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5283                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15410657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.134729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.233233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10051948     65.23%     65.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   126930      0.82%     66.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   787012      5.11%     71.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    93337      0.61%     71.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   200831      1.30%     73.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   572048      3.71%     76.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   650439      4.22%     81.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    74484      0.48%     81.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2853628     18.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15410657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.145196                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.698539                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2361703                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2361703                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2361703                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2361703                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2592                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2592                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2592                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2592                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    173350998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    173350998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    173350998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    173350998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2364295                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2364295                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2364295                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2364295                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001096                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001096                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001096                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001096                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66879.243056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66879.243056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66879.243056                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66879.243056                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          602                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             43                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1768                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1768                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          567                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           567                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          567                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          567                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2025                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2025                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2025                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2025                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    136436999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    136436999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    136436999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    136436999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67376.295802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67376.295802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67376.295802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67376.295802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1768                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2361703                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2361703                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2592                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2592                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    173350998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    173350998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2364295                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2364295                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001096                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001096                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66879.243056                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66879.243056                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          567                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          567                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2025                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2025                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    136436999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    136436999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67376.295802                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67376.295802                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.495054                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2363727                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2024                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1167.849308                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.495054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9459204                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9459204                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16830                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    6988707                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   167043                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               32537416                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5515                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  5433368                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  253682                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   405                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     87035                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26399                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             90                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7859                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10759                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18618                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 32252911                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                32241136                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  26842004                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  43968126                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.073512                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.610488                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       25359                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  116689                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  90                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37204                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9259                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3768                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            5316679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.470869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            39.576779                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4998665     94.02%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5691      0.11%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                13190      0.25%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1467      0.03%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  945      0.02%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1172      0.02%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  529      0.01%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  754      0.01%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  436      0.01%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  482      0.01%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1328      0.02%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1626      0.03%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3954      0.07%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              87531      1.65%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             140293      2.64%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2674      0.05%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              16094      0.30%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              14454      0.27%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1301      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2813      0.05%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5646      0.11%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                680      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                230      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                305      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                434      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                314      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                451      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                498      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                715      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                547      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            11460      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              5316679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16830                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2174251                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7429195                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          36450                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4615214                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1138717                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               32630424                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4068                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 730975                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 177383                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  36020                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            39965170                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88486291                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 26220737                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 24426043                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              39261179                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   703991                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     376                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3381169                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         44850114                       # The number of ROB reads (Count)
system.cpu.rob.writes                        65152581                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25568517                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   31933691                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    402                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   7009                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7411                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   402                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  7009                       # number of overall hits (Count)
system.l2.overallHits::total                     7411                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1623                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               138937                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  140560                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1623                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              138937                       # number of overall misses (Count)
system.l2.overallMisses::total                 140560                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       129065500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     10835471000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10964536500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      129065500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    10835471000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10964536500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2025                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             145946                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                147971                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2025                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            145946                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               147971                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801481                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.951975                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.949916                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801481                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.951975                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.949916                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79522.797289                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77988.376027                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78006.093483                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79522.797289                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77988.376027                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78006.093483                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                28069                       # number of writebacks (Count)
system.l2.writebacks::total                     28069                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1623                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           138937                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              140560                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1623                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          138937                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             140560                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    112845500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   9446101000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     9558946500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    112845500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   9446101000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    9558946500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801481                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.951975                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.949916                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801481                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.951975                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.949916                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69528.958718                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67988.376027                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68006.164627                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69528.958718                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67988.376027                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68006.164627                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         137142                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          341                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            341                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1623                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1623                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    129065500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129065500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2025                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2025                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801481                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801481                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79522.797289                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79522.797289                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1623                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1623                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    112845500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    112845500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801481                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801481                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69528.958718                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69528.958718                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            28390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               28390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2164847500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2164847500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          29028                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             29028                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.978021                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.978021                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 76253.874604                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 76253.874604                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        28390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           28390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1880947500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1880947500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.978021                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.978021                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66253.874604                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66253.874604                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           6371                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              6371                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       110547                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          110547                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   8670623500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8670623500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       116918                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        116918                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.945509                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.945509                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78433.820004                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78433.820004                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       110547                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       110547                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7565153500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7565153500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.945509                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.945509                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68433.820004                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68433.820004                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1767                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1767                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1767                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1767                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        29668                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            29668                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        29668                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        29668                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4044.292487                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       294465                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     141239                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.084870                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      11.742593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        36.703529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3995.846366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.008961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.975548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.987376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  228                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1882                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1986                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2500855                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2500855                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     28069.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    138923.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000166672500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1746                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1746                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              306251                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              26335                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      140559                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      28069                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    140559                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    28069                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                140559                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                28069                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   83752                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   52429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     834                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      80.479381                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     59.409861                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    112.803488                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          1453     83.22%     83.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255          234     13.40%     96.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           47      2.69%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            3      0.17%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            8      0.46%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1746                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.057847                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.053599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.392740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1701     97.42%     97.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      0.34%     97.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               31      1.78%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      0.17%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.11%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.11%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1746                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 8995776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1796416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1157084126.84406829                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              231064495.02618939                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7774410000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      46103.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      8891072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1794368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 13352332.143378075212                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1143616546.457775831223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 230801070.470956295729                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1622                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       138937                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        28069                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46072250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3747194750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 188217436000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28404.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26970.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6705526.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      8891968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        8995776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1796416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1796416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1622                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       138937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          140559                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        28069                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          28069                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       13352332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1143731795                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1157084127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     13352332                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      13352332                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    231064495                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        231064495                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    231064495                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      13352332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1143731795                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1388148622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               140545                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               28037                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         9029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         8943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         8574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         8908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         8007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         8955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         8574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         8718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         8984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         9001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         8951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         9048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         9054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1158048250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             702725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3793267000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8239.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26989.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              126620                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              25128                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16822                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   641.255499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   441.128608                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   397.377746                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2426     14.42%     14.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2070     12.31%     26.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1056      6.28%     33.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          848      5.04%     38.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          907      5.39%     43.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          815      4.84%     48.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          724      4.30%     52.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          659      3.92%     56.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7317     43.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16822                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               8994880                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1794368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1156.968879                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              230.801070                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        60318720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        32033595                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      493045560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      73763820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 613410720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2581000470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    811942560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4665515445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   600.103189                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2083659000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    259480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5431383000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        59876040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        31805895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      510445740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      72589320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 613410720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2651976300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    752173440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4692277455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   603.545460                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1926846500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    259480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5588195500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              112169                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         28069                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            108431                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28390                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28390                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         112169                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       417763                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  417763                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10792192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10792192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             140704                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   140704    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               140704                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           408159000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          729334750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         277204                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       136500                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             118942                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        57737                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1768                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           224473                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             29028                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            29028                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2025                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        116918                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5817                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       437252                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 443069                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       242688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11239296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                11481984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          137142                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1796416                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            285259                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003446                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.058601                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  284276     99.66%     99.66% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     983      0.34%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              285259                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7774522000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          178912500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3036998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         218992000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        294953                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       146836                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             982                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
