--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Ascensor.twx Ascensor.ncd -o Ascensor.twr Ascensor.pcf
-ucf Ascensor.ucf

Design file:              Ascensor.ncd
Physical constraint file: Ascensor.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------------+------------+------------+------------------+--------+
                     |Max Setup to|Max Hold to |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
Piso_Actual_Sensor<0>|    1.072(F)|    0.520(F)|clk_BUFGP         |   0.000|
Piso_Actual_Sensor<1>|    0.836(F)|    0.654(F)|clk_BUFGP         |   0.000|
Piso_Actual_Sensor<2>|    1.032(F)|    0.578(F)|clk_BUFGP         |   0.000|
Piso_Actual_Sensor<3>|    0.738(F)|    0.686(F)|clk_BUFGP         |   0.000|
Piso_Deseado<0>      |    1.039(F)|    0.653(F)|clk_BUFGP         |   0.000|
Piso_Deseado<1>      |    1.036(F)|    0.621(F)|clk_BUFGP         |   0.000|
Piso_Deseado<2>      |    1.345(F)|    0.420(F)|clk_BUFGP         |   0.000|
Piso_Deseado<3>      |    0.728(F)|    0.693(F)|clk_BUFGP         |   0.000|
---------------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
Enable_Display<0>|    8.852(R)|clk_BUFGP         |   0.000|
Enable_Display<1>|    9.053(R)|clk_BUFGP         |   0.000|
Enable_Display<2>|    9.253(R)|clk_BUFGP         |   0.000|
Enable_Display<3>|    9.414(R)|clk_BUFGP         |   0.000|
LED_Display<0>   |    8.671(R)|clk_BUFGP         |   0.000|
LED_Display<1>   |    9.059(R)|clk_BUFGP         |   0.000|
LED_Display<2>   |    8.362(R)|clk_BUFGP         |   0.000|
LED_Display<3>   |    8.964(R)|clk_BUFGP         |   0.000|
LED_Display<4>   |    8.350(R)|clk_BUFGP         |   0.000|
LED_Display<5>   |    9.146(R)|clk_BUFGP         |   0.000|
LED_Display<6>   |    9.226(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.868|    2.710|         |    1.914|
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 09 13:51:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



