{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553016955548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553016955554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 01:35:55 2019 " "Processing started: Wed Mar 20 01:35:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553016955554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016955554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016955554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553016956179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/udp.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/udp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mdio_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mdio_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_com " "Found entity 1: mdio_com" {  } { { "rtl/mdio_com.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/mdio_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/iprecieve.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_test " "Found entity 1: ethernet_test" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_num.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_num " "Found entity 1: data_num" {  } { { "rtl/data_num.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/data_num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/crc.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/crc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_test " "Elaborating entity \"ethernet_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553016965453 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e_mdc ethernet_test.v(10) " "Output port \"e_mdc\" at ethernet_test.v(10) has no driver" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553016965456 "|ethernet_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:u1 " "Elaborating entity \"udp\" for hierarchy \"udp:u1\"" {  } { { "rtl/ethernet_test.v" "u1" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend udp:u1\|ipsend:ipsend_inst " "Elaborating entity \"ipsend\" for hierarchy \"udp:u1\|ipsend:ipsend_inst\"" {  } { { "rtl/udp.v" "ipsend_inst" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/udp.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(128) " "Verilog HDL assignment warning at ipsend.v(128): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553016965489 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.data_a 0 ipsend.v(28) " "Net \"preamble.data_a\" at ipsend.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553016965499 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.waddr_a 0 ipsend.v(28) " "Net \"preamble.waddr_a\" at ipsend.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553016965499 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.data_a 0 ipsend.v(29) " "Net \"mac_addr.data_a\" at ipsend.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553016965499 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.waddr_a 0 ipsend.v(29) " "Net \"mac_addr.waddr_a\" at ipsend.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553016965499 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.we_a 0 ipsend.v(28) " "Net \"preamble.we_a\" at ipsend.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553016965500 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.we_a 0 ipsend.v(29) " "Net \"mac_addr.we_a\" at ipsend.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553016965500 "|ethernet_test|udp:u1|ipsend:ipsend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc udp:u1\|crc:crc_inst " "Elaborating entity \"crc\" for hierarchy \"udp:u1\|crc:crc_inst\"" {  } { { "rtl/udp.v" "crc_inst" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/udp.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve udp:u1\|iprecieve:iprecieve_inst " "Elaborating entity \"iprecieve\" for hierarchy \"udp:u1\|iprecieve:iprecieve_inst\"" {  } { { "rtl/udp.v" "iprecieve_inst" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/udp.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "rtl/ethernet_test.v" "ram_inst" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553016965779 ""}  } { { "ram.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553016965779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ij1 " "Found entity 1: altsyncram_0ij1" {  } { { "db/altsyncram_0ij1.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/altsyncram_0ij1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016965830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016965830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ij1 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated " "Elaborating entity \"altsyncram_0ij1\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016965830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2p14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2p14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2p14 " "Found entity 1: altsyncram_2p14" {  } { { "db/altsyncram_2p14.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/altsyncram_2p14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016967393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016967393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016967604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016967604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016967707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016967707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016967846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016967846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016967900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016967900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016967976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016967976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016968087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016968087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016968143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016968143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016968224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016968224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016968290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016968290 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016968614 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553016968673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.20.01:36:12 Progress: Loading sld1a4f8b89/alt_sld_fab_wrapper_hw.tcl " "2019.03.20.01:36:12 Progress: Loading sld1a4f8b89/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016972919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016975272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016975440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016976918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016976978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977118 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553016977804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a4f8b89/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a4f8b89/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1a4f8b89/alt_sld_fab.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016977956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016977997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016977999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016977999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016978033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016978033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016978081 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016978081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016978081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ip/sld1a4f8b89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553016978105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016978105 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:u1\|ipsend:ipsend_inst\|preamble " "RAM logic \"udp:u1\|ipsend:ipsend_inst\|preamble\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ipsend.v" "preamble" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1553016979371 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:u1\|ipsend:ipsend_inst\|mac_addr " "RAM logic \"udp:u1\|ipsend:ipsend_inst\|mac_addr\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ipsend.v" "mac_addr" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ipsend.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1553016979371 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1553016979371 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 14 E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ethernet_test.ram1_ipsend_dcf860f0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File \"E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/db/ethernet_test.ram1_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1553016979373 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "e_mdio " "bidirectional pin \"e_mdio\" has no driver" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553016980364 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553016980364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/crc.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/crc.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1553016980371 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1553016980371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "e_reset VCC " "Pin \"e_reset\" is stuck at VCC" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553016980812 "|ethernet_test|e_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_mdc GND " "Pin \"e_mdc\" is stuck at GND" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553016980812 "|ethernet_test|e_mdc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553016980812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016980952 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 51 115 0 0 64 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 51 of its 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1553016983089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553016983138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553016983138 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_gclk " "No output dependent on input pin \"fpga_gclk\"" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553016983456 "|ethernet_test|fpga_gclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553016983456 "|ethernet_test|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_txc " "No output dependent on input pin \"e_txc\"" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553016983456 "|ethernet_test|e_txc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553016983456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2405 " "Implemented 2405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553016983457 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553016983457 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553016983457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2299 " "Implemented 2299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553016983457 ""} { "Info" "ICUT_CUT_TM_RAMS" "73 " "Implemented 73 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553016983457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553016983457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553016983514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 01:36:23 2019 " "Processing ended: Wed Mar 20 01:36:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553016983514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553016983514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553016983514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553016983514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553016989622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553016989631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 01:36:29 2019 " "Processing started: Wed Mar 20 01:36:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553016989631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553016989631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ethernet_test -c ethernet_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ethernet_test -c ethernet_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553016989631 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553016989836 ""}
{ "Info" "0" "" "Project  = ethernet_test" {  } {  } 0 0 "Project  = ethernet_test" 0 0 "Fitter" 0 0 1553016989836 ""}
{ "Info" "0" "" "Revision = ethernet_test" {  } {  } 0 0 "Revision = ethernet_test" 0 0 "Fitter" 0 0 1553016989836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553016989979 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ethernet_test EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"ethernet_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553016990009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553016990101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553016990101 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553016990261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553016990270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553016990500 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553016990500 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553016990500 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553016990500 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553016990500 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553016990500 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 5948 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553016990507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 5950 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553016990507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 5952 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553016990507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 5954 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553016990507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 5956 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553016990507 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553016990507 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_K22 IOPAD_X41_Y19_N14 " "Can't place multiple pins assigned to pin location Pin_K22 (IOPAD_X41_Y19_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "e_rxer Pin_K22 IOPAD_X41_Y19_N14 " "Pin e_rxer is assigned to pin location Pin_K22 (IOPAD_X41_Y19_N14)" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { e_rxer } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxer" } } } } { "rtl/ethernet_test.v" "" { Text "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553016990516 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_nCEO~ Pin_K22 IOPAD_X41_Y19_N14 " "Pin ~ALTERA_nCEO~ is assigned to pin location Pin_K22 (IOPAD_X41_Y19_N14)" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_IV/DOCS/AX515.151220/09_VERILOG/16_ethernet_test/" { { 0 { 0 ""} 0 5956 10611 11489 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553016990516 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1553016990516 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553016990517 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1553016992323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5216 " "Peak virtual memory: 5216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553016992605 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 20 01:36:32 2019 " "Processing ended: Wed Mar 20 01:36:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553016992605 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553016992605 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553016992605 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553016992605 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553016993271 ""}
