ARM GAS  /tmp/cc8MpyFV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bluenrg_l2cap_aci.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.aci_l2cap_connection_parameter_update_request,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	aci_l2cap_connection_parameter_update_request
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	aci_l2cap_connection_parameter_update_request:
  28              	.LVL0:
  29              	.LFB130:
  30              		.file 1 "Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c"
   1:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** /******************** (C) COPYRIGHT 2013 STMicroelectronics ********************
   2:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * File Name          : bluenrg_hci.c
   3:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * Author             : AMS - HEA&RF BU
   4:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * Version            : V1.0.0
   5:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * Date               : 4-Oct-2013
   6:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * Description        : File with HCI commands for BlueNRG FW6.0 and above.
   7:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** ********************************************************************************
   8:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
   9:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
  10:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
  11:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
  12:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
  13:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  14:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** *******************************************************************************/
  15:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  16:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_types.h"
  17:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_def.h"
  18:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "hci_const.h"
  19:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_aci_const.h"
  20:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_l2cap_aci.h"
  21:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_hal_aci.h"
  22:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_gap.h"
  23:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  24:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #define MIN(a,b)            ((a) < (b) )? (a) : (b)
  25:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #define MAX(a,b)            ((a) > (b) )? (a) : (b)
  26:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  27:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_request(uint16_t conn_handle, uint16_t interval_mi
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t interval_max, uint16_t slave_latency,
ARM GAS  /tmp/cc8MpyFV.s 			page 2


  29:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t timeout_multiplier)
  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** {
  31              		.loc 1 30 1 view -0
  32              		.cfi_startproc
  33              		@ args = 4, pretend = 0, frame = 40
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  31:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
  35              		.loc 1 31 3 view .LVU1
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   uint8_t status;
  36              		.loc 1 32 3 view .LVU2
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   l2cap_conn_param_update_req_cp cp;
  37              		.loc 1 33 3 view .LVU3
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.conn_handle = htobs(conn_handle);
  38              		.loc 1 35 3 view .LVU4
  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
  39              		.loc 1 30 1 is_stmt 0 view .LVU5
  40 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 20
  43              		.cfi_offset 4, -20
  44              		.cfi_offset 5, -16
  45              		.cfi_offset 6, -12
  46              		.cfi_offset 7, -8
  47              		.cfi_offset 14, -4
  48 0002 8BB0     		sub	sp, sp, #44
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 64
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  51              		.loc 1 42 10 view .LVU6
  52 0004 114D     		ldr	r5, .L6
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
  53              		.loc 1 35 18 view .LVU7
  54 0006 ADF80400 		strh	r0, [sp, #4]	@ movhi
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
  55              		.loc 1 36 3 is_stmt 1 view .LVU8
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_REQ;
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
  56              		.loc 1 45 11 is_stmt 0 view .LVU9
  57 000a 0A20     		movs	r0, #10
  58              	.LVL1:
  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
  59              		.loc 1 30 1 view .LVU10
  60 000c BDF84070 		ldrh	r7, [sp, #64]
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
  61              		.loc 1 36 19 view .LVU11
  62 0010 ADF80610 		strh	r1, [sp, #6]	@ movhi
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
  63              		.loc 1 37 3 is_stmt 1 view .LVU12
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
ARM GAS  /tmp/cc8MpyFV.s 			page 3


  64              		.loc 1 37 19 is_stmt 0 view .LVU13
  65 0014 ADF80820 		strh	r2, [sp, #8]	@ movhi
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
  66              		.loc 1 38 3 is_stmt 1 view .LVU14
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
  67              		.loc 1 38 20 is_stmt 0 view .LVU15
  68 0018 ADF80A30 		strh	r3, [sp, #10]	@ movhi
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  69              		.loc 1 39 3 is_stmt 1 view .LVU16
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.event = EVT_CMD_STATUS;
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
  70              		.loc 1 47 13 is_stmt 0 view .LVU17
  71 001c 0DF10302 		add	r2, sp, #3
  72              	.LVL2:
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
  73              		.loc 1 48 11 view .LVU18
  74 0020 0123     		movs	r3, #1
  75              	.LVL3:
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.event = EVT_CMD_STATUS;
  76              		.loc 1 45 11 view .LVU19
  77 0022 0790     		str	r0, [sp, #28]
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
  78              		.loc 1 44 13 view .LVU20
  79 0024 01AE     		add	r6, sp, #4
  80              	.LVL4:
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
  81              		.loc 1 46 12 view .LVU21
  82 0026 0F24     		movs	r4, #15
  49:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
  83              		.loc 1 50 7 view .LVU22
  84 0028 0021     		movs	r1, #0
  85              	.LVL5:
  86              		.loc 1 50 7 view .LVU23
  87 002a 04A8     		add	r0, sp, #16
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
  88              		.loc 1 46 12 view .LVU24
  89 002c CDE90454 		strd	r5, r4, [sp, #16]
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  90              		.loc 1 48 11 view .LVU25
  91 0030 CDE90823 		strd	r2, r3, [sp, #32]
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  92              		.loc 1 39 25 view .LVU26
  93 0034 ADF80C70 		strh	r7, [sp, #12]	@ movhi
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  94              		.loc 1 41 3 is_stmt 1 view .LVU27
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_REQ;
  95              		.loc 1 42 3 view .LVU28
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
  96              		.loc 1 43 3 view .LVU29
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
  97              		.loc 1 44 3 view .LVU30
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
  98              		.loc 1 44 13 is_stmt 0 view .LVU31
  99 0038 0696     		str	r6, [sp, #24]
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.event = EVT_CMD_STATUS;
 100              		.loc 1 45 3 is_stmt 1 view .LVU32
ARM GAS  /tmp/cc8MpyFV.s 			page 4


  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 101              		.loc 1 46 3 view .LVU33
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 102              		.loc 1 47 3 view .LVU34
 103              		.loc 1 50 3 view .LVU35
 104              		.loc 1 50 7 is_stmt 0 view .LVU36
 105 003a FFF7FEFF 		bl	hci_send_req
 106              	.LVL6:
 107              		.loc 1 50 6 view .LVU37
 108 003e 0028     		cmp	r0, #0
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   return status;  
 109              		.loc 1 53 3 is_stmt 1 view .LVU38
 110              		.loc 1 53 10 is_stmt 0 view .LVU39
 111 0040 ACBF     		ite	ge
 112 0042 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 113              		.loc 1 51 12 view .LVU40
 114 0046 FF20     		movlt	r0, #255
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** }
 115              		.loc 1 54 1 view .LVU41
 116 0048 0BB0     		add	sp, sp, #44
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 20
 119              		@ sp needed
 120 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 121              	.LVL7:
 122              	.L7:
 123              		.loc 1 54 1 view .LVU42
 124              		.align	2
 125              	.L6:
 126 004c 3F008101 		.word	25231423
 127              		.cfi_endproc
 128              	.LFE130:
 130              		.section	.text.aci_l2cap_connection_parameter_update_response_IDB05A1,"ax",%progbits
 131              		.align	1
 132              		.p2align 2,,3
 133              		.global	aci_l2cap_connection_parameter_update_response_IDB05A1
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 137              		.fpu fpv4-sp-d16
 139              	aci_l2cap_connection_parameter_update_response_IDB05A1:
 140              	.LVL8:
 141              	.LFB131:
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  56:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_response_IDB05A1(uint16_t conn_handle, uint16_t in
  57:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t interval_max, uint16_t slave_latency,
  58:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t timeout_multiplier, uint16_t min_ce_length, uint16_t max_ce_length,
  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****                              uint8_t id, uint8_t accept)
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** {
 142              		.loc 1 60 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 20, pretend = 0, frame = 48
 145              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/cc8MpyFV.s 			page 5


 146              		.loc 1 61 3 view .LVU44
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   uint8_t status;
 147              		.loc 1 62 3 view .LVU45
  63:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   l2cap_conn_param_update_resp_cp_IDB05A1 cp;
 148              		.loc 1 63 3 view .LVU46
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 149              		.loc 1 65 3 view .LVU47
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 150              		.loc 1 60 1 is_stmt 0 view .LVU48
 151 0000 70B5     		push	{r4, r5, r6, lr}
 152              	.LCFI3:
 153              		.cfi_def_cfa_offset 16
 154              		.cfi_offset 4, -16
 155              		.cfi_offset 5, -12
 156              		.cfi_offset 6, -8
 157              		.cfi_offset 14, -4
 158 0002 8CB0     		sub	sp, sp, #48
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 64
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 161              		.loc 1 60 1 view .LVU49
 162 0004 0D46     		mov	r5, r1
 163              		.loc 1 65 18 view .LVU50
 164 0006 ADF80800 		strh	r0, [sp, #8]	@ movhi
  66:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
 165              		.loc 1 66 3 is_stmt 1 view .LVU51
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 166              		.loc 1 60 1 is_stmt 0 view .LVU52
 167 000a BDF84000 		ldrh	r0, [sp, #64]
 168              	.LVL9:
 169              		.loc 1 66 19 view .LVU53
 170 000e ADF80A50 		strh	r5, [sp, #10]	@ movhi
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
 171              		.loc 1 67 3 is_stmt 1 view .LVU54
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.min_ce_length = htobs(min_ce_length);
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.max_ce_length = htobs(max_ce_length);
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 172              		.loc 1 75 3 is_stmt 0 view .LVU55
 173 0012 0024     		movs	r4, #0
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 174              		.loc 1 60 1 view .LVU56
 175 0014 BDF84450 		ldrh	r5, [sp, #68]
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
 176              		.loc 1 67 19 view .LVU57
 177 0018 ADF80C20 		strh	r2, [sp, #12]	@ movhi
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 178              		.loc 1 68 3 is_stmt 1 view .LVU58
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 179              		.loc 1 68 20 is_stmt 0 view .LVU59
 180 001c ADF80E30 		strh	r3, [sp, #14]	@ movhi
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.min_ce_length = htobs(min_ce_length);
ARM GAS  /tmp/cc8MpyFV.s 			page 6


 181              		.loc 1 69 3 is_stmt 1 view .LVU60
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 182              		.loc 1 60 1 is_stmt 0 view .LVU61
 183 0020 9DF84C20 		ldrb	r2, [sp, #76]	@ zero_extendqisi2
 184              	.LVL10:
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 185              		.loc 1 60 1 view .LVU62
 186 0024 9DF85030 		ldrb	r3, [sp, #80]	@ zero_extendqisi2
 187              	.LVL11:
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.min_ce_length = htobs(min_ce_length);
 188              		.loc 1 69 25 view .LVU63
 189 0028 ADF81000 		strh	r0, [sp, #16]	@ movhi
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.max_ce_length = htobs(max_ce_length);
 190              		.loc 1 70 3 is_stmt 1 view .LVU64
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 191              		.loc 1 76 10 is_stmt 0 view .LVU65
 192 002c 1048     		ldr	r0, .L12
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 193              		.loc 1 60 1 view .LVU66
 194 002e BDF84860 		ldrh	r6, [sp, #72]
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 195              		.loc 1 75 3 view .LVU67
 196 0032 0794     		str	r4, [sp, #28]
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  83:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 197              		.loc 1 83 7 view .LVU68
 198 0034 2146     		mov	r1, r4
 199              	.LVL12:
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.max_ce_length = htobs(max_ce_length);
 200              		.loc 1 70 20 view .LVU69
 201 0036 ADF81250 		strh	r5, [sp, #18]	@ movhi
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
 202              		.loc 1 71 3 is_stmt 1 view .LVU70
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 203              		.loc 1 72 9 is_stmt 0 view .LVU71
 204 003a 8DF81620 		strb	r2, [sp, #22]
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 205              		.loc 1 73 13 view .LVU72
 206 003e 8DF81730 		strb	r3, [sp, #23]
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 207              		.loc 1 80 13 view .LVU73
 208 0042 0DF10702 		add	r2, sp, #7
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 209              		.loc 1 81 11 view .LVU74
 210 0046 0123     		movs	r3, #1
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 211              		.loc 1 76 10 view .LVU75
 212 0048 0690     		str	r0, [sp, #24]
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 213              		.loc 1 78 13 view .LVU76
 214 004a 02AD     		add	r5, sp, #8
 215              	.LVL13:
ARM GAS  /tmp/cc8MpyFV.s 			page 7


  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 216              		.loc 1 79 11 view .LVU77
 217 004c 1024     		movs	r4, #16
 218              		.loc 1 83 7 view .LVU78
 219 004e 06A8     		add	r0, sp, #24
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 220              		.loc 1 79 11 view .LVU79
 221 0050 CDE90854 		strd	r5, r4, [sp, #32]
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 222              		.loc 1 81 11 view .LVU80
 223 0054 CDE90A23 		strd	r2, r3, [sp, #40]
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
 224              		.loc 1 71 20 view .LVU81
 225 0058 ADF81460 		strh	r6, [sp, #20]	@ movhi
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 226              		.loc 1 72 3 is_stmt 1 view .LVU82
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 227              		.loc 1 73 3 view .LVU83
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 228              		.loc 1 75 3 view .LVU84
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 229              		.loc 1 76 3 view .LVU85
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
 230              		.loc 1 77 3 view .LVU86
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 231              		.loc 1 78 3 view .LVU87
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 232              		.loc 1 80 3 view .LVU88
 233              		.loc 1 83 3 view .LVU89
 234              		.loc 1 83 7 is_stmt 0 view .LVU90
 235 005c FFF7FEFF 		bl	hci_send_req
 236              	.LVL14:
 237              		.loc 1 83 6 view .LVU91
 238 0060 0028     		cmp	r0, #0
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   return status;
 239              		.loc 1 86 3 is_stmt 1 view .LVU92
 240              		.loc 1 86 10 is_stmt 0 view .LVU93
 241 0062 ACBF     		ite	ge
 242 0064 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 243              		.loc 1 84 12 view .LVU94
 244 0068 FF20     		movlt	r0, #255
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** }
 245              		.loc 1 87 1 view .LVU95
 246 006a 0CB0     		add	sp, sp, #48
 247              	.LCFI5:
 248              		.cfi_def_cfa_offset 16
 249              		@ sp needed
 250 006c 70BD     		pop	{r4, r5, r6, pc}
 251              	.LVL15:
 252              	.L13:
 253              		.loc 1 87 1 view .LVU96
 254 006e 00BF     		.align	2
 255              	.L12:
 256 0070 3F008201 		.word	25296959
ARM GAS  /tmp/cc8MpyFV.s 			page 8


 257              		.cfi_endproc
 258              	.LFE131:
 260              		.section	.text.aci_l2cap_connection_parameter_update_response_IDB04A1,"ax",%progbits
 261              		.align	1
 262              		.p2align 2,,3
 263              		.global	aci_l2cap_connection_parameter_update_response_IDB04A1
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
 269              	aci_l2cap_connection_parameter_update_response_IDB04A1:
 270              	.LVL16:
 271              	.LFB132:
  88:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  89:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_response_IDB04A1(uint16_t conn_handle, uint16_t in
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t interval_max, uint16_t slave_latency,
  91:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t timeout_multiplier, uint8_t id, uint8_t accept)
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** {
 272              		.loc 1 92 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 12, pretend = 0, frame = 40
 275              		@ frame_needed = 0, uses_anonymous_args = 0
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 276              		.loc 1 93 3 view .LVU98
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   uint8_t status;
 277              		.loc 1 94 3 view .LVU99
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   l2cap_conn_param_update_resp_cp_IDB04A1 cp;
 278              		.loc 1 95 3 view .LVU100
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 279              		.loc 1 97 3 view .LVU101
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 280              		.loc 1 92 1 is_stmt 0 view .LVU102
 281 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 282              	.LCFI6:
 283              		.cfi_def_cfa_offset 20
 284              		.cfi_offset 4, -20
 285              		.cfi_offset 5, -16
 286              		.cfi_offset 6, -12
 287              		.cfi_offset 7, -8
 288              		.cfi_offset 14, -4
 289 0002 8BB0     		sub	sp, sp, #44
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 64
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 292              		.loc 1 105 3 view .LVU103
 293 0004 0024     		movs	r4, #0
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 294              		.loc 1 92 1 view .LVU104
 295 0006 0D46     		mov	r5, r1
ARM GAS  /tmp/cc8MpyFV.s 			page 9


  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
 296              		.loc 1 97 18 view .LVU105
 297 0008 ADF80400 		strh	r0, [sp, #4]	@ movhi
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
 298              		.loc 1 98 3 is_stmt 1 view .LVU106
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 299              		.loc 1 106 10 is_stmt 0 view .LVU107
 300 000c 1448     		ldr	r0, .L18
 301              	.LVL17:
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 302              		.loc 1 92 1 view .LVU108
 303 000e BDF840C0 		ldrh	ip, [sp, #64]
 304 0012 9DF84470 		ldrb	r7, [sp, #68]	@ zero_extendqisi2
 305 0016 9DF84860 		ldrb	r6, [sp, #72]	@ zero_extendqisi2
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
 306              		.loc 1 98 19 view .LVU109
 307 001a ADF80650 		strh	r5, [sp, #6]	@ movhi
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 308              		.loc 1 99 3 is_stmt 1 view .LVU110
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 309              		.loc 1 113 7 is_stmt 0 view .LVU111
 310 001e 2146     		mov	r1, r4
 311              	.LVL18:
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 312              		.loc 1 99 19 view .LVU112
 313 0020 ADF80820 		strh	r2, [sp, #8]	@ movhi
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
 314              		.loc 1 100 3 is_stmt 1 view .LVU113
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
 315              		.loc 1 100 20 is_stmt 0 view .LVU114
 316 0024 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
 317              		.loc 1 101 3 is_stmt 1 view .LVU115
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 318              		.loc 1 105 3 is_stmt 0 view .LVU116
 319 0028 0594     		str	r4, [sp, #20]
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 320              		.loc 1 110 13 view .LVU117
 321 002a 0DF10302 		add	r2, sp, #3
 322              	.LVL19:
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 323              		.loc 1 111 11 view .LVU118
 324 002e 0123     		movs	r3, #1
 325              	.LVL20:
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 326              		.loc 1 106 10 view .LVU119
 327 0030 0490     		str	r0, [sp, #16]
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 328              		.loc 1 108 13 view .LVU120
 329 0032 01AD     		add	r5, sp, #4
 330              	.LVL21:
ARM GAS  /tmp/cc8MpyFV.s 			page 10


 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 331              		.loc 1 109 11 view .LVU121
 332 0034 0C24     		movs	r4, #12
 333              		.loc 1 113 7 view .LVU122
 334 0036 04A8     		add	r0, sp, #16
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 335              		.loc 1 109 11 view .LVU123
 336 0038 CDE90654 		strd	r5, r4, [sp, #24]
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 337              		.loc 1 111 11 view .LVU124
 338 003c CDE90823 		strd	r2, r3, [sp, #32]
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
 339              		.loc 1 101 25 view .LVU125
 340 0040 ADF80CC0 		strh	ip, [sp, #12]	@ movhi
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 341              		.loc 1 102 3 is_stmt 1 view .LVU126
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 342              		.loc 1 102 9 is_stmt 0 view .LVU127
 343 0044 8DF80E70 		strb	r7, [sp, #14]
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 344              		.loc 1 103 3 is_stmt 1 view .LVU128
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 345              		.loc 1 103 13 is_stmt 0 view .LVU129
 346 0048 8DF80F60 		strb	r6, [sp, #15]
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 347              		.loc 1 105 3 is_stmt 1 view .LVU130
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 348              		.loc 1 106 3 view .LVU131
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
 349              		.loc 1 107 3 view .LVU132
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 350              		.loc 1 108 3 view .LVU133
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 351              		.loc 1 110 3 view .LVU134
 352              		.loc 1 113 3 view .LVU135
 353              		.loc 1 113 7 is_stmt 0 view .LVU136
 354 004c FFF7FEFF 		bl	hci_send_req
 355              	.LVL22:
 356              		.loc 1 113 6 view .LVU137
 357 0050 0028     		cmp	r0, #0
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   return status;
 358              		.loc 1 116 3 is_stmt 1 view .LVU138
 359              		.loc 1 116 10 is_stmt 0 view .LVU139
 360 0052 ACBF     		ite	ge
 361 0054 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 362              		.loc 1 114 12 view .LVU140
 363 0058 FF20     		movlt	r0, #255
 117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** }
 364              		.loc 1 117 1 view .LVU141
 365 005a 0BB0     		add	sp, sp, #44
 366              	.LCFI8:
 367              		.cfi_def_cfa_offset 20
 368              		@ sp needed
 369 005c F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  /tmp/cc8MpyFV.s 			page 11


 370              	.LVL23:
 371              	.L19:
 372              		.loc 1 117 1 view .LVU142
 373 005e 00BF     		.align	2
 374              	.L18:
 375 0060 3F008201 		.word	25296959
 376              		.cfi_endproc
 377              	.LFE132:
 379              		.text
 380              	.Letext0:
 381              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 382              		.file 3 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_def.h"
 383              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 384              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 385              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 386              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 387              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h"
 388              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 389              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 390              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 391              		.file 12 "Inc/stm32f4xx_nucleo_bus.h"
 392              		.file 13 "Inc/hci_tl_interface.h"
 393              		.file 14 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 394              		.file 15 "/usr/include/newlib/sys/_types.h"
 395              		.file 16 "/usr/include/newlib/sys/reent.h"
 396              		.file 17 "/usr/include/newlib/sys/lock.h"
 397              		.file 18 "Middlewares/ST/BlueNRG-MS/hci/hci_tl_patterns/Basic/hci_tl.h"
 398              		.file 19 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_aci_const.h"
ARM GAS  /tmp/cc8MpyFV.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bluenrg_l2cap_aci.c
     /tmp/cc8MpyFV.s:18     .text.aci_l2cap_connection_parameter_update_request:0000000000000000 $t
     /tmp/cc8MpyFV.s:27     .text.aci_l2cap_connection_parameter_update_request:0000000000000000 aci_l2cap_connection_parameter_update_request
     /tmp/cc8MpyFV.s:126    .text.aci_l2cap_connection_parameter_update_request:000000000000004c $d
     /tmp/cc8MpyFV.s:131    .text.aci_l2cap_connection_parameter_update_response_IDB05A1:0000000000000000 $t
     /tmp/cc8MpyFV.s:139    .text.aci_l2cap_connection_parameter_update_response_IDB05A1:0000000000000000 aci_l2cap_connection_parameter_update_response_IDB05A1
     /tmp/cc8MpyFV.s:256    .text.aci_l2cap_connection_parameter_update_response_IDB05A1:0000000000000070 $d
     /tmp/cc8MpyFV.s:261    .text.aci_l2cap_connection_parameter_update_response_IDB04A1:0000000000000000 $t
     /tmp/cc8MpyFV.s:269    .text.aci_l2cap_connection_parameter_update_response_IDB04A1:0000000000000000 aci_l2cap_connection_parameter_update_response_IDB04A1
     /tmp/cc8MpyFV.s:375    .text.aci_l2cap_connection_parameter_update_response_IDB04A1:0000000000000060 $d

UNDEFINED SYMBOLS
hci_send_req
