##
## This file is part of the coreboot project.
##
## Copyright 2016 Rockchip Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

config BOARD_GOOGLE_GRU_COMMON  # Umbrella option to be selected by variant boards.
	def_bool n

if BOARD_GOOGLE_GRU_COMMON

# Most Grus have TPM2 but later Kevins don't... decide this in one place for
# convenience. Explicitly override it when building for earlier Kevins.
config GRU_HAS_TPM2
	bool "Build for a board revision with a SPI TPM 2.0"
	default n if BOARD_GOOGLE_KEVIN
	default y

config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ID_AUTO
	select BOARD_ROMSIZE_KB_8192
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_RTC
	select EC_GOOGLE_CHROMEEC_SPI
	select HAVE_HARD_RESET
	select MAINBOARD_DO_NATIVE_VGA_INIT
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select RAM_CODE_SUPPORT
	select RTC
	select SOC_ROCKCHIP_RK3399
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select MAINBOARD_HAS_SPI_TPM_CR50 if GRU_HAS_TPM2
	select SPI_TPM if GRU_HAS_TPM2
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string
	default google/gru

config MAINBOARD_VENDOR
	string
	default "Google"

config EC_GOOGLE_CHROMEEC_SPI_BUS
	hex
	default 0x5

config BOOT_DEVICE_SPI_FLASH_BUS
	int
	default 1

config DRIVER_TPM_I2C_BUS
	hex
	default 0x0

config DRIVER_TPM_I2C_ADDR
	hex
	default 0x20

config CONSOLE_SERIAL_UART_ADDRESS
	hex
	depends on DRIVERS_UART
	default 0xFF1A0000

##########################################################
#### Update below when adding a new derivative board. ####
##########################################################
config DEVICETREE
	string
	default "devicetree.scarlet.cb" if BOARD_GOOGLE_SCARLET
	default "devicetree.cb"

config MAINBOARD_PART_NUMBER
	string
	default "Scarlet" if BOARD_GOOGLE_SCARLET
	default "Bob" if BOARD_GOOGLE_BOB
	default "Gru" if BOARD_GOOGLE_GRU
	default "Kevin" if BOARD_GOOGLE_KEVIN

# The default max sdram freq is 933M(actually 928M dpll), and
# 800M is another choice.
config MAX_SDRAM_FREQ
	int
	default 800 if BOARD_GOOGLE_BOB
	default 933

config GBB_HWID
	string
	depends on CHROMEOS
	default "SCARLET TEST 7598" if BOARD_GOOGLE_SCARLET
	default "BOB TEST 7422" if BOARD_GOOGLE_BOB
	default "GRU TEST 5431" if BOARD_GOOGLE_GRU
	default "KEVIN TEST 1422" if BOARD_GOOGLE_KEVIN

endif # BOARD_GOOGLE_GRU_COMMON
