`timescale 1ns / 1ps
module tlc_fsm_tb;

//internal regs/wires
reg clock;
reg reset;

reg ew_vehicle_detected;
wire NS_RED;
wire NS_YELLOW;
wire NS_GREEN;
wire EW_RED;
wire EW_YELLOW;
wire EW_GREEN;

//gen clk
always #5 clock = ~clock;
//logic block
initial begin 
 
clock =0;
reset =1;
ew_vehicle_detected=0;

#1000 ew_vehicle_detected=1;
#500 ew_vehicle_detected=0;
#500 ew_vehicle_detected=1;
#500 ew_vehicle_detected=1;


#5000 $stop;

end

//instantiations
tlc_fam u_tlc_fsm{

  .i_clk     (clock),
  .i_rst     (reset),
  .i_ew_vd   (ew_vehicle_detected),
  .o_ns_red  (NS_RED),
  .o_ns_yellow(NS_YELLOW),
  .o_ns_green (NS_GREEN),
  .o_ew_red   (EW_RED),
  .o_ew_yellow(EW_YELLOW),
  .o_ew_green (EW_GREEN)
};

Endmodule
