Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 23 16:23:03 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 377 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.044       -0.044                      1                  167        0.247        0.000                      0                  167        3.000        0.000                       0                   100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.054        0.000                      0                   73        0.263        0.000                      0                   73        3.000        0.000                       0                    52  
  clk_out1_clk_wiz_0       -0.044       -0.044                      1                   94        0.247        0.000                      0                   94        4.130        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 vc1/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.368ns (27.835%)  route 3.547ns (72.165%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.626     5.147    vc1/clk_in1
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  vc1/count2_reg[0]/Q
                         net (fo=6, routed)           1.039     6.704    vc1/count2_reg[0]
    SLICE_X62Y96         LUT5 (Prop_lut5_I1_O)        0.152     6.856 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.441     7.297    vc1/sclk_i_23_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.326     7.623 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.825     8.447    vc1/sclk_i_17_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.571 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.669     9.240    vc1/sclk_i_10_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.364 r  vc1/sclk_i_3/O
                         net (fo=1, routed)           0.573     9.938    vc1/sclk_i_3_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.062 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.062    vc1/sclk_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    vc1/clk_in1
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.029    15.116    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.133%)  route 2.282ns (74.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           0.823     6.427    c0/counter[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.551 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.369    c0/counter[11]_i_4_n_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.493 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.642     8.134    c0/counter[11]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.133%)  route 2.282ns (74.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           0.823     6.427    c0/counter[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.551 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.369    c0/counter[11]_i_4_n_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.493 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.642     8.134    c0/counter[11]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    c0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.133%)  route 2.282ns (74.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           0.823     6.427    c0/counter[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.551 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.369    c0/counter[11]_i_4_n_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.493 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.642     8.134    c0/counter[11]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.133%)  route 2.282ns (74.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           0.823     6.427    c0/counter[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.551 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.369    c0/counter[11]_i_4_n_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.493 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.642     8.134    c0/counter[11]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.552ns (18.675%)  route 2.404ns (81.325%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.583     6.126    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.222 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=390, routed)         1.820     8.042    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    vc1/clk_in1
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.470    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.552ns (18.669%)  route 2.405ns (81.331%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.583     6.126    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.222 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=390, routed)         1.821     8.043    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.552ns (18.669%)  route 2.405ns (81.331%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.583     6.126    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.222 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=390, routed)         1.821     8.043    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.552ns (18.675%)  route 2.404ns (81.325%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.583     6.126    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.222 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=390, routed)         1.820     8.042    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    vc1/clk_in1
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.470    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.552ns (18.675%)  route 2.404ns (81.325%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.583     6.126    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.222 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=390, routed)         1.820     8.042    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    vc1/clk_in1
    SLICE_X64Y95         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.470    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    clr1/slowclk/clk_in1
    SLICE_X39Y83         FDRE                                         r  clr1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clr1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.748    clr1/slowclk/clock
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  clr1/slowclk/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.793    clr1/slowclk/slowclock_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  clr1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.822     1.950    clr1/slowclk/clk_in1
    SLICE_X39Y83         FDRE                                         r  clr1/slowclk/slowclock_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.091     1.530    clr1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.755    c0/J_MIC3_Pin1_OBUF
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.800    c0/SLOW_CLK_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.537    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.736    c0/counter[3]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c0/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    c0/counter_reg[4]_i_1__0_n_5
    SLICE_X34Y47         FDRE                                         r  c0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.557     1.440    clr1/slowclk/clk_in1
    SLICE_X38Y84         FDRE                                         r  clr1/slowclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  clr1/slowclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.730    clr1/slowclk/counter_reg[14]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  clr1/slowclk/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[12]_i_1_n_5
    SLICE_X38Y84         FDRE                                         r  clr1/slowclk/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.951    clr1/slowclk/clk_in1
    SLICE_X38Y84         FDRE                                         r  clr1/slowclk/counter_reg[14]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.134     1.574    clr1/slowclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.557     1.440    clr1/slowclk/clk_in1
    SLICE_X38Y85         FDRE                                         r  clr1/slowclk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  clr1/slowclk/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.730    clr1/slowclk/counter_reg[18]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  clr1/slowclk/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[16]_i_1_n_5
    SLICE_X38Y85         FDRE                                         r  clr1/slowclk/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.952    clr1/slowclk/clk_in1
    SLICE_X38Y85         FDRE                                         r  clr1/slowclk/counter_reg[18]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134     1.574    clr1/slowclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    clr1/slowclk/clk_in1
    SLICE_X38Y83         FDRE                                         r  clr1/slowclk/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  clr1/slowclk/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.729    clr1/slowclk/counter_reg[10]
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clr1/slowclk/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clr1/slowclk/counter_reg[8]_i_1_n_5
    SLICE_X38Y83         FDRE                                         r  clr1/slowclk/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.822     1.950    clr1/slowclk/clk_in1
    SLICE_X38Y83         FDRE                                         r  clr1/slowclk/counter_reg[10]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.134     1.573    clr1/slowclk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.555     1.438    clr1/slowclk/clk_in1
    SLICE_X38Y82         FDRE                                         r  clr1/slowclk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clr1/slowclk/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.729    clr1/slowclk/counter_reg[6]
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clr1/slowclk/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clr1/slowclk/counter_reg[4]_i_1_n_5
    SLICE_X38Y82         FDRE                                         r  clr1/slowclk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.821     1.949    clr1/slowclk/clk_in1
    SLICE_X38Y82         FDRE                                         r  clr1/slowclk/counter_reg[6]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.134     1.572    clr1/slowclk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.127     1.737    c0/counter[11]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  c0/counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.847    c0/counter_reg[11]_i_2_n_5
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  c0/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    c0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.557     1.440    clr1/slowclk/clk_in1
    SLICE_X38Y86         FDRE                                         r  clr1/slowclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  clr1/slowclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.731    clr1/slowclk/counter_reg[22]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  clr1/slowclk/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    clr1/slowclk/counter_reg[20]_i_1_n_5
    SLICE_X38Y86         FDRE                                         r  clr1/slowclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.952    clr1/slowclk/clk_in1
    SLICE_X38Y86         FDRE                                         r  clr1/slowclk/counter_reg[22]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134     1.574    clr1/slowclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vc1/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.477    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vc1/count2_reg[10]/Q
                         net (fo=9, routed)           0.127     1.768    vc1/count2_reg[10]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  vc1/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    vc1/count2_reg[8]_i_1_n_5
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     1.992    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.611    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y83     clr1/slowclk/counter_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y83     clr1/slowclk/slowclock_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y95     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y95     vc1/count2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y81     clr1/slowclk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y81     clr1/slowclk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y81     clr1/slowclk/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y81     clr1/slowclk/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47     c0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47     c0/counter_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y83     clr1/slowclk/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y83     clr1/slowclk/slowclock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y95     vc1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y95     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y96     vc1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y96     vc1/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y96     vc1/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y96     vc1/count2_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.044ns,  Total Violation       -0.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 2.432ns (26.354%)  route 6.796ns (73.646%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.852    13.340    d3/VGA_CONTROL/CO[0]
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.464 r  d3/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=2, routed)           0.703    14.167    clr1/R_colour_reg[3]_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  clr1/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.291    d3/colour_reg[1]_0
    SLICE_X43Y85         FDRE                                         r  d3/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.432    14.032    d3/CLK_VGA
    SLICE_X43Y85         FDRE                                         r  d3/VGA_GREEN_reg[3]/C
                         clock pessimism              0.258    14.290    
                         clock uncertainty           -0.072    14.218    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.029    14.247    d3/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 2.432ns (26.498%)  route 6.746ns (73.502%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.847    13.335    d3/VGA_CONTROL/CO[0]
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.459 f  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.658    14.117    clr1/h_cntr_reg_reg[11]_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.241 r  clr1/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    14.241    d3/colour_reg[2]_2
    SLICE_X41Y81         FDRE                                         r  d3/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X41Y81         FDRE                                         r  d3/VGA_BLUE_reg[3]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)        0.032    14.245    d3/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.432ns (26.644%)  route 6.696ns (73.356%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.762    13.250    d3/VGA_CONTROL/CO[0]
    SLICE_X43Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.374 r  d3/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=2, routed)           0.692    14.067    clr1/R_colour_reg[0]_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.191 r  clr1/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    14.191    d3/colour_reg[2]_1
    SLICE_X43Y85         FDRE                                         r  d3/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.432    14.032    d3/CLK_VGA
    SLICE_X43Y85         FDRE                                         r  d3/VGA_GREEN_reg[1]/C
                         clock pessimism              0.258    14.290    
                         clock uncertainty           -0.072    14.218    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031    14.249    d3/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.432ns (26.677%)  route 6.684ns (73.322%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.026 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.847    13.335    d3/VGA_CONTROL/CO[0]
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.459 f  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.596    14.055    clr1/h_cntr_reg_reg[11]_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    14.179 r  clr1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    14.179    d3/colour_reg[0]_1
    SLICE_X41Y80         FDRE                                         r  d3/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.426    14.026    d3/CLK_VGA
    SLICE_X41Y80         FDRE                                         r  d3/VGA_GREEN_reg[0]/C
                         clock pessimism              0.258    14.284    
                         clock uncertainty           -0.072    14.212    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.032    14.244    d3/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 2.432ns (26.686%)  route 6.681ns (73.314%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.026 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.847    13.335    d3/VGA_CONTROL/CO[0]
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.459 f  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.593    14.052    clr1/h_cntr_reg_reg[11]_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    14.176 r  clr1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    14.176    d3/colour_reg[2]_3
    SLICE_X41Y80         FDRE                                         r  d3/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.426    14.026    d3/CLK_VGA
    SLICE_X41Y80         FDRE                                         r  d3/VGA_BLUE_reg[1]/C
                         clock pessimism              0.258    14.284    
                         clock uncertainty           -0.072    14.212    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.031    14.243    d3/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.432ns (26.757%)  route 6.657ns (73.243%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.031 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.852    13.340    d3/VGA_CONTROL/CO[0]
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.464 r  d3/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=2, routed)           0.564    14.028    clr1/R_colour_reg[3]_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.152 r  clr1/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    14.152    d3/colour_reg[2]
    SLICE_X43Y84         FDRE                                         r  d3/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.431    14.031    d3/CLK_VGA
    SLICE_X43Y84         FDRE                                         r  d3/VGA_RED_reg[3]/C
                         clock pessimism              0.258    14.289    
                         clock uncertainty           -0.072    14.217    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.032    14.249    d3/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 3.478ns (38.405%)  route 5.578ns (61.595%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.547     5.068    d3/VGA_CONTROL/clk_out1
    SLICE_X48Y81         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=60, routed)          1.136     6.660    d3/VGA_CONTROL/h_cntr_reg_reg[11]_0[8]
    SLICE_X49Y81         LUT3 (Prop_lut3_I2_O)        0.152     6.812 r  d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_10/O
                         net (fo=3, routed)           0.667     7.479    d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_10_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I1_O)        0.326     7.805 r  d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_2/O
                         net (fo=4, routed)           0.664     8.470    d2/h_cntr_reg_reg[8][2]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.908 r  d2/Condition_For_Ticks5_carry__1/O[3]
                         net (fo=2, routed)           0.469     9.377    d2/Condition_For_Ticks5_carry__1_n_4
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     9.935 r  d2/Condition_For_Ticks5__16_carry/O[0]
                         net (fo=1, routed)           0.505    10.440    d3/VGA_CONTROL/h_cntr_reg_reg[9]_1[0]
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.735 r  d3/VGA_CONTROL/Condition_For_Ticks5__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.735    d2/h_cntr_reg_reg[3]_rep_2[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.111 r  d2/Condition_For_Ticks5__22_carry/CO[3]
                         net (fo=1, routed)           0.000    11.111    d2/Condition_For_Ticks5__22_carry_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.434 f  d2/Condition_For_Ticks5__22_carry__0/O[1]
                         net (fo=3, routed)           0.670    12.103    d2/Condition_For_Ticks5__22_carry__0_n_6
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.306    12.409 r  d2/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.648    13.058    d3/VGA_CONTROL/h_cntr_reg_reg[3]_rep_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.182 f  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.818    14.000    clr1/h_cntr_reg_reg[8]
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.124 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.124    d3/colour_reg[0]_3
    SLICE_X43Y85         FDRE                                         r  d3/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.432    14.032    d3/CLK_VGA
    SLICE_X43Y85         FDRE                                         r  d3/VGA_BLUE_reg[0]/C
                         clock pessimism              0.258    14.290    
                         clock uncertainty           -0.072    14.218    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031    14.249    d3/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 3.478ns (38.436%)  route 5.571ns (61.564%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.033 - 9.259 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.547     5.068    d3/VGA_CONTROL/clk_out1
    SLICE_X48Y81         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=60, routed)          1.136     6.660    d3/VGA_CONTROL/h_cntr_reg_reg[11]_0[8]
    SLICE_X49Y81         LUT3 (Prop_lut3_I2_O)        0.152     6.812 r  d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_10/O
                         net (fo=3, routed)           0.667     7.479    d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_10_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I1_O)        0.326     7.805 r  d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_2/O
                         net (fo=4, routed)           0.664     8.470    d2/h_cntr_reg_reg[8][2]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.908 r  d2/Condition_For_Ticks5_carry__1/O[3]
                         net (fo=2, routed)           0.469     9.377    d2/Condition_For_Ticks5_carry__1_n_4
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     9.935 r  d2/Condition_For_Ticks5__16_carry/O[0]
                         net (fo=1, routed)           0.505    10.440    d3/VGA_CONTROL/h_cntr_reg_reg[9]_1[0]
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.735 r  d3/VGA_CONTROL/Condition_For_Ticks5__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.735    d2/h_cntr_reg_reg[3]_rep_2[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.111 r  d2/Condition_For_Ticks5__22_carry/CO[3]
                         net (fo=1, routed)           0.000    11.111    d2/Condition_For_Ticks5__22_carry_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.434 r  d2/Condition_For_Ticks5__22_carry__0/O[1]
                         net (fo=3, routed)           0.670    12.103    d2/Condition_For_Ticks5__22_carry__0_n_6
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.306    12.409 f  d2/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.648    13.058    d3/VGA_CONTROL/h_cntr_reg_reg[3]_rep_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.182 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.811    13.993    clr1/h_cntr_reg_reg[8]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.117 r  clr1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    14.117    d3/colour_reg[2]_0
    SLICE_X45Y85         FDRE                                         r  d3/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.433    14.033    d3/CLK_VGA
    SLICE_X45Y85         FDRE                                         r  d3/VGA_RED_reg[1]/C
                         clock pessimism              0.258    14.291    
                         clock uncertainty           -0.072    14.219    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.029    14.248    d3/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 3.478ns (38.444%)  route 5.569ns (61.556%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.033 - 9.259 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.547     5.068    d3/VGA_CONTROL/clk_out1
    SLICE_X48Y81         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=60, routed)          1.136     6.660    d3/VGA_CONTROL/h_cntr_reg_reg[11]_0[8]
    SLICE_X49Y81         LUT3 (Prop_lut3_I2_O)        0.152     6.812 r  d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_10/O
                         net (fo=3, routed)           0.667     7.479    d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_10_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I1_O)        0.326     7.805 r  d3/VGA_CONTROL/Condition_For_Grid3_carry__1_i_2/O
                         net (fo=4, routed)           0.664     8.470    d2/h_cntr_reg_reg[8][2]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.908 r  d2/Condition_For_Ticks5_carry__1/O[3]
                         net (fo=2, routed)           0.469     9.377    d2/Condition_For_Ticks5_carry__1_n_4
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     9.935 r  d2/Condition_For_Ticks5__16_carry/O[0]
                         net (fo=1, routed)           0.505    10.440    d3/VGA_CONTROL/h_cntr_reg_reg[9]_1[0]
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.735 r  d3/VGA_CONTROL/Condition_For_Ticks5__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.735    d2/h_cntr_reg_reg[3]_rep_2[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.111 r  d2/Condition_For_Ticks5__22_carry/CO[3]
                         net (fo=1, routed)           0.000    11.111    d2/Condition_For_Ticks5__22_carry_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.434 r  d2/Condition_For_Ticks5__22_carry__0/O[1]
                         net (fo=3, routed)           0.670    12.103    d2/Condition_For_Ticks5__22_carry__0_n_6
    SLICE_X41Y83         LUT5 (Prop_lut5_I4_O)        0.306    12.409 f  d2/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.648    13.058    d3/VGA_CONTROL/h_cntr_reg_reg[3]_rep_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.182 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.809    13.991    clr1/h_cntr_reg_reg[8]
    SLICE_X45Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.115 r  clr1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.115    d3/colour_reg[0]
    SLICE_X45Y85         FDRE                                         r  d3/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.433    14.033    d3/CLK_VGA
    SLICE_X45Y85         FDRE                                         r  d3/VGA_RED_reg[2]/C
                         clock pessimism              0.258    14.291    
                         clock uncertainty           -0.072    14.219    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.031    14.250    d3/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.432ns (27.255%)  route 6.491ns (72.745%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.542     5.063    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y79         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=226, routed)         1.574     7.093    d1/Sample_Memory_reg_576_639_3_5/ADDRC0
    SLICE_X46Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.217 r  d1/Sample_Memory_reg_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.965     8.182    d1/Sample_Memory_reg_576_639_3_5_n_2
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  d1/VGA_Red_waveform2_carry_i_60/O
                         net (fo=1, routed)           0.000     8.306    d1/VGA_Red_waveform2_carry_i_60_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.518 r  d1/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.922     9.440    d3/VGA_CONTROL/h_cntr_reg_reg[8]_10
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.739 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.824    10.564    d3/VGA_CONTROL/VGA_Red_waveform4[5]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.688 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22/O
                         net (fo=3, routed)           0.653    11.341    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_22_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.120    11.461 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9/O
                         net (fo=1, routed)           0.302    11.763    d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_9_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.327    12.090 r  d3/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    12.090    d1/S[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.488 r  d1/VGA_Red_waveform2_carry/CO[3]
                         net (fo=7, routed)           0.655    13.143    d3/VGA_CONTROL/CO[0]
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.267 f  d3/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.595    13.862    clr1/h_cntr_reg_reg[11]_2
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.986 r  clr1/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    13.986    d3/colour_reg[0]_0
    SLICE_X43Y85         FDRE                                         r  d3/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.432    14.032    d3/CLK_VGA
    SLICE_X43Y85         FDRE                                         r  d3/VGA_GREEN_reg[2]/C
                         clock pessimism              0.258    14.290    
                         clock uncertainty           -0.072    14.218    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.032    14.250    d3/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  0.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.504%)  route 0.174ns (51.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.552     1.435    d3/VGA_CONTROL/clk_out1
    SLICE_X42Y79         FDRE                                         r  d3/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  d3/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.174     1.773    d3/h_sync_reg
    SLICE_X38Y78         FDRE                                         r  d3/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.817     1.945    d3/CLK_VGA
    SLICE_X38Y78         FDRE                                         r  d3/VGA_HS_reg/C
                         clock pessimism             -0.478     1.467    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.059     1.526    d3/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.879%)  route 0.241ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.557     1.440    d3/VGA_CONTROL/clk_out1
    SLICE_X43Y86         FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.241     1.823    d3/v_sync_reg
    SLICE_X36Y80         FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.819     1.947    d3/CLK_VGA
    SLICE_X36Y80         FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.070     1.539    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.559     1.442    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=9, routed)           0.146     1.729    d3/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.827     1.955    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.105     1.547    d3/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.167%)  route 0.146ns (33.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.559     1.442    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=9, routed)           0.146     1.729    d3/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.827     1.955    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.105     1.547    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.275%)  route 0.203ns (44.725%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.558     1.441    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     1.785    d3/VGA_CONTROL/VGA_VERT_COORD[1]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.895 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.895    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.826     1.954    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.105     1.546    d3/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.251ns (55.221%)  route 0.204ns (44.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.560     1.443    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y88         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=10, routed)          0.204     1.788    d3/VGA_CONTROL/VGA_VERT_COORD[9]
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.898 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X44Y88         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.830     1.957    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y88         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.105     1.548    d3/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.205%)  route 0.199ns (43.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.559     1.442    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=10, routed)          0.199     1.783    d3/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.827     1.955    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.105     1.547    d3/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.176%)  route 0.208ns (44.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.558     1.441    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=10, routed)          0.208     1.790    d3/VGA_CONTROL/VGA_VERT_COORD[0]
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  d3/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.835    d3/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.905    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.826     1.954    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.105     1.546    d3/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.251ns (53.793%)  route 0.216ns (46.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.559     1.442    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=10, routed)          0.216     1.799    d3/VGA_CONTROL/VGA_VERT_COORD[5]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.909 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.909    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.827     1.955    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y87         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.105     1.547    d3/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.040%)  route 0.220ns (46.960%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.558     1.441    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=10, routed)          0.220     1.803    d3/VGA_CONTROL/VGA_VERT_COORD[3]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.911    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.826     1.954    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y86         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.105     1.546    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d3/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y85     d3/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y80     d3/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y84     d3/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y86     d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y88     d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y81     d3/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y88     d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y86     d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y81     d3/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y79     d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y79     d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y85     d3/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y80     d3/VGA_BLUE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y84     d3/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y86     d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y86     d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y86     d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y86     d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y84     d3/VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y88     d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y88     d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y88     d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y88     d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y78     d3/VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y84     d3/VGA_RED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y79     d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y79     d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y79     d3/VGA_CONTROL/h_cntr_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



