$comment
	File created using the following command:
		vcd file i2c.msim.vcd -direction
$end
$date
	Fri Oct 31 23:15:50 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module i2cEsquematico_vlg_vec_tst $end
$var reg 1 ! SCL $end
$var reg 1 " treg_SDA $end
$var wire 1 # DATO [7] $end
$var wire 1 $ DATO [6] $end
$var wire 1 % DATO [5] $end
$var wire 1 & DATO [4] $end
$var wire 1 ' DATO [3] $end
$var wire 1 ( DATO [2] $end
$var wire 1 ) DATO [1] $end
$var wire 1 * DATO [0] $end
$var wire 1 + SALIDA_ACK $end
$var wire 1 , SDA $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 con7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 5 con7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 6 con7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 7 con7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 8 con7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 9 con7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 : con7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 ; con7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 < con7|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 = con7|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 > con7|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 ? con7|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 @ con7|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 A con7|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 B con7|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout $end
$var wire 1 C con8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 D maquina|fstate.Guardar_dir~q $end
$var wire 1 E con7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 F con7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout $end
$var wire 1 G maquina|Selector0~0_combout $end
$var wire 1 H maquina|fstate.Oscioso~q $end
$var wire 1 I maquina|reg_fstate~3_combout $end
$var wire 1 J maquina|Selector1~0_combout $end
$var wire 1 K maquina|Selector0~1_combout $end
$var wire 1 L maquina|Selector0~2_combout $end
$var wire 1 M maquina|Selector0~3_combout $end
$var wire 1 N inst9~combout $end
$var wire 1 O inst9~clkctrl_outclk $end
$var wire 1 P inst12~o $end
$var wire 1 Q SALIDA_ACK~output_o $end
$var wire 1 R DATO[7]~output_o $end
$var wire 1 S DATO[6]~output_o $end
$var wire 1 T DATO[5]~output_o $end
$var wire 1 U DATO[4]~output_o $end
$var wire 1 V DATO[3]~output_o $end
$var wire 1 W DATO[2]~output_o $end
$var wire 1 X DATO[1]~output_o $end
$var wire 1 Y DATO[0]~output_o $end
$var wire 1 Z SCL~input_o $end
$var wire 1 [ SCL~inputclkctrl_outclk $end
$var wire 1 \ inst12_ibuf~o $end
$var wire 1 ] shift7|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 ^ shift7|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 _ shift7|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 ` shift7|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 a comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout $end
$var wire 1 b maquina|reg_fstate~2_combout $end
$var wire 1 c maquina|fstate.ROW~q $end
$var wire 1 d maquina|fstate.ACK_Estado~feeder_combout $end
$var wire 1 e maquina|fstate.ACK_Estado~q $end
$var wire 1 f con8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 g ~GND~combout $end
$var wire 1 h con8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 i con8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 j con8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 k con8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 l con8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 m con8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 n con8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout $end
$var wire 1 o con8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 p con8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 q con8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 r con8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 s con8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 t con8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 u con8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 v con8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 w con8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 x con8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout $end
$var wire 1 y con8|LPM_COUNTER_component|auto_generated|cout_actual~combout $end
$var wire 1 z maquina|Selector2~0_combout $end
$var wire 1 { maquina|fstate.Guardar_Dato~q $end
$var wire 1 | inst10~combout $end
$var wire 1 } inst10~clkctrl_outclk $end
$var wire 1 ~ shift8|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 !! shift8|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 "! shift8|LPM_SHIFTREG_component|dffs[2]~feeder_combout $end
$var wire 1 #! shift8|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 $! shift8|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 %! shift8|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 &! shift8|LPM_SHIFTREG_component|dffs[6]~feeder_combout $end
$var wire 1 '! shift8|LPM_SHIFTREG_component|dffs[7]~feeder_combout $end
$var wire 1 (! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 )! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 *! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 +! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 ,! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 -! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 .! con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 /! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 0! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 1! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 2! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 3! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 4! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 5! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 6! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 7! comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] $end
$var wire 1 8! shift7|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 9! shift7|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 :! shift7|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 ;! shift7|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 <! shift7|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 =! shift7|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 >! shift7|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 ?! shift8|LPM_SHIFTREG_component|dffs [7] $end
$var wire 1 @! shift8|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 A! shift8|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 B! shift8|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 C! shift8|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 D! shift8|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 E! shift8|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 F! shift8|LPM_SHIFTREG_component|dffs [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
0.
1/
x0
11
12
13
14
05
06
17
08
09
0:
1;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
1L
0M
0N
0O
zP
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
0^
0_
0`
1a
0b
0c
0d
0e
1f
0g
0h
0i
1j
0k
0l
0m
0n
1o
0p
0q
1r
0s
0t
0u
1v
1w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
06!
05!
04!
03!
02!
01!
00!
0/!
17!
0>!
0=!
0<!
0;!
0:!
09!
08!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
$end
#10000
1!
1Z
1[
0-
#20000
0"
0!
0,
0\
0Z
0[
1-
0~
0]
0L
1J
1M
#30000
1!
1Z
1[
0-
1D
1H
1N
1O
1.!
0F
15
04
16
#40000
1"
0!
1,
1\
0Z
0[
1-
1~
1]
0N
0O
#50000
1!
1Z
1[
0-
1N
1O
1>!
0.!
1-!
05
14
07
06
17
16
18
08
#60000
0!
0Z
0[
1-
0N
0O
#70000
1!
1Z
1[
0-
1N
1O
1=!
1.!
15
04
07
06
18
#80000
0!
0Z
0[
1-
0N
0O
#90000
1!
1Z
1[
0-
1N
1O
1<!
0.!
0-!
1,!
1^
05
14
17
16
19
08
06
09
18
1:
0:
#100000
0"
0!
0,
0\
0Z
0[
1-
0~
0]
0N
0O
#110000
1!
1Z
1[
0-
1N
1O
1;!
0>!
1.!
1_
15
04
16
#120000
1"
0!
1,
1\
0Z
0[
1-
1~
1]
0N
0O
#130000
1!
1Z
1[
0-
1N
1O
1:!
0=!
1>!
0.!
1-!
1`
05
14
07
06
17
16
19
08
09
18
1:
0:
#140000
0!
0Z
0[
1-
0N
0O
#150000
1!
1Z
1[
0-
1N
1O
19!
0<!
1=!
1.!
0^
15
04
07
06
19
08
1:
#160000
0"
0!
0,
0\
0Z
0[
1-
0~
0]
0N
0O
#170000
1!
1Z
1[
0-
1N
1O
18!
0;!
1<!
0>!
0.!
0-!
0,!
1+!
0a
0_
1^
1F
05
14
17
16
09
18
1E
0;
0:
07!
1I
1G
06
08
1;
1:
1<
1b
0J
0<
#180000
0!
0Z
0[
1-
0N
0O
#190000
1!
1Z
1[
0-
1N
1O
0:!
1;!
0=!
0+!
0D
1c
1a
0`
1_
17!
0E
0:
0N
0G
1d
0O
0b
0I
#200000
0!
0Z
0[
1-
#210000
x"
1!
x,
x\
1Z
1[
0-
x~
x]
0c
1e
0d
1z
1Q
1P
1+
#220000
0!
0Z
0[
1-
#270000
0"
1!
1Z
1[
0-
1{
0e
1|
0Q
zP
1}
0+
0,
0\
0~
0]
16!
xF!
1h
0f
x!!
xY
x*
1i
#280000
1"
0!
1,
1\
0Z
0[
1-
1~
1]
0|
0}
#290000
1!
1Z
1[
0-
1|
1}
15!
06!
xE!
1F!
0j
0i
0h
1f
x"!
1!!
xX
1Y
x)
1*
1k
1j
1i
0k
#300000
0!
0Z
0[
1-
0|
0}
#310000
1!
1Z
1[
0-
1|
1}
16!
xD!
1E!
1h
0f
x#!
1"!
xW
1X
x(
1)
0j
0i
1k
#320000
0!
0Z
0[
1-
0|
0}
#330000
1!
1Z
1[
0-
1|
1}
14!
05!
06!
xC!
1D!
1l
0k
1j
1i
0h
1f
x$!
1#!
xV
1W
x'
1(
1m
0l
1k
0i
0m
#340000
0!
0Z
0[
1-
0|
0}
#350000
1!
1Z
1[
0-
1|
1}
16!
xB!
1C!
1h
0f
x%!
1$!
xU
1V
x&
1'
1i
#360000
0"
0!
0,
0\
0Z
0[
1-
0~
0]
0|
0}
#370000
1!
1Z
1[
0-
1|
1}
15!
06!
xA!
1B!
0F!
0j
0i
0h
1f
x&!
1%!
0!!
xT
1U
0Y
x%
1&
0*
1l
0k
1j
1i
1m
0l
1k
0m
#380000
1"
0!
1,
1\
0Z
0[
1-
1~
1]
0|
0}
#390000
1!
1Z
1[
0-
1|
1}
16!
x@!
1A!
0E!
1F!
1h
0f
x'!
1&!
0"!
1!!
xS
1T
0X
1Y
x$
1%
0)
1*
0j
0i
1l
0k
1m
#400000
0"
0!
0,
0\
0Z
0[
1-
0~
0]
0|
0}
#410000
1!
1Z
1[
0-
1|
1}
13!
04!
05!
06!
x?!
1@!
0D!
1E!
0F!
1n
0o
0m
0l
1k
1j
1i
0h
1f
1'!
0#!
1"!
0!!
xR
1S
0W
1X
0Y
x#
1$
0(
1)
0*
1y
1K
1p
1o
1m
0k
0i
0z
0M
0p
#420000
1"
0!
1,
1\
0Z
0[
1-
1~
1]
0|
0}
#430000
1!
1Z
1[
0-
1|
1}
03!
0{
0H
1?!
0C!
1D!
0E!
1F!
0n
0m
0|
0K
1L
0$!
1#!
0"!
1!!
1R
0V
1W
0X
1Y
0}
1#
0'
1(
0)
1*
0y
#440000
0!
0Z
0[
1-
#450000
1!
1Z
1[
0-
#460000
0!
0Z
0[
1-
#470000
1!
1Z
1[
0-
#480000
0!
0Z
0[
1-
#490000
1!
1Z
1[
0-
#500000
0!
0Z
0[
1-
#510000
1!
1Z
1[
0-
#520000
0!
0Z
0[
1-
#530000
1!
1Z
1[
0-
#540000
0!
0Z
0[
1-
#550000
1!
1Z
1[
0-
#560000
0!
0Z
0[
1-
#570000
1!
1Z
1[
0-
#580000
0!
0Z
0[
1-
#590000
1!
1Z
1[
0-
#600000
0!
0Z
0[
1-
#610000
1!
1Z
1[
0-
#620000
0!
0Z
0[
1-
#630000
1!
1Z
1[
0-
#640000
0!
0Z
0[
1-
#650000
1!
1Z
1[
0-
#660000
0!
0Z
0[
1-
#670000
1!
1Z
1[
0-
#680000
0!
0Z
0[
1-
#690000
1!
1Z
1[
0-
#700000
0!
0Z
0[
1-
#710000
1!
1Z
1[
0-
#720000
0!
0Z
0[
1-
#730000
1!
1Z
1[
0-
#740000
0!
0Z
0[
1-
#750000
1!
1Z
1[
0-
#760000
0!
0Z
0[
1-
#770000
1!
1Z
1[
0-
#780000
0!
0Z
0[
1-
#790000
1!
1Z
1[
0-
#800000
0!
0Z
0[
1-
#810000
1!
1Z
1[
0-
#820000
0!
0Z
0[
1-
#830000
1!
1Z
1[
0-
#840000
0!
0Z
0[
1-
#850000
1!
1Z
1[
0-
#860000
0!
0Z
0[
1-
#870000
1!
1Z
1[
0-
#880000
0!
0Z
0[
1-
#890000
1!
1Z
1[
0-
#900000
0!
0Z
0[
1-
#910000
1!
1Z
1[
0-
#920000
0!
0Z
0[
1-
#930000
1!
1Z
1[
0-
#940000
0!
0Z
0[
1-
#950000
1!
1Z
1[
0-
#960000
0!
0Z
0[
1-
#970000
1!
1Z
1[
0-
#980000
0!
0Z
0[
1-
#990000
1!
1Z
1[
0-
#1000000
